
lb3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000087c0  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c0  080088d0  080088d0  000098d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d90  08008d90  0000a068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08008d90  08008d90  0000a068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08008d90  08008d90  0000a068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08008d90  08008d90  00009d90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008d98  08008d98  00009d98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08008d9c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000214c  20000068  08008e04  0000a068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200021b4  08008e04  0000a1b4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ab19  00000000  00000000  0000a091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000047e3  00000000  00000000  00024baa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001928  00000000  00000000  00029390  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001356  00000000  00000000  0002acb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e71b  00000000  00000000  0002c00e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000213c3  00000000  00000000  0004a729  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000997af  00000000  00000000  0006baec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010529b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006df4  00000000  00000000  001052e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0010c0d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000068 	.word	0x20000068
 800012c:	00000000 	.word	0x00000000
 8000130:	080088b8 	.word	0x080088b8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000006c 	.word	0x2000006c
 800014c:	080088b8 	.word	0x080088b8

08000150 <_ZN9MyDisplayC1EP17I2C_HandleTypeDef>:
SemaphoreHandle_t g_i2c_tx_done_sem; // Наш семафор

// --- Реалізація C++ класу MyDisplay ---

// Конструктор: просто зберігаємо вказівник на I2C
MyDisplay::MyDisplay(I2C_HandleTypeDef* hi2c)
 8000150:	b480      	push	{r7}
 8000152:	b083      	sub	sp, #12
 8000154:	af00      	add	r7, sp, #0
 8000156:	6078      	str	r0, [r7, #4]
 8000158:	6039      	str	r1, [r7, #0]
{
    this->hi2c = hi2c;
 800015a:	687b      	ldr	r3, [r7, #4]
 800015c:	683a      	ldr	r2, [r7, #0]
 800015e:	601a      	str	r2, [r3, #0]
}
 8000160:	687b      	ldr	r3, [r7, #4]
 8000162:	4618      	mov	r0, r3
 8000164:	370c      	adds	r7, #12
 8000166:	46bd      	mov	sp, r7
 8000168:	bc80      	pop	{r7}
 800016a:	4770      	bx	lr

0800016c <_ZN9MyDisplay4initEv>:

// Метод ініціалізації
bool MyDisplay::init(void)
{
 800016c:	b580      	push	{r7, lr}
 800016e:	b082      	sub	sp, #8
 8000170:	af00      	add	r7, sp, #0
 8000172:	6078      	str	r0, [r7, #4]
    // 1. "Пінг" пристрою з коротким таймаутом
    if (HAL_I2C_IsDeviceReady(this->hi2c, (SSD1306_I2C_ADDR << 1), 1, 100) != HAL_OK)
 8000174:	687b      	ldr	r3, [r7, #4]
 8000176:	6818      	ldr	r0, [r3, #0]
 8000178:	2364      	movs	r3, #100	@ 0x64
 800017a:	2201      	movs	r2, #1
 800017c:	2178      	movs	r1, #120	@ 0x78
 800017e:	f002 fe27 	bl	8002dd0 <HAL_I2C_IsDeviceReady>
 8000182:	4603      	mov	r3, r0
 8000184:	2b00      	cmp	r3, #0
 8000186:	bf14      	ite	ne
 8000188:	2301      	movne	r3, #1
 800018a:	2300      	moveq	r3, #0
 800018c:	b2db      	uxtb	r3, r3
 800018e:	2b00      	cmp	r3, #0
 8000190:	d001      	beq.n	8000196 <_ZN9MyDisplay4initEv+0x2a>
    {
        return false; // Дисплея немає на шині
 8000192:	2300      	movs	r3, #0
 8000194:	e007      	b.n	80001a6 <_ZN9MyDisplay4initEv+0x3a>
    }

    // 2. Ініціалізація (поки що блокуюча)
    // ssd1306_Init() поверне 1 (true) при успіху
    return ssd1306_Init();
 8000196:	f000 fceb 	bl	8000b70 <ssd1306_Init>
 800019a:	4603      	mov	r3, r0
 800019c:	2b00      	cmp	r3, #0
 800019e:	bf14      	ite	ne
 80001a0:	2301      	movne	r3, #1
 80001a2:	2300      	moveq	r3, #0
 80001a4:	b2db      	uxtb	r3, r3
}
 80001a6:	4618      	mov	r0, r3
 80001a8:	3708      	adds	r7, #8
 80001aa:	46bd      	mov	sp, r7
 80001ac:	bd80      	pop	{r7, pc}
	...

080001b0 <_ZN9MyDisplay17update_screen_DMAEv>:

// Метод неблокуючого оновлення
void MyDisplay::update_screen_DMA(void)
{
 80001b0:	b580      	push	{r7, lr}
 80001b2:	b082      	sub	sp, #8
 80001b4:	af00      	add	r7, sp, #0
 80001b6:	6078      	str	r0, [r7, #4]
    // Запускаємо передачу буфера через DMA
    // Ми будемо використовувати готову функцію з бібліотеки ssd1306
    ssd1306_UpdateScreenDMA(g_i2c_tx_done_sem);
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <_ZN9MyDisplay17update_screen_DMAEv+0x1c>)
 80001ba:	681b      	ldr	r3, [r3, #0]
 80001bc:	4618      	mov	r0, r3
 80001be:	f000 ff1f 	bl	8001000 <ssd1306_UpdateScreenDMA>
}
 80001c2:	bf00      	nop
 80001c4:	3708      	adds	r7, #8
 80001c6:	46bd      	mov	sp, r7
 80001c8:	bd80      	pop	{r7, pc}
 80001ca:	bf00      	nop
 80001cc:	20000088 	.word	0x20000088

080001d0 <display_init>:

// --- C-обгортки (міст до main.c) ---
extern "C" {
// Цю функцію викличе main.c ОДИН РАЗ при старті
void display_init(void)
{
 80001d0:	b598      	push	{r3, r4, r7, lr}
 80001d2:	af00      	add	r7, sp, #0
    // 1. Створюємо семафор
    g_i2c_tx_done_sem = xSemaphoreCreateBinary();
 80001d4:	2203      	movs	r2, #3
 80001d6:	2100      	movs	r1, #0
 80001d8:	2001      	movs	r0, #1
 80001da:	f004 fff6 	bl	80051ca <xQueueGenericCreate>
 80001de:	4603      	mov	r3, r0
 80001e0:	4a07      	ldr	r2, [pc, #28]	@ (8000200 <display_init+0x30>)
 80001e2:	6013      	str	r3, [r2, #0]
    // 2. Створюємо C++ об'єкт
    g_display = new MyDisplay(&hi2c1);
 80001e4:	2004      	movs	r0, #4
 80001e6:	f007 fdd7 	bl	8007d98 <_Znwj>
 80001ea:	4603      	mov	r3, r0
 80001ec:	461c      	mov	r4, r3
 80001ee:	4905      	ldr	r1, [pc, #20]	@ (8000204 <display_init+0x34>)
 80001f0:	4620      	mov	r0, r4
 80001f2:	f7ff ffad 	bl	8000150 <_ZN9MyDisplayC1EP17I2C_HandleTypeDef>
 80001f6:	4b04      	ldr	r3, [pc, #16]	@ (8000208 <display_init+0x38>)
 80001f8:	601c      	str	r4, [r3, #0]
}
 80001fa:	bf00      	nop
 80001fc:	bd98      	pop	{r3, r4, r7, pc}
 80001fe:	bf00      	nop
 8000200:	20000088 	.word	0x20000088
 8000204:	20000090 	.word	0x20000090
 8000208:	20000084 	.word	0x20000084

0800020c <display_task>:
// Це тіло нашої RTOS-задачі
// Це тіло нашої RTOS-задачі
// Це тіло нашої RTOS-задачі
// Це тіло нашої RTOS-задачі
void display_task(void* argument)
{
 800020c:	b580      	push	{r7, lr}
 800020e:	b086      	sub	sp, #24
 8000210:	af00      	add	r7, sp, #0
 8000212:	6078      	str	r0, [r7, #4]
    // 1. Гасимо діод
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8000214:	2201      	movs	r2, #1
 8000216:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800021a:	4835      	ldr	r0, [pc, #212]	@ (80002f0 <display_task+0xe4>)
 800021c:	f002 f93c 	bl	8002498 <HAL_GPIO_WritePin>

    if (!g_display->init()) { vTaskDelete(NULL); }
 8000220:	4b34      	ldr	r3, [pc, #208]	@ (80002f4 <display_task+0xe8>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	4618      	mov	r0, r3
 8000226:	f7ff ffa1 	bl	800016c <_ZN9MyDisplay4initEv>
 800022a:	4603      	mov	r3, r0
 800022c:	f083 0301 	eor.w	r3, r3, #1
 8000230:	b2db      	uxtb	r3, r3
 8000232:	2b00      	cmp	r3, #0
 8000234:	d002      	beq.n	800023c <display_task+0x30>
 8000236:	2000      	movs	r0, #0
 8000238:	f005 ff8a 	bl	8006150 <vTaskDelete>

    char current_key = 0; // Локальна змінна для відображення
 800023c:	2300      	movs	r3, #0
 800023e:	75fb      	strb	r3, [r7, #23]
    bool needs_update = true; // Прапорець, що змушує оновитися при першому запуску
 8000240:	2301      	movs	r3, #1
 8000242:	75bb      	strb	r3, [r7, #22]

    while (1)
    {
        char key = keypad_get_key(); // Читаємо нову клавішу
 8000244:	f000 fada 	bl	80007fc <keypad_get_key>
 8000248:	4603      	mov	r3, r0
 800024a:	757b      	strb	r3, [r7, #21]

        if (key != 0) {
 800024c:	7d7b      	ldrb	r3, [r7, #21]
 800024e:	2b00      	cmp	r3, #0
 8000250:	d00e      	beq.n	8000270 <display_task+0x64>
            // Клавіша натиснута
            char new_key_state = (key == '*') ? 0 : key;
 8000252:	7d7b      	ldrb	r3, [r7, #21]
 8000254:	2b2a      	cmp	r3, #42	@ 0x2a
 8000256:	d001      	beq.n	800025c <display_task+0x50>
 8000258:	7d7b      	ldrb	r3, [r7, #21]
 800025a:	e000      	b.n	800025e <display_task+0x52>
 800025c:	2300      	movs	r3, #0
 800025e:	753b      	strb	r3, [r7, #20]
            if (current_key != new_key_state) {
 8000260:	7dfa      	ldrb	r2, [r7, #23]
 8000262:	7d3b      	ldrb	r3, [r7, #20]
 8000264:	429a      	cmp	r2, r3
 8000266:	d003      	beq.n	8000270 <display_task+0x64>
                // Стан змінився! (напр., '5' -> '7' або '5' -> '*')
                current_key = new_key_state;
 8000268:	7d3b      	ldrb	r3, [r7, #20]
 800026a:	75fb      	strb	r3, [r7, #23]
                needs_update = true; // Встановлюємо прапорець оновлення
 800026c:	2301      	movs	r3, #1
 800026e:	75bb      	strb	r3, [r7, #22]
            }
        }

        // --- Оновлюємо, ТІЛЬКИ якщо потрібно ---
        if (needs_update)
 8000270:	7dbb      	ldrb	r3, [r7, #22]
 8000272:	2b00      	cmp	r3, #0
 8000274:	d037      	beq.n	80002e6 <display_task+0xda>
        {
            ssd1306_Fill(Black);
 8000276:	2000      	movs	r0, #0
 8000278:	f000 fd64 	bl	8000d44 <ssd1306_Fill>
            ssd1306_SetCursor(0, 0);
 800027c:	2100      	movs	r1, #0
 800027e:	2000      	movs	r0, #0
 8000280:	f000 fdd6 	bl	8000e30 <ssd1306_SetCursor>

            if (current_key != 0) {
 8000284:	7dfb      	ldrb	r3, [r7, #23]
 8000286:	2b00      	cmp	r3, #0
 8000288:	d00e      	beq.n	80002a8 <display_task+0x9c>
                char str[10];
                snprintf(str, 10, "Key: %c", current_key);
 800028a:	7dfb      	ldrb	r3, [r7, #23]
 800028c:	f107 0008 	add.w	r0, r7, #8
 8000290:	4a19      	ldr	r2, [pc, #100]	@ (80002f8 <display_task+0xec>)
 8000292:	210a      	movs	r1, #10
 8000294:	f007 fe58 	bl	8007f48 <sniprintf>
                ssd1306_WriteString(str, &Font_6x8, White);
 8000298:	f107 0308 	add.w	r3, r7, #8
 800029c:	2201      	movs	r2, #1
 800029e:	4917      	ldr	r1, [pc, #92]	@ (80002fc <display_task+0xf0>)
 80002a0:	4618      	mov	r0, r3
 80002a2:	f000 fe5d 	bl	8000f60 <ssd1306_WriteString>
 80002a6:	e004      	b.n	80002b2 <display_task+0xa6>
            } else {
                ssd1306_WriteString("Hello RTOS!", &Font_6x8, White);
 80002a8:	2201      	movs	r2, #1
 80002aa:	4914      	ldr	r1, [pc, #80]	@ (80002fc <display_task+0xf0>)
 80002ac:	4814      	ldr	r0, [pc, #80]	@ (8000300 <display_task+0xf4>)
 80002ae:	f000 fe57 	bl	8000f60 <ssd1306_WriteString>
            }
//            HAL_I2C_DeInit(&hi2c1);  // <<< ВИДАЛИТИ
//            MX_I2C1_Init();
            // Запускаємо DMA і чекаємо
            g_display->update_screen_DMA();
 80002b2:	4b10      	ldr	r3, [pc, #64]	@ (80002f4 <display_task+0xe8>)
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	4618      	mov	r0, r3
 80002b8:	f7ff ff7a 	bl	80001b0 <_ZN9MyDisplay17update_screen_DMAEv>


            if (xSemaphoreTake(g_i2c_tx_done_sem, pdMS_TO_TICKS(100)) == pdFALSE)
 80002bc:	4b11      	ldr	r3, [pc, #68]	@ (8000304 <display_task+0xf8>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	2164      	movs	r1, #100	@ 0x64
 80002c2:	4618      	mov	r0, r3
 80002c4:	f005 faf2 	bl	80058ac <xQueueSemaphoreTake>
 80002c8:	4603      	mov	r3, r0
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	bf0c      	ite	eq
 80002ce:	2301      	moveq	r3, #1
 80002d0:	2300      	movne	r3, #0
 80002d2:	b2db      	uxtb	r3, r3
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	d004      	beq.n	80002e2 <display_task+0xd6>
                        {
                            // ТАЙМАУТ! СЕМАФОР НЕ ПРИЙШОВ!
                            // I2C "залип" у стані HAL_BUSY.
                            // Використовуємо ВАШ фікс ("кувалду"):
                            HAL_I2C_DeInit(&hi2c1);
 80002d8:	480b      	ldr	r0, [pc, #44]	@ (8000308 <display_task+0xfc>)
 80002da:	f002 facb 	bl	8002874 <HAL_I2C_DeInit>
                            MX_I2C1_Init();
 80002de:	f000 f90d 	bl	80004fc <MX_I2C1_Init>
                        }

            needs_update = false; // Скидаємо прапорець
 80002e2:	2300      	movs	r3, #0
 80002e4:	75bb      	strb	r3, [r7, #22]
        }

        // Ми "спимо" з коротким інтервалом, щоб швидко реагувати на клавіші,
        // але не "спамимо" шину I2C завдяки 'needs_update'
        vTaskDelay(pdMS_TO_TICKS(50));
 80002e6:	2032      	movs	r0, #50	@ 0x32
 80002e8:	f005 ffa6 	bl	8006238 <vTaskDelay>
    }
 80002ec:	e7aa      	b.n	8000244 <display_task+0x38>
 80002ee:	bf00      	nop
 80002f0:	40011000 	.word	0x40011000
 80002f4:	20000084 	.word	0x20000084
 80002f8:	080088d0 	.word	0x080088d0
 80002fc:	20000000 	.word	0x20000000
 8000300:	080088d8 	.word	0x080088d8
 8000304:	20000088 	.word	0x20000088
 8000308:	20000090 	.word	0x20000090

0800030c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	b082      	sub	sp, #8
 8000310:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000312:	4b14      	ldr	r3, [pc, #80]	@ (8000364 <MX_DMA_Init+0x58>)
 8000314:	695b      	ldr	r3, [r3, #20]
 8000316:	4a13      	ldr	r2, [pc, #76]	@ (8000364 <MX_DMA_Init+0x58>)
 8000318:	f043 0301 	orr.w	r3, r3, #1
 800031c:	6153      	str	r3, [r2, #20]
 800031e:	4b11      	ldr	r3, [pc, #68]	@ (8000364 <MX_DMA_Init+0x58>)
 8000320:	695b      	ldr	r3, [r3, #20]
 8000322:	f003 0301 	and.w	r3, r3, #1
 8000326:	607b      	str	r3, [r7, #4]
 8000328:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 800032a:	2200      	movs	r2, #0
 800032c:	2105      	movs	r1, #5
 800032e:	200c      	movs	r0, #12
 8000330:	f001 f94e 	bl	80015d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000334:	200c      	movs	r0, #12
 8000336:	f001 f977 	bl	8001628 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 800033a:	2200      	movs	r2, #0
 800033c:	2105      	movs	r1, #5
 800033e:	200d      	movs	r0, #13
 8000340:	f001 f946 	bl	80015d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000344:	200d      	movs	r0, #13
 8000346:	f001 f96f 	bl	8001628 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 800034a:	2200      	movs	r2, #0
 800034c:	2105      	movs	r1, #5
 800034e:	2010      	movs	r0, #16
 8000350:	f001 f93e 	bl	80015d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000354:	2010      	movs	r0, #16
 8000356:	f001 f967 	bl	8001628 <HAL_NVIC_EnableIRQ>

}
 800035a:	bf00      	nop
 800035c:	3708      	adds	r7, #8
 800035e:	46bd      	mov	sp, r7
 8000360:	bd80      	pop	{r7, pc}
 8000362:	bf00      	nop
 8000364:	40021000 	.word	0x40021000

08000368 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000368:	b580      	push	{r7, lr}
 800036a:	b082      	sub	sp, #8
 800036c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN Init */
	// Створюємо нашу задачу дисплея
	  xTaskCreate(display_task,        // Функція задачі
 800036e:	2300      	movs	r3, #0
 8000370:	9301      	str	r3, [sp, #4]
 8000372:	2318      	movs	r3, #24
 8000374:	9300      	str	r3, [sp, #0]
 8000376:	2300      	movs	r3, #0
 8000378:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800037c:	490c      	ldr	r1, [pc, #48]	@ (80003b0 <MX_FREERTOS_Init+0x48>)
 800037e:	480d      	ldr	r0, [pc, #52]	@ (80003b4 <MX_FREERTOS_Init+0x4c>)
 8000380:	f005 fd88 	bl	8005e94 <xTaskCreate>
	              "DisplayTask",       // Ім'я
	              256,                 // Розмір стеку (256 * 4 = 1024 байти)
	              NULL,                // Аргумент
	              osPriorityNormal,    // Пріоритет
	              NULL);               // Хендл (не потрібен)
	  xTaskCreate(keypad_task,         // Функція задачі
 8000384:	2300      	movs	r3, #0
 8000386:	9301      	str	r3, [sp, #4]
 8000388:	2318      	movs	r3, #24
 800038a:	9300      	str	r3, [sp, #0]
 800038c:	2300      	movs	r3, #0
 800038e:	2280      	movs	r2, #128	@ 0x80
 8000390:	4909      	ldr	r1, [pc, #36]	@ (80003b8 <MX_FREERTOS_Init+0x50>)
 8000392:	480a      	ldr	r0, [pc, #40]	@ (80003bc <MX_FREERTOS_Init+0x54>)
 8000394:	f005 fd7e 	bl	8005e94 <xTaskCreate>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000398:	4a09      	ldr	r2, [pc, #36]	@ (80003c0 <MX_FREERTOS_Init+0x58>)
 800039a:	2100      	movs	r1, #0
 800039c:	4809      	ldr	r0, [pc, #36]	@ (80003c4 <MX_FREERTOS_Init+0x5c>)
 800039e:	f004 fc9d 	bl	8004cdc <osThreadNew>
 80003a2:	4603      	mov	r3, r0
 80003a4:	4a08      	ldr	r2, [pc, #32]	@ (80003c8 <MX_FREERTOS_Init+0x60>)
 80003a6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80003a8:	bf00      	nop
 80003aa:	46bd      	mov	sp, r7
 80003ac:	bd80      	pop	{r7, pc}
 80003ae:	bf00      	nop
 80003b0:	080088f0 	.word	0x080088f0
 80003b4:	0800020d 	.word	0x0800020d
 80003b8:	080088fc 	.word	0x080088fc
 80003bc:	080007d9 	.word	0x080007d9
 80003c0:	08008d0c 	.word	0x08008d0c
 80003c4:	080003cd 	.word	0x080003cd
 80003c8:	2000008c 	.word	0x2000008c

080003cc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b082      	sub	sp, #8
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80003d4:	2001      	movs	r0, #1
 80003d6:	f004 fd13 	bl	8004e00 <osDelay>
 80003da:	e7fb      	b.n	80003d4 <StartDefaultTask+0x8>

080003dc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	b088      	sub	sp, #32
 80003e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003e2:	f107 0310 	add.w	r3, r7, #16
 80003e6:	2200      	movs	r2, #0
 80003e8:	601a      	str	r2, [r3, #0]
 80003ea:	605a      	str	r2, [r3, #4]
 80003ec:	609a      	str	r2, [r3, #8]
 80003ee:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003f0:	4b3e      	ldr	r3, [pc, #248]	@ (80004ec <MX_GPIO_Init+0x110>)
 80003f2:	699b      	ldr	r3, [r3, #24]
 80003f4:	4a3d      	ldr	r2, [pc, #244]	@ (80004ec <MX_GPIO_Init+0x110>)
 80003f6:	f043 0310 	orr.w	r3, r3, #16
 80003fa:	6193      	str	r3, [r2, #24]
 80003fc:	4b3b      	ldr	r3, [pc, #236]	@ (80004ec <MX_GPIO_Init+0x110>)
 80003fe:	699b      	ldr	r3, [r3, #24]
 8000400:	f003 0310 	and.w	r3, r3, #16
 8000404:	60fb      	str	r3, [r7, #12]
 8000406:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000408:	4b38      	ldr	r3, [pc, #224]	@ (80004ec <MX_GPIO_Init+0x110>)
 800040a:	699b      	ldr	r3, [r3, #24]
 800040c:	4a37      	ldr	r2, [pc, #220]	@ (80004ec <MX_GPIO_Init+0x110>)
 800040e:	f043 0320 	orr.w	r3, r3, #32
 8000412:	6193      	str	r3, [r2, #24]
 8000414:	4b35      	ldr	r3, [pc, #212]	@ (80004ec <MX_GPIO_Init+0x110>)
 8000416:	699b      	ldr	r3, [r3, #24]
 8000418:	f003 0320 	and.w	r3, r3, #32
 800041c:	60bb      	str	r3, [r7, #8]
 800041e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000420:	4b32      	ldr	r3, [pc, #200]	@ (80004ec <MX_GPIO_Init+0x110>)
 8000422:	699b      	ldr	r3, [r3, #24]
 8000424:	4a31      	ldr	r2, [pc, #196]	@ (80004ec <MX_GPIO_Init+0x110>)
 8000426:	f043 0304 	orr.w	r3, r3, #4
 800042a:	6193      	str	r3, [r2, #24]
 800042c:	4b2f      	ldr	r3, [pc, #188]	@ (80004ec <MX_GPIO_Init+0x110>)
 800042e:	699b      	ldr	r3, [r3, #24]
 8000430:	f003 0304 	and.w	r3, r3, #4
 8000434:	607b      	str	r3, [r7, #4]
 8000436:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000438:	4b2c      	ldr	r3, [pc, #176]	@ (80004ec <MX_GPIO_Init+0x110>)
 800043a:	699b      	ldr	r3, [r3, #24]
 800043c:	4a2b      	ldr	r2, [pc, #172]	@ (80004ec <MX_GPIO_Init+0x110>)
 800043e:	f043 0308 	orr.w	r3, r3, #8
 8000442:	6193      	str	r3, [r2, #24]
 8000444:	4b29      	ldr	r3, [pc, #164]	@ (80004ec <MX_GPIO_Init+0x110>)
 8000446:	699b      	ldr	r3, [r3, #24]
 8000448:	f003 0308 	and.w	r3, r3, #8
 800044c:	603b      	str	r3, [r7, #0]
 800044e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_BUILTIN_Pin|GPIO_PIN_15, GPIO_PIN_RESET);
 8000450:	2200      	movs	r2, #0
 8000452:	f44f 4120 	mov.w	r1, #40960	@ 0xa000
 8000456:	4826      	ldr	r0, [pc, #152]	@ (80004f0 <MX_GPIO_Init+0x114>)
 8000458:	f002 f81e 	bl	8002498 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800045c:	2200      	movs	r2, #0
 800045e:	2110      	movs	r1, #16
 8000460:	4824      	ldr	r0, [pc, #144]	@ (80004f4 <MX_GPIO_Init+0x118>)
 8000462:	f002 f819 	bl	8002498 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, KEY_COL_0_Pin|KEY_COL_1_Pin|KEY_COL_2_Pin|KEY_COL_3_Pin, GPIO_PIN_RESET);
 8000466:	2200      	movs	r2, #0
 8000468:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 800046c:	4822      	ldr	r0, [pc, #136]	@ (80004f8 <MX_GPIO_Init+0x11c>)
 800046e:	f002 f813 	bl	8002498 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_BUILTIN_Pin PC15 */
  GPIO_InitStruct.Pin = LED_BUILTIN_Pin|GPIO_PIN_15;
 8000472:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8000476:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000478:	2301      	movs	r3, #1
 800047a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800047c:	2300      	movs	r3, #0
 800047e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000480:	2302      	movs	r3, #2
 8000482:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000484:	f107 0310 	add.w	r3, r7, #16
 8000488:	4619      	mov	r1, r3
 800048a:	4819      	ldr	r0, [pc, #100]	@ (80004f0 <MX_GPIO_Init+0x114>)
 800048c:	f001 fc90 	bl	8001db0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000490:	2310      	movs	r3, #16
 8000492:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000494:	2301      	movs	r3, #1
 8000496:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000498:	2300      	movs	r3, #0
 800049a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800049c:	2302      	movs	r3, #2
 800049e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004a0:	f107 0310 	add.w	r3, r7, #16
 80004a4:	4619      	mov	r1, r3
 80004a6:	4813      	ldr	r0, [pc, #76]	@ (80004f4 <MX_GPIO_Init+0x118>)
 80004a8:	f001 fc82 	bl	8001db0 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY_COL_0_Pin KEY_COL_1_Pin KEY_COL_2_Pin KEY_COL_3_Pin */
  GPIO_InitStruct.Pin = KEY_COL_0_Pin|KEY_COL_1_Pin|KEY_COL_2_Pin|KEY_COL_3_Pin;
 80004ac:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80004b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004b2:	2301      	movs	r3, #1
 80004b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004b6:	2300      	movs	r3, #0
 80004b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004ba:	2302      	movs	r3, #2
 80004bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004be:	f107 0310 	add.w	r3, r7, #16
 80004c2:	4619      	mov	r1, r3
 80004c4:	480c      	ldr	r0, [pc, #48]	@ (80004f8 <MX_GPIO_Init+0x11c>)
 80004c6:	f001 fc73 	bl	8001db0 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY_ROW_0_Pin KEY_ROW_1_Pin KEY_ROW_2_Pin KEY_ROW_3_Pin */
  GPIO_InitStruct.Pin = KEY_ROW_0_Pin|KEY_ROW_1_Pin|KEY_ROW_2_Pin|KEY_ROW_3_Pin;
 80004ca:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80004ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004d0:	2300      	movs	r3, #0
 80004d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80004d4:	2301      	movs	r3, #1
 80004d6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004d8:	f107 0310 	add.w	r3, r7, #16
 80004dc:	4619      	mov	r1, r3
 80004de:	4805      	ldr	r0, [pc, #20]	@ (80004f4 <MX_GPIO_Init+0x118>)
 80004e0:	f001 fc66 	bl	8001db0 <HAL_GPIO_Init>

}
 80004e4:	bf00      	nop
 80004e6:	3720      	adds	r7, #32
 80004e8:	46bd      	mov	sp, r7
 80004ea:	bd80      	pop	{r7, pc}
 80004ec:	40021000 	.word	0x40021000
 80004f0:	40011000 	.word	0x40011000
 80004f4:	40010800 	.word	0x40010800
 80004f8:	40010c00 	.word	0x40010c00

080004fc <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000500:	4b12      	ldr	r3, [pc, #72]	@ (800054c <MX_I2C1_Init+0x50>)
 8000502:	4a13      	ldr	r2, [pc, #76]	@ (8000550 <MX_I2C1_Init+0x54>)
 8000504:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000506:	4b11      	ldr	r3, [pc, #68]	@ (800054c <MX_I2C1_Init+0x50>)
 8000508:	4a12      	ldr	r2, [pc, #72]	@ (8000554 <MX_I2C1_Init+0x58>)
 800050a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800050c:	4b0f      	ldr	r3, [pc, #60]	@ (800054c <MX_I2C1_Init+0x50>)
 800050e:	2200      	movs	r2, #0
 8000510:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000512:	4b0e      	ldr	r3, [pc, #56]	@ (800054c <MX_I2C1_Init+0x50>)
 8000514:	2200      	movs	r2, #0
 8000516:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000518:	4b0c      	ldr	r3, [pc, #48]	@ (800054c <MX_I2C1_Init+0x50>)
 800051a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800051e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000520:	4b0a      	ldr	r3, [pc, #40]	@ (800054c <MX_I2C1_Init+0x50>)
 8000522:	2200      	movs	r2, #0
 8000524:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000526:	4b09      	ldr	r3, [pc, #36]	@ (800054c <MX_I2C1_Init+0x50>)
 8000528:	2200      	movs	r2, #0
 800052a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800052c:	4b07      	ldr	r3, [pc, #28]	@ (800054c <MX_I2C1_Init+0x50>)
 800052e:	2200      	movs	r2, #0
 8000530:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000532:	4b06      	ldr	r3, [pc, #24]	@ (800054c <MX_I2C1_Init+0x50>)
 8000534:	2200      	movs	r2, #0
 8000536:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000538:	4804      	ldr	r0, [pc, #16]	@ (800054c <MX_I2C1_Init+0x50>)
 800053a:	f001 ffd9 	bl	80024f0 <HAL_I2C_Init>
 800053e:	4603      	mov	r3, r0
 8000540:	2b00      	cmp	r3, #0
 8000542:	d001      	beq.n	8000548 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000544:	f000 fa18 	bl	8000978 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000548:	bf00      	nop
 800054a:	bd80      	pop	{r7, pc}
 800054c:	20000090 	.word	0x20000090
 8000550:	40005400 	.word	0x40005400
 8000554:	000186a0 	.word	0x000186a0

08000558 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b088      	sub	sp, #32
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000560:	f107 0310 	add.w	r3, r7, #16
 8000564:	2200      	movs	r2, #0
 8000566:	601a      	str	r2, [r3, #0]
 8000568:	605a      	str	r2, [r3, #4]
 800056a:	609a      	str	r2, [r3, #8]
 800056c:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	4a28      	ldr	r2, [pc, #160]	@ (8000614 <HAL_I2C_MspInit+0xbc>)
 8000574:	4293      	cmp	r3, r2
 8000576:	d149      	bne.n	800060c <HAL_I2C_MspInit+0xb4>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000578:	4b27      	ldr	r3, [pc, #156]	@ (8000618 <HAL_I2C_MspInit+0xc0>)
 800057a:	699b      	ldr	r3, [r3, #24]
 800057c:	4a26      	ldr	r2, [pc, #152]	@ (8000618 <HAL_I2C_MspInit+0xc0>)
 800057e:	f043 0308 	orr.w	r3, r3, #8
 8000582:	6193      	str	r3, [r2, #24]
 8000584:	4b24      	ldr	r3, [pc, #144]	@ (8000618 <HAL_I2C_MspInit+0xc0>)
 8000586:	699b      	ldr	r3, [r3, #24]
 8000588:	f003 0308 	and.w	r3, r3, #8
 800058c:	60fb      	str	r3, [r7, #12]
 800058e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000590:	23c0      	movs	r3, #192	@ 0xc0
 8000592:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000594:	2312      	movs	r3, #18
 8000596:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000598:	2303      	movs	r3, #3
 800059a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800059c:	f107 0310 	add.w	r3, r7, #16
 80005a0:	4619      	mov	r1, r3
 80005a2:	481e      	ldr	r0, [pc, #120]	@ (800061c <HAL_I2C_MspInit+0xc4>)
 80005a4:	f001 fc04 	bl	8001db0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80005a8:	4b1b      	ldr	r3, [pc, #108]	@ (8000618 <HAL_I2C_MspInit+0xc0>)
 80005aa:	69db      	ldr	r3, [r3, #28]
 80005ac:	4a1a      	ldr	r2, [pc, #104]	@ (8000618 <HAL_I2C_MspInit+0xc0>)
 80005ae:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80005b2:	61d3      	str	r3, [r2, #28]
 80005b4:	4b18      	ldr	r3, [pc, #96]	@ (8000618 <HAL_I2C_MspInit+0xc0>)
 80005b6:	69db      	ldr	r3, [r3, #28]
 80005b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80005bc:	60bb      	str	r3, [r7, #8]
 80005be:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 80005c0:	4b17      	ldr	r3, [pc, #92]	@ (8000620 <HAL_I2C_MspInit+0xc8>)
 80005c2:	4a18      	ldr	r2, [pc, #96]	@ (8000624 <HAL_I2C_MspInit+0xcc>)
 80005c4:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80005c6:	4b16      	ldr	r3, [pc, #88]	@ (8000620 <HAL_I2C_MspInit+0xc8>)
 80005c8:	2210      	movs	r2, #16
 80005ca:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80005cc:	4b14      	ldr	r3, [pc, #80]	@ (8000620 <HAL_I2C_MspInit+0xc8>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80005d2:	4b13      	ldr	r3, [pc, #76]	@ (8000620 <HAL_I2C_MspInit+0xc8>)
 80005d4:	2280      	movs	r2, #128	@ 0x80
 80005d6:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80005d8:	4b11      	ldr	r3, [pc, #68]	@ (8000620 <HAL_I2C_MspInit+0xc8>)
 80005da:	2200      	movs	r2, #0
 80005dc:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80005de:	4b10      	ldr	r3, [pc, #64]	@ (8000620 <HAL_I2C_MspInit+0xc8>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80005e4:	4b0e      	ldr	r3, [pc, #56]	@ (8000620 <HAL_I2C_MspInit+0xc8>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80005ea:	4b0d      	ldr	r3, [pc, #52]	@ (8000620 <HAL_I2C_MspInit+0xc8>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80005f0:	480b      	ldr	r0, [pc, #44]	@ (8000620 <HAL_I2C_MspInit+0xc8>)
 80005f2:	f001 f831 	bl	8001658 <HAL_DMA_Init>
 80005f6:	4603      	mov	r3, r0
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d001      	beq.n	8000600 <HAL_I2C_MspInit+0xa8>
    {
      Error_Handler();
 80005fc:	f000 f9bc 	bl	8000978 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	4a07      	ldr	r2, [pc, #28]	@ (8000620 <HAL_I2C_MspInit+0xc8>)
 8000604:	635a      	str	r2, [r3, #52]	@ 0x34
 8000606:	4a06      	ldr	r2, [pc, #24]	@ (8000620 <HAL_I2C_MspInit+0xc8>)
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800060c:	bf00      	nop
 800060e:	3720      	adds	r7, #32
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	40005400 	.word	0x40005400
 8000618:	40021000 	.word	0x40021000
 800061c:	40010c00 	.word	0x40010c00
 8000620:	200000e4 	.word	0x200000e4
 8000624:	4002006c 	.word	0x4002006c

08000628 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b082      	sub	sp, #8
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	4a0c      	ldr	r2, [pc, #48]	@ (8000668 <HAL_I2C_MspDeInit+0x40>)
 8000636:	4293      	cmp	r3, r2
 8000638:	d112      	bne.n	8000660 <HAL_I2C_MspDeInit+0x38>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800063a:	4b0c      	ldr	r3, [pc, #48]	@ (800066c <HAL_I2C_MspDeInit+0x44>)
 800063c:	69db      	ldr	r3, [r3, #28]
 800063e:	4a0b      	ldr	r2, [pc, #44]	@ (800066c <HAL_I2C_MspDeInit+0x44>)
 8000640:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8000644:	61d3      	str	r3, [r2, #28]

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8000646:	2140      	movs	r1, #64	@ 0x40
 8000648:	4809      	ldr	r0, [pc, #36]	@ (8000670 <HAL_I2C_MspDeInit+0x48>)
 800064a:	f001 fe1f 	bl	800228c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 800064e:	2180      	movs	r1, #128	@ 0x80
 8000650:	4807      	ldr	r0, [pc, #28]	@ (8000670 <HAL_I2C_MspDeInit+0x48>)
 8000652:	f001 fe1b 	bl	800228c <HAL_GPIO_DeInit>

    /* I2C1 DMA DeInit */
    HAL_DMA_DeInit(i2cHandle->hdmatx);
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800065a:	4618      	mov	r0, r3
 800065c:	f001 f8fc 	bl	8001858 <HAL_DMA_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 8000660:	bf00      	nop
 8000662:	3708      	adds	r7, #8
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}
 8000668:	40005400 	.word	0x40005400
 800066c:	40021000 	.word	0x40021000
 8000670:	40010c00 	.word	0x40010c00

08000674 <_ZN8MyKeypadC1Ev>:

// Масиви пінів з .h (ми не можемо отримати до них доступ

// --- Реалізація C++ класу MyKeypad ---

MyKeypad::MyKeypad() {}
 8000674:	b4b0      	push	{r4, r5, r7}
 8000676:	b083      	sub	sp, #12
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	4a0f      	ldr	r2, [pc, #60]	@ (80006bc <_ZN8MyKeypadC1Ev+0x48>)
 8000680:	461c      	mov	r4, r3
 8000682:	4615      	mov	r5, r2
 8000684:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000686:	6020      	str	r0, [r4, #0]
 8000688:	6061      	str	r1, [r4, #4]
 800068a:	60a2      	str	r2, [r4, #8]
 800068c:	60e3      	str	r3, [r4, #12]
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	490b      	ldr	r1, [pc, #44]	@ (80006c0 <_ZN8MyKeypadC1Ev+0x4c>)
 8000692:	f103 0210 	add.w	r2, r3, #16
 8000696:	460b      	mov	r3, r1
 8000698:	cb03      	ldmia	r3!, {r0, r1}
 800069a:	6010      	str	r0, [r2, #0]
 800069c:	6051      	str	r1, [r2, #4]
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	4908      	ldr	r1, [pc, #32]	@ (80006c4 <_ZN8MyKeypadC1Ev+0x50>)
 80006a2:	f103 0218 	add.w	r2, r3, #24
 80006a6:	460b      	mov	r3, r1
 80006a8:	cb03      	ldmia	r3!, {r0, r1}
 80006aa:	6010      	str	r0, [r2, #0]
 80006ac:	6051      	str	r1, [r2, #4]
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	4618      	mov	r0, r3
 80006b2:	370c      	adds	r7, #12
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bcb0      	pop	{r4, r5, r7}
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop
 80006bc:	08008908 	.word	0x08008908
 80006c0:	08008918 	.word	0x08008918
 80006c4:	08008920 	.word	0x08008920

080006c8 <_ZN8MyKeypad4initEv>:

void MyKeypad::init(void) {
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b082      	sub	sp, #8
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
    // Встановлюємо всі стовпці в "0" (LOW) - стан очікування
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80006d0:	2200      	movs	r2, #0
 80006d2:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80006d6:	4803      	ldr	r0, [pc, #12]	@ (80006e4 <_ZN8MyKeypad4initEv+0x1c>)
 80006d8:	f001 fede 	bl	8002498 <HAL_GPIO_WritePin>
}
 80006dc:	bf00      	nop
 80006de:	3708      	adds	r7, #8
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	40010c00 	.word	0x40010c00

080006e8 <_ZN8MyKeypad15scan_and_updateEv>:

/**
 * @brief Сканує клавіатуру, оновлює g_last_key і блокується для debounce.
 * @note Ця функція ПОВІННА викликатися з RTOS-задачі, оскільки містить vTaskDelay.
 */
void MyKeypad::scan_and_update(void) {
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b084      	sub	sp, #16
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
    // Встановлюємо ВСІ стовпці у HIGH (неактивний стан)
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_SET);
 80006f0:	2201      	movs	r2, #1
 80006f2:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80006f6:	4835      	ldr	r0, [pc, #212]	@ (80007cc <_ZN8MyKeypad15scan_and_updateEv+0xe4>)
 80006f8:	f001 fece 	bl	8002498 <HAL_GPIO_WritePin>

    for (int c = 0; c < 4; c++) {
 80006fc:	2300      	movs	r3, #0
 80006fe:	60fb      	str	r3, [r7, #12]
 8000700:	e057      	b.n	80007b2 <_ZN8MyKeypad15scan_and_updateEv+0xca>
        // 1. Активуємо поточний стовпець (LOW)
        HAL_GPIO_WritePin(GPIOB, col_pins[c], GPIO_PIN_RESET);
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	68fa      	ldr	r2, [r7, #12]
 8000706:	320c      	adds	r2, #12
 8000708:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800070c:	2200      	movs	r2, #0
 800070e:	4619      	mov	r1, r3
 8000710:	482e      	ldr	r0, [pc, #184]	@ (80007cc <_ZN8MyKeypad15scan_and_updateEv+0xe4>)
 8000712:	f001 fec1 	bl	8002498 <HAL_GPIO_WritePin>

        for (int r = 0; r < 4; r++) {
 8000716:	2300      	movs	r3, #0
 8000718:	60bb      	str	r3, [r7, #8]
 800071a:	e03a      	b.n	8000792 <_ZN8MyKeypad15scan_and_updateEv+0xaa>
            if (HAL_GPIO_ReadPin(GPIOA, row_pins[r]) == GPIO_PIN_RESET) {
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	68ba      	ldr	r2, [r7, #8]
 8000720:	3208      	adds	r2, #8
 8000722:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000726:	4619      	mov	r1, r3
 8000728:	4829      	ldr	r0, [pc, #164]	@ (80007d0 <_ZN8MyKeypad15scan_and_updateEv+0xe8>)
 800072a:	f001 fe95 	bl	8002458 <HAL_GPIO_ReadPin>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	bf0c      	ite	eq
 8000734:	2301      	moveq	r3, #1
 8000736:	2300      	movne	r3, #0
 8000738:	b2db      	uxtb	r3, r3
 800073a:	2b00      	cmp	r3, #0
 800073c:	d026      	beq.n	800078c <_ZN8MyKeypad15scan_and_updateEv+0xa4>
                // КНОПКА ЗНАЙДЕНА!

                // 1. МИТТЄВО оновлюємо глобальну змінну
                g_last_key = key_map[r][c];
 800073e:	687a      	ldr	r2, [r7, #4]
 8000740:	68bb      	ldr	r3, [r7, #8]
 8000742:	009b      	lsls	r3, r3, #2
 8000744:	441a      	add	r2, r3
 8000746:	68fb      	ldr	r3, [r7, #12]
 8000748:	4413      	add	r3, r2
 800074a:	781a      	ldrb	r2, [r3, #0]
 800074c:	4b21      	ldr	r3, [pc, #132]	@ (80007d4 <_ZN8MyKeypad15scan_and_updateEv+0xec>)
 800074e:	701a      	strb	r2, [r3, #0]
                UI_Blink_Once();
 8000750:	f000 fdec 	bl	800132c <UI_Blink_Once>
                // 2. Тепер блокуємо ПОТІК, поки кнопку не відпустять
                while(HAL_GPIO_ReadPin(GPIOA, row_pins[r]) == GPIO_PIN_RESET) {
 8000754:	e002      	b.n	800075c <_ZN8MyKeypad15scan_and_updateEv+0x74>
                    vTaskDelay(pdMS_TO_TICKS(20));
 8000756:	2014      	movs	r0, #20
 8000758:	f005 fd6e 	bl	8006238 <vTaskDelay>
                while(HAL_GPIO_ReadPin(GPIOA, row_pins[r]) == GPIO_PIN_RESET) {
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	68ba      	ldr	r2, [r7, #8]
 8000760:	3208      	adds	r2, #8
 8000762:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000766:	4619      	mov	r1, r3
 8000768:	4819      	ldr	r0, [pc, #100]	@ (80007d0 <_ZN8MyKeypad15scan_and_updateEv+0xe8>)
 800076a:	f001 fe75 	bl	8002458 <HAL_GPIO_ReadPin>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	bf0c      	ite	eq
 8000774:	2301      	moveq	r3, #1
 8000776:	2300      	movne	r3, #0
 8000778:	b2db      	uxtb	r3, r3
 800077a:	2b00      	cmp	r3, #0
 800077c:	d1eb      	bne.n	8000756 <_ZN8MyKeypad15scan_and_updateEv+0x6e>
                }

                // 3. Повертаємо стовпці в стан очікування (LOW), як у вашому коді
                HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800077e:	2200      	movs	r2, #0
 8000780:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000784:	4811      	ldr	r0, [pc, #68]	@ (80007cc <_ZN8MyKeypad15scan_and_updateEv+0xe4>)
 8000786:	f001 fe87 	bl	8002498 <HAL_GPIO_WritePin>
                return; // Виходимо з функції scan
 800078a:	e01b      	b.n	80007c4 <_ZN8MyKeypad15scan_and_updateEv+0xdc>
        for (int r = 0; r < 4; r++) {
 800078c:	68bb      	ldr	r3, [r7, #8]
 800078e:	3301      	adds	r3, #1
 8000790:	60bb      	str	r3, [r7, #8]
 8000792:	68bb      	ldr	r3, [r7, #8]
 8000794:	2b03      	cmp	r3, #3
 8000796:	ddc1      	ble.n	800071c <_ZN8MyKeypad15scan_and_updateEv+0x34>
            }
        }
        // 4. Деактивуємо поточний стовпець (HIGH)
        HAL_GPIO_WritePin(GPIOB, col_pins[c], GPIO_PIN_SET);
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	68fa      	ldr	r2, [r7, #12]
 800079c:	320c      	adds	r2, #12
 800079e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80007a2:	2201      	movs	r2, #1
 80007a4:	4619      	mov	r1, r3
 80007a6:	4809      	ldr	r0, [pc, #36]	@ (80007cc <_ZN8MyKeypad15scan_and_updateEv+0xe4>)
 80007a8:	f001 fe76 	bl	8002498 <HAL_GPIO_WritePin>
    for (int c = 0; c < 4; c++) {
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	3301      	adds	r3, #1
 80007b0:	60fb      	str	r3, [r7, #12]
 80007b2:	68fb      	ldr	r3, [r7, #12]
 80007b4:	2b03      	cmp	r3, #3
 80007b6:	dda4      	ble.n	8000702 <_ZN8MyKeypad15scan_and_updateEv+0x1a>
    }

    // 5. Повертаємо всі стовпці в стан очікування (LOW)
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80007b8:	2200      	movs	r2, #0
 80007ba:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80007be:	4803      	ldr	r0, [pc, #12]	@ (80007cc <_ZN8MyKeypad15scan_and_updateEv+0xe4>)
 80007c0:	f001 fe6a 	bl	8002498 <HAL_GPIO_WritePin>
}
 80007c4:	3710      	adds	r7, #16
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	40010c00 	.word	0x40010c00
 80007d0:	40010800 	.word	0x40010800
 80007d4:	20000148 	.word	0x20000148

080007d8 <keypad_task>:

// --- C-обгортки (міст до RTOS) ---
extern "C" {

void keypad_task(void* argument)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b082      	sub	sp, #8
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
    g_keypad.init();
 80007e0:	4805      	ldr	r0, [pc, #20]	@ (80007f8 <keypad_task+0x20>)
 80007e2:	f7ff ff71 	bl	80006c8 <_ZN8MyKeypad4initEv>

    while (1)
    {
        // Просто викликаємо scan, який сам все зробить
        g_keypad.scan_and_update();
 80007e6:	4804      	ldr	r0, [pc, #16]	@ (80007f8 <keypad_task+0x20>)
 80007e8:	f7ff ff7e 	bl	80006e8 <_ZN8MyKeypad15scan_and_updateEv>

        // Чекаємо 20 мс перед *наступною* спробою сканування
        vTaskDelay(pdMS_TO_TICKS(20));
 80007ec:	2014      	movs	r0, #20
 80007ee:	f005 fd23 	bl	8006238 <vTaskDelay>
        g_keypad.scan_and_update();
 80007f2:	bf00      	nop
 80007f4:	e7f7      	b.n	80007e6 <keypad_task+0xe>
 80007f6:	bf00      	nop
 80007f8:	20000128 	.word	0x20000128

080007fc <keypad_get_key>:
    }
}

char keypad_get_key(void) {
 80007fc:	b480      	push	{r7}
 80007fe:	b083      	sub	sp, #12
 8000800:	af00      	add	r7, sp, #0
    char key = g_last_key;
 8000802:	4b06      	ldr	r3, [pc, #24]	@ (800081c <keypad_get_key+0x20>)
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	71fb      	strb	r3, [r7, #7]
    g_last_key = 0; // Скидаємо
 8000808:	4b04      	ldr	r3, [pc, #16]	@ (800081c <keypad_get_key+0x20>)
 800080a:	2200      	movs	r2, #0
 800080c:	701a      	strb	r2, [r3, #0]
    return key;
 800080e:	79fb      	ldrb	r3, [r7, #7]
}
 8000810:	4618      	mov	r0, r3
 8000812:	370c      	adds	r7, #12
 8000814:	46bd      	mov	sp, r7
 8000816:	bc80      	pop	{r7}
 8000818:	4770      	bx	lr
 800081a:	bf00      	nop
 800081c:	20000148 	.word	0x20000148

08000820 <_Z41__static_initialization_and_destruction_0v>:

} // extern "C"
 8000820:	b580      	push	{r7, lr}
 8000822:	af00      	add	r7, sp, #0
static MyKeypad g_keypad;
 8000824:	4802      	ldr	r0, [pc, #8]	@ (8000830 <_Z41__static_initialization_and_destruction_0v+0x10>)
 8000826:	f7ff ff25 	bl	8000674 <_ZN8MyKeypadC1Ev>
} // extern "C"
 800082a:	bf00      	nop
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	20000128 	.word	0x20000128

08000834 <_GLOBAL__sub_I__ZN8MyKeypadC2Ev>:
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
 8000838:	f7ff fff2 	bl	8000820 <_Z41__static_initialization_and_destruction_0v>
 800083c:	bd80      	pop	{r7, pc}

0800083e <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800083e:	b580      	push	{r7, lr}
 8000840:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000842:	f000 fda5 	bl	8001390 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000846:	f000 f812 	bl	800086e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800084a:	f7ff fdc7 	bl	80003dc <MX_GPIO_Init>
  MX_DMA_Init();
 800084e:	f7ff fd5d 	bl	800030c <MX_DMA_Init>
  MX_I2C1_Init();
 8000852:	f7ff fe53 	bl	80004fc <MX_I2C1_Init>
  MX_SPI1_Init();
 8000856:	f000 f89f 	bl	8000998 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  display_init();
 800085a:	f7ff fcb9 	bl	80001d0 <display_init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 800085e:	f004 f9f5 	bl	8004c4c <osKernelInitialize>
  MX_FREERTOS_Init();
 8000862:	f7ff fd81 	bl	8000368 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000866:	f004 fa13 	bl	8004c90 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800086a:	bf00      	nop
 800086c:	e7fd      	b.n	800086a <main+0x2c>

0800086e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800086e:	b580      	push	{r7, lr}
 8000870:	b090      	sub	sp, #64	@ 0x40
 8000872:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000874:	f107 0318 	add.w	r3, r7, #24
 8000878:	2228      	movs	r2, #40	@ 0x28
 800087a:	2100      	movs	r1, #0
 800087c:	4618      	mov	r0, r3
 800087e:	f007 fb99 	bl	8007fb4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000882:	1d3b      	adds	r3, r7, #4
 8000884:	2200      	movs	r2, #0
 8000886:	601a      	str	r2, [r3, #0]
 8000888:	605a      	str	r2, [r3, #4]
 800088a:	609a      	str	r2, [r3, #8]
 800088c:	60da      	str	r2, [r3, #12]
 800088e:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000890:	2301      	movs	r3, #1
 8000892:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000894:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000898:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800089a:	2300      	movs	r3, #0
 800089c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800089e:	2301      	movs	r3, #1
 80008a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008a2:	2302      	movs	r3, #2
 80008a4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008a6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80008ac:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80008b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008b2:	f107 0318 	add.w	r3, r7, #24
 80008b6:	4618      	mov	r0, r3
 80008b8:	f002 ff60 	bl	800377c <HAL_RCC_OscConfig>
 80008bc:	4603      	mov	r3, r0
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d001      	beq.n	80008c6 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80008c2:	f000 f859 	bl	8000978 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008c6:	230f      	movs	r3, #15
 80008c8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008ca:	2302      	movs	r3, #2
 80008cc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008ce:	2300      	movs	r3, #0
 80008d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80008d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008d8:	2300      	movs	r3, #0
 80008da:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80008dc:	1d3b      	adds	r3, r7, #4
 80008de:	2102      	movs	r1, #2
 80008e0:	4618      	mov	r0, r3
 80008e2:	f003 fab9 	bl	8003e58 <HAL_RCC_ClockConfig>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80008ec:	f000 f844 	bl	8000978 <Error_Handler>
  }
}
 80008f0:	bf00      	nop
 80008f2:	3740      	adds	r7, #64	@ 0x40
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}

080008f8 <HAL_I2C_ErrorCallback>:
    // негайно перемикаємо контекст
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
  }
}
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b084      	sub	sp, #16
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  if (hi2c->Instance == hi2c1.Instance)
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681a      	ldr	r2, [r3, #0]
 8000904:	4b10      	ldr	r3, [pc, #64]	@ (8000948 <HAL_I2C_ErrorCallback+0x50>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	429a      	cmp	r2, r3
 800090a:	d118      	bne.n	800093e <HAL_I2C_ErrorCallback+0x46>
  {
    // 1. Примусово скидаємо стан HAL, щоб уникнути HAL_BUSY
    hi2c->State = HAL_I2C_STATE_READY;
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	2220      	movs	r2, #32
 8000910:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    // 2. "Віддаємо" семафор, щоб розблокувати display_task
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000914:	2300      	movs	r3, #0
 8000916:	60fb      	str	r3, [r7, #12]
    xSemaphoreGiveFromISR(g_i2c_tx_done_sem, &xHigherPriorityTaskWoken);
 8000918:	4b0c      	ldr	r3, [pc, #48]	@ (800094c <HAL_I2C_ErrorCallback+0x54>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	f107 020c 	add.w	r2, r7, #12
 8000920:	4611      	mov	r1, r2
 8000922:	4618      	mov	r0, r3
 8000924:	f004 fe50 	bl	80055c8 <xQueueGiveFromISR>
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	2b00      	cmp	r3, #0
 800092c:	d007      	beq.n	800093e <HAL_I2C_ErrorCallback+0x46>
 800092e:	4b08      	ldr	r3, [pc, #32]	@ (8000950 <HAL_I2C_ErrorCallback+0x58>)
 8000930:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000934:	601a      	str	r2, [r3, #0]
 8000936:	f3bf 8f4f 	dsb	sy
 800093a:	f3bf 8f6f 	isb	sy
  }
}
 800093e:	bf00      	nop
 8000940:	3710      	adds	r7, #16
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	20000090 	.word	0x20000090
 800094c:	20000088 	.word	0x20000088
 8000950:	e000ed04 	.word	0xe000ed04

08000954 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	4a04      	ldr	r2, [pc, #16]	@ (8000974 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000962:	4293      	cmp	r3, r2
 8000964:	d101      	bne.n	800096a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000966:	f000 fd29 	bl	80013bc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800096a:	bf00      	nop
 800096c:	3708      	adds	r7, #8
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	40012c00 	.word	0x40012c00

08000978 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800097c:	b672      	cpsid	i
}
 800097e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000980:	bf00      	nop
 8000982:	e7fd      	b.n	8000980 <Error_Handler+0x8>

08000984 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8000984:	b480      	push	{r7}
 8000986:	b083      	sub	sp, #12
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
 800098c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 800098e:	bf00      	nop
 8000990:	370c      	adds	r7, #12
 8000992:	46bd      	mov	sp, r7
 8000994:	bc80      	pop	{r7}
 8000996:	4770      	bx	lr

08000998 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_tx;
DMA_HandleTypeDef hdma_spi1_rx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800099c:	4b17      	ldr	r3, [pc, #92]	@ (80009fc <MX_SPI1_Init+0x64>)
 800099e:	4a18      	ldr	r2, [pc, #96]	@ (8000a00 <MX_SPI1_Init+0x68>)
 80009a0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80009a2:	4b16      	ldr	r3, [pc, #88]	@ (80009fc <MX_SPI1_Init+0x64>)
 80009a4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80009a8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80009aa:	4b14      	ldr	r3, [pc, #80]	@ (80009fc <MX_SPI1_Init+0x64>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80009b0:	4b12      	ldr	r3, [pc, #72]	@ (80009fc <MX_SPI1_Init+0x64>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009b6:	4b11      	ldr	r3, [pc, #68]	@ (80009fc <MX_SPI1_Init+0x64>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009bc:	4b0f      	ldr	r3, [pc, #60]	@ (80009fc <MX_SPI1_Init+0x64>)
 80009be:	2200      	movs	r2, #0
 80009c0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80009c2:	4b0e      	ldr	r3, [pc, #56]	@ (80009fc <MX_SPI1_Init+0x64>)
 80009c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009c8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80009ca:	4b0c      	ldr	r3, [pc, #48]	@ (80009fc <MX_SPI1_Init+0x64>)
 80009cc:	2210      	movs	r2, #16
 80009ce:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009d0:	4b0a      	ldr	r3, [pc, #40]	@ (80009fc <MX_SPI1_Init+0x64>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80009d6:	4b09      	ldr	r3, [pc, #36]	@ (80009fc <MX_SPI1_Init+0x64>)
 80009d8:	2200      	movs	r2, #0
 80009da:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009dc:	4b07      	ldr	r3, [pc, #28]	@ (80009fc <MX_SPI1_Init+0x64>)
 80009de:	2200      	movs	r2, #0
 80009e0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80009e2:	4b06      	ldr	r3, [pc, #24]	@ (80009fc <MX_SPI1_Init+0x64>)
 80009e4:	220a      	movs	r2, #10
 80009e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80009e8:	4804      	ldr	r0, [pc, #16]	@ (80009fc <MX_SPI1_Init+0x64>)
 80009ea:	f003 fcab 	bl	8004344 <HAL_SPI_Init>
 80009ee:	4603      	mov	r3, r0
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d001      	beq.n	80009f8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80009f4:	f7ff ffc0 	bl	8000978 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80009f8:	bf00      	nop
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	2000014c 	.word	0x2000014c
 8000a00:	40013000 	.word	0x40013000

08000a04 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b088      	sub	sp, #32
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a0c:	f107 0310 	add.w	r3, r7, #16
 8000a10:	2200      	movs	r2, #0
 8000a12:	601a      	str	r2, [r3, #0]
 8000a14:	605a      	str	r2, [r3, #4]
 8000a16:	609a      	str	r2, [r3, #8]
 8000a18:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	4a41      	ldr	r2, [pc, #260]	@ (8000b24 <HAL_SPI_MspInit+0x120>)
 8000a20:	4293      	cmp	r3, r2
 8000a22:	d17b      	bne.n	8000b1c <HAL_SPI_MspInit+0x118>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000a24:	4b40      	ldr	r3, [pc, #256]	@ (8000b28 <HAL_SPI_MspInit+0x124>)
 8000a26:	699b      	ldr	r3, [r3, #24]
 8000a28:	4a3f      	ldr	r2, [pc, #252]	@ (8000b28 <HAL_SPI_MspInit+0x124>)
 8000a2a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000a2e:	6193      	str	r3, [r2, #24]
 8000a30:	4b3d      	ldr	r3, [pc, #244]	@ (8000b28 <HAL_SPI_MspInit+0x124>)
 8000a32:	699b      	ldr	r3, [r3, #24]
 8000a34:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a38:	60fb      	str	r3, [r7, #12]
 8000a3a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a3c:	4b3a      	ldr	r3, [pc, #232]	@ (8000b28 <HAL_SPI_MspInit+0x124>)
 8000a3e:	699b      	ldr	r3, [r3, #24]
 8000a40:	4a39      	ldr	r2, [pc, #228]	@ (8000b28 <HAL_SPI_MspInit+0x124>)
 8000a42:	f043 0304 	orr.w	r3, r3, #4
 8000a46:	6193      	str	r3, [r2, #24]
 8000a48:	4b37      	ldr	r3, [pc, #220]	@ (8000b28 <HAL_SPI_MspInit+0x124>)
 8000a4a:	699b      	ldr	r3, [r3, #24]
 8000a4c:	f003 0304 	and.w	r3, r3, #4
 8000a50:	60bb      	str	r3, [r7, #8]
 8000a52:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000a54:	23a0      	movs	r3, #160	@ 0xa0
 8000a56:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a58:	2302      	movs	r3, #2
 8000a5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a5c:	2303      	movs	r3, #3
 8000a5e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a60:	f107 0310 	add.w	r3, r7, #16
 8000a64:	4619      	mov	r1, r3
 8000a66:	4831      	ldr	r0, [pc, #196]	@ (8000b2c <HAL_SPI_MspInit+0x128>)
 8000a68:	f001 f9a2 	bl	8001db0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000a6c:	2340      	movs	r3, #64	@ 0x40
 8000a6e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a70:	2300      	movs	r3, #0
 8000a72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a74:	2300      	movs	r3, #0
 8000a76:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a78:	f107 0310 	add.w	r3, r7, #16
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	482b      	ldr	r0, [pc, #172]	@ (8000b2c <HAL_SPI_MspInit+0x128>)
 8000a80:	f001 f996 	bl	8001db0 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8000a84:	4b2a      	ldr	r3, [pc, #168]	@ (8000b30 <HAL_SPI_MspInit+0x12c>)
 8000a86:	4a2b      	ldr	r2, [pc, #172]	@ (8000b34 <HAL_SPI_MspInit+0x130>)
 8000a88:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000a8a:	4b29      	ldr	r3, [pc, #164]	@ (8000b30 <HAL_SPI_MspInit+0x12c>)
 8000a8c:	2210      	movs	r2, #16
 8000a8e:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a90:	4b27      	ldr	r3, [pc, #156]	@ (8000b30 <HAL_SPI_MspInit+0x12c>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000a96:	4b26      	ldr	r3, [pc, #152]	@ (8000b30 <HAL_SPI_MspInit+0x12c>)
 8000a98:	2280      	movs	r2, #128	@ 0x80
 8000a9a:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000a9c:	4b24      	ldr	r3, [pc, #144]	@ (8000b30 <HAL_SPI_MspInit+0x12c>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000aa2:	4b23      	ldr	r3, [pc, #140]	@ (8000b30 <HAL_SPI_MspInit+0x12c>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000aa8:	4b21      	ldr	r3, [pc, #132]	@ (8000b30 <HAL_SPI_MspInit+0x12c>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000aae:	4b20      	ldr	r3, [pc, #128]	@ (8000b30 <HAL_SPI_MspInit+0x12c>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000ab4:	481e      	ldr	r0, [pc, #120]	@ (8000b30 <HAL_SPI_MspInit+0x12c>)
 8000ab6:	f000 fdcf 	bl	8001658 <HAL_DMA_Init>
 8000aba:	4603      	mov	r3, r0
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d001      	beq.n	8000ac4 <HAL_SPI_MspInit+0xc0>
    {
      Error_Handler();
 8000ac0:	f7ff ff5a 	bl	8000978 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	4a1a      	ldr	r2, [pc, #104]	@ (8000b30 <HAL_SPI_MspInit+0x12c>)
 8000ac8:	649a      	str	r2, [r3, #72]	@ 0x48
 8000aca:	4a19      	ldr	r2, [pc, #100]	@ (8000b30 <HAL_SPI_MspInit+0x12c>)
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8000ad0:	4b19      	ldr	r3, [pc, #100]	@ (8000b38 <HAL_SPI_MspInit+0x134>)
 8000ad2:	4a1a      	ldr	r2, [pc, #104]	@ (8000b3c <HAL_SPI_MspInit+0x138>)
 8000ad4:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ad6:	4b18      	ldr	r3, [pc, #96]	@ (8000b38 <HAL_SPI_MspInit+0x134>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000adc:	4b16      	ldr	r3, [pc, #88]	@ (8000b38 <HAL_SPI_MspInit+0x134>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000ae2:	4b15      	ldr	r3, [pc, #84]	@ (8000b38 <HAL_SPI_MspInit+0x134>)
 8000ae4:	2280      	movs	r2, #128	@ 0x80
 8000ae6:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ae8:	4b13      	ldr	r3, [pc, #76]	@ (8000b38 <HAL_SPI_MspInit+0x134>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000aee:	4b12      	ldr	r3, [pc, #72]	@ (8000b38 <HAL_SPI_MspInit+0x134>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8000af4:	4b10      	ldr	r3, [pc, #64]	@ (8000b38 <HAL_SPI_MspInit+0x134>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000afa:	4b0f      	ldr	r3, [pc, #60]	@ (8000b38 <HAL_SPI_MspInit+0x134>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000b00:	480d      	ldr	r0, [pc, #52]	@ (8000b38 <HAL_SPI_MspInit+0x134>)
 8000b02:	f000 fda9 	bl	8001658 <HAL_DMA_Init>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d001      	beq.n	8000b10 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8000b0c:	f7ff ff34 	bl	8000978 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	4a09      	ldr	r2, [pc, #36]	@ (8000b38 <HAL_SPI_MspInit+0x134>)
 8000b14:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000b16:	4a08      	ldr	r2, [pc, #32]	@ (8000b38 <HAL_SPI_MspInit+0x134>)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000b1c:	bf00      	nop
 8000b1e:	3720      	adds	r7, #32
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	40013000 	.word	0x40013000
 8000b28:	40021000 	.word	0x40021000
 8000b2c:	40010800 	.word	0x40010800
 8000b30:	200001a4 	.word	0x200001a4
 8000b34:	40020030 	.word	0x40020030
 8000b38:	200001e8 	.word	0x200001e8
 8000b3c:	4002001c 	.word	0x4002001c

08000b40 <ssd1306_WriteCommand>:
// [1..512] = наш буфер
static uint8_t SSD1306_DMATransmitBuffer[sizeof(SSD1306_Buffer) + 1];

// Приватна функція для відправки команд (блокуюча)
static HAL_StatusTypeDef ssd1306_WriteCommand(uint8_t cmd)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b086      	sub	sp, #24
 8000b44:	af04      	add	r7, sp, #16
 8000b46:	4603      	mov	r3, r0
 8000b48:	71fb      	strb	r3, [r7, #7]
    // Використовуємо короткий таймаут, а не HAL_MAX_DELAY
    return HAL_I2C_Mem_Write(&hi2c1, (SSD1306_I2C_ADDR << 1), 0x00, 1, &cmd, 1, 100);
 8000b4a:	2364      	movs	r3, #100	@ 0x64
 8000b4c:	9302      	str	r3, [sp, #8]
 8000b4e:	2301      	movs	r3, #1
 8000b50:	9301      	str	r3, [sp, #4]
 8000b52:	1dfb      	adds	r3, r7, #7
 8000b54:	9300      	str	r3, [sp, #0]
 8000b56:	2301      	movs	r3, #1
 8000b58:	2200      	movs	r2, #0
 8000b5a:	2178      	movs	r1, #120	@ 0x78
 8000b5c:	4803      	ldr	r0, [pc, #12]	@ (8000b6c <ssd1306_WriteCommand+0x2c>)
 8000b5e:	f001 fecd 	bl	80028fc <HAL_I2C_Mem_Write>
 8000b62:	4603      	mov	r3, r0
}
 8000b64:	4618      	mov	r0, r3
 8000b66:	3708      	adds	r7, #8
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	20000090 	.word	0x20000090

08000b70 <ssd1306_Init>:

// Ініціалізація
uint8_t ssd1306_Init(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
    // Затримка на ввімкнення
    HAL_Delay(100);
 8000b74:	2064      	movs	r0, #100	@ 0x64
 8000b76:	f000 fc3d 	bl	80013f4 <HAL_Delay>

    // Послідовність ініціалізації для 128x32
    if (ssd1306_WriteCommand(0xAE) != HAL_OK) return 0; // Display OFF
 8000b7a:	20ae      	movs	r0, #174	@ 0xae
 8000b7c:	f7ff ffe0 	bl	8000b40 <ssd1306_WriteCommand>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <ssd1306_Init+0x1a>
 8000b86:	2300      	movs	r3, #0
 8000b88:	e0d8      	b.n	8000d3c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x20) != HAL_OK) return 0; // Set Memory Addressing Mode
 8000b8a:	2020      	movs	r0, #32
 8000b8c:	f7ff ffd8 	bl	8000b40 <ssd1306_WriteCommand>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d001      	beq.n	8000b9a <ssd1306_Init+0x2a>
 8000b96:	2300      	movs	r3, #0
 8000b98:	e0d0      	b.n	8000d3c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // 00 = Horizontal
 8000b9a:	2000      	movs	r0, #0
 8000b9c:	f7ff ffd0 	bl	8000b40 <ssd1306_WriteCommand>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d001      	beq.n	8000baa <ssd1306_Init+0x3a>
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	e0c8      	b.n	8000d3c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xB0) != HAL_OK) return 0; // Set Page Start Address (0xB0-B7)
 8000baa:	20b0      	movs	r0, #176	@ 0xb0
 8000bac:	f7ff ffc8 	bl	8000b40 <ssd1306_WriteCommand>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <ssd1306_Init+0x4a>
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	e0c0      	b.n	8000d3c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xC8) != HAL_OK) return 0; // Set COM Output Scan Direction
 8000bba:	20c8      	movs	r0, #200	@ 0xc8
 8000bbc:	f7ff ffc0 	bl	8000b40 <ssd1306_WriteCommand>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d001      	beq.n	8000bca <ssd1306_Init+0x5a>
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	e0b8      	b.n	8000d3c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // ---set low column address
 8000bca:	2000      	movs	r0, #0
 8000bcc:	f7ff ffb8 	bl	8000b40 <ssd1306_WriteCommand>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <ssd1306_Init+0x6a>
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	e0b0      	b.n	8000d3c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x10) != HAL_OK) return 0; // ---set high column address
 8000bda:	2010      	movs	r0, #16
 8000bdc:	f7ff ffb0 	bl	8000b40 <ssd1306_WriteCommand>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d001      	beq.n	8000bea <ssd1306_Init+0x7a>
 8000be6:	2300      	movs	r3, #0
 8000be8:	e0a8      	b.n	8000d3c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x40) != HAL_OK) return 0; // --set start line address
 8000bea:	2040      	movs	r0, #64	@ 0x40
 8000bec:	f7ff ffa8 	bl	8000b40 <ssd1306_WriteCommand>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d001      	beq.n	8000bfa <ssd1306_Init+0x8a>
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	e0a0      	b.n	8000d3c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x81) != HAL_OK) return 0; // Set contrast
 8000bfa:	2081      	movs	r0, #129	@ 0x81
 8000bfc:	f7ff ffa0 	bl	8000b40 <ssd1306_WriteCommand>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d001      	beq.n	8000c0a <ssd1306_Init+0x9a>
 8000c06:	2300      	movs	r3, #0
 8000c08:	e098      	b.n	8000d3c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xFF) != HAL_OK) return 0;
 8000c0a:	20ff      	movs	r0, #255	@ 0xff
 8000c0c:	f7ff ff98 	bl	8000b40 <ssd1306_WriteCommand>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d001      	beq.n	8000c1a <ssd1306_Init+0xaa>
 8000c16:	2300      	movs	r3, #0
 8000c18:	e090      	b.n	8000d3c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xA1) != HAL_OK) return 0; // Set segment re-map 0 to 127
 8000c1a:	20a1      	movs	r0, #161	@ 0xa1
 8000c1c:	f7ff ff90 	bl	8000b40 <ssd1306_WriteCommand>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d001      	beq.n	8000c2a <ssd1306_Init+0xba>
 8000c26:	2300      	movs	r3, #0
 8000c28:	e088      	b.n	8000d3c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xA6) != HAL_OK) return 0; // Set normal display
 8000c2a:	20a6      	movs	r0, #166	@ 0xa6
 8000c2c:	f7ff ff88 	bl	8000b40 <ssd1306_WriteCommand>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d001      	beq.n	8000c3a <ssd1306_Init+0xca>
 8000c36:	2300      	movs	r3, #0
 8000c38:	e080      	b.n	8000d3c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xA8) != HAL_OK) return 0; // Set multiplex ratio
 8000c3a:	20a8      	movs	r0, #168	@ 0xa8
 8000c3c:	f7ff ff80 	bl	8000b40 <ssd1306_WriteCommand>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <ssd1306_Init+0xda>
 8000c46:	2300      	movs	r3, #0
 8000c48:	e078      	b.n	8000d3c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x1F) != HAL_OK) return 0; // 1/32 duty (for 128x32)
 8000c4a:	201f      	movs	r0, #31
 8000c4c:	f7ff ff78 	bl	8000b40 <ssd1306_WriteCommand>
 8000c50:	4603      	mov	r3, r0
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d001      	beq.n	8000c5a <ssd1306_Init+0xea>
 8000c56:	2300      	movs	r3, #0
 8000c58:	e070      	b.n	8000d3c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xD3) != HAL_OK) return 0; // Set display offset
 8000c5a:	20d3      	movs	r0, #211	@ 0xd3
 8000c5c:	f7ff ff70 	bl	8000b40 <ssd1306_WriteCommand>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d001      	beq.n	8000c6a <ssd1306_Init+0xfa>
 8000c66:	2300      	movs	r3, #0
 8000c68:	e068      	b.n	8000d3c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // no offset
 8000c6a:	2000      	movs	r0, #0
 8000c6c:	f7ff ff68 	bl	8000b40 <ssd1306_WriteCommand>
 8000c70:	4603      	mov	r3, r0
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d001      	beq.n	8000c7a <ssd1306_Init+0x10a>
 8000c76:	2300      	movs	r3, #0
 8000c78:	e060      	b.n	8000d3c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xD5) != HAL_OK) return 0; // Set display clock divide ratio
 8000c7a:	20d5      	movs	r0, #213	@ 0xd5
 8000c7c:	f7ff ff60 	bl	8000b40 <ssd1306_WriteCommand>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d001      	beq.n	8000c8a <ssd1306_Init+0x11a>
 8000c86:	2300      	movs	r3, #0
 8000c88:	e058      	b.n	8000d3c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x80) != HAL_OK) return 0; //
 8000c8a:	2080      	movs	r0, #128	@ 0x80
 8000c8c:	f7ff ff58 	bl	8000b40 <ssd1306_WriteCommand>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d001      	beq.n	8000c9a <ssd1306_Init+0x12a>
 8000c96:	2300      	movs	r3, #0
 8000c98:	e050      	b.n	8000d3c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xD9) != HAL_OK) return 0; // Set pre-charge period
 8000c9a:	20d9      	movs	r0, #217	@ 0xd9
 8000c9c:	f7ff ff50 	bl	8000b40 <ssd1306_WriteCommand>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d001      	beq.n	8000caa <ssd1306_Init+0x13a>
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	e048      	b.n	8000d3c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xF1) != HAL_OK) return 0;
 8000caa:	20f1      	movs	r0, #241	@ 0xf1
 8000cac:	f7ff ff48 	bl	8000b40 <ssd1306_WriteCommand>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <ssd1306_Init+0x14a>
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	e040      	b.n	8000d3c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xDA) != HAL_OK) return 0; // Set com pins hardware config
 8000cba:	20da      	movs	r0, #218	@ 0xda
 8000cbc:	f7ff ff40 	bl	8000b40 <ssd1306_WriteCommand>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d001      	beq.n	8000cca <ssd1306_Init+0x15a>
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	e038      	b.n	8000d3c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x02) != HAL_OK) return 0; // (for 128x32)
 8000cca:	2002      	movs	r0, #2
 8000ccc:	f7ff ff38 	bl	8000b40 <ssd1306_WriteCommand>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d001      	beq.n	8000cda <ssd1306_Init+0x16a>
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	e030      	b.n	8000d3c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xDB) != HAL_OK) return 0; // Set vcomh
 8000cda:	20db      	movs	r0, #219	@ 0xdb
 8000cdc:	f7ff ff30 	bl	8000b40 <ssd1306_WriteCommand>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <ssd1306_Init+0x17a>
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	e028      	b.n	8000d3c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x40) != HAL_OK) return 0;
 8000cea:	2040      	movs	r0, #64	@ 0x40
 8000cec:	f7ff ff28 	bl	8000b40 <ssd1306_WriteCommand>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <ssd1306_Init+0x18a>
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	e020      	b.n	8000d3c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x8D) != HAL_OK) return 0; // Set Charge Pump
 8000cfa:	208d      	movs	r0, #141	@ 0x8d
 8000cfc:	f7ff ff20 	bl	8000b40 <ssd1306_WriteCommand>
 8000d00:	4603      	mov	r3, r0
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d001      	beq.n	8000d0a <ssd1306_Init+0x19a>
 8000d06:	2300      	movs	r3, #0
 8000d08:	e018      	b.n	8000d3c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x14) != HAL_OK) return 0; // Enabled
 8000d0a:	2014      	movs	r0, #20
 8000d0c:	f7ff ff18 	bl	8000b40 <ssd1306_WriteCommand>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d001      	beq.n	8000d1a <ssd1306_Init+0x1aa>
 8000d16:	2300      	movs	r3, #0
 8000d18:	e010      	b.n	8000d3c <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xAF) != HAL_OK) return 0; // Display ON
 8000d1a:	20af      	movs	r0, #175	@ 0xaf
 8000d1c:	f7ff ff10 	bl	8000b40 <ssd1306_WriteCommand>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <ssd1306_Init+0x1ba>
 8000d26:	2300      	movs	r3, #0
 8000d28:	e008      	b.n	8000d3c <ssd1306_Init+0x1cc>

    // Очищуємо буфер
    ssd1306_Fill(Black);
 8000d2a:	2000      	movs	r0, #0
 8000d2c:	f000 f80a 	bl	8000d44 <ssd1306_Fill>
    // Оновлюємо екран (блокуючим методом, 1 раз)
    ssd1306_UpdateScreen();
 8000d30:	f000 f93c 	bl	8000fac <ssd1306_UpdateScreen>

    // Перший байт DMA-буфера - це завжди "Control Byte"
    // 0x40 = "я зараз буду надсилати дані"
    SSD1306_DMATransmitBuffer[0] = 0x40;
 8000d34:	4b02      	ldr	r3, [pc, #8]	@ (8000d40 <ssd1306_Init+0x1d0>)
 8000d36:	2240      	movs	r2, #64	@ 0x40
 8000d38:	701a      	strb	r2, [r3, #0]

    return 1; // Успіх
 8000d3a:	2301      	movs	r3, #1
}
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	2000042c 	.word	0x2000042c

08000d44 <ssd1306_Fill>:

// Заповнення буфера
void ssd1306_Fill(uint8_t color)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b085      	sub	sp, #20
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	71fb      	strb	r3, [r7, #7]
    uint8_t fill_val = (color == Black) ? 0x00 : 0xFF;
 8000d4e:	79fb      	ldrb	r3, [r7, #7]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d101      	bne.n	8000d58 <ssd1306_Fill+0x14>
 8000d54:	2300      	movs	r3, #0
 8000d56:	e000      	b.n	8000d5a <ssd1306_Fill+0x16>
 8000d58:	23ff      	movs	r3, #255	@ 0xff
 8000d5a:	72fb      	strb	r3, [r7, #11]
    for (uint32_t i = 0; i < sizeof(SSD1306_Buffer); i++)
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	60fb      	str	r3, [r7, #12]
 8000d60:	e007      	b.n	8000d72 <ssd1306_Fill+0x2e>
    {
        SSD1306_Buffer[i] = fill_val;
 8000d62:	4a09      	ldr	r2, [pc, #36]	@ (8000d88 <ssd1306_Fill+0x44>)
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	4413      	add	r3, r2
 8000d68:	7afa      	ldrb	r2, [r7, #11]
 8000d6a:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < sizeof(SSD1306_Buffer); i++)
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	3301      	adds	r3, #1
 8000d70:	60fb      	str	r3, [r7, #12]
 8000d72:	68fb      	ldr	r3, [r7, #12]
 8000d74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000d78:	d3f3      	bcc.n	8000d62 <ssd1306_Fill+0x1e>
    }
}
 8000d7a:	bf00      	nop
 8000d7c:	bf00      	nop
 8000d7e:	3714      	adds	r7, #20
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bc80      	pop	{r7}
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop
 8000d88:	2000022c 	.word	0x2000022c

08000d8c <ssd1306_DrawPixel>:

// Малювання пікселя у буфер
void ssd1306_DrawPixel(uint8_t x, uint8_t y, uint8_t color)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	4603      	mov	r3, r0
 8000d94:	71fb      	strb	r3, [r7, #7]
 8000d96:	460b      	mov	r3, r1
 8000d98:	71bb      	strb	r3, [r7, #6]
 8000d9a:	4613      	mov	r3, r2
 8000d9c:	717b      	strb	r3, [r7, #5]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8000d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	db3d      	blt.n	8000e22 <ssd1306_DrawPixel+0x96>
 8000da6:	79bb      	ldrb	r3, [r7, #6]
 8000da8:	2b1f      	cmp	r3, #31
 8000daa:	d83a      	bhi.n	8000e22 <ssd1306_DrawPixel+0x96>
        return;
    }

    if (color == White) {
 8000dac:	797b      	ldrb	r3, [r7, #5]
 8000dae:	2b01      	cmp	r3, #1
 8000db0:	d11a      	bne.n	8000de8 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= (1 << (y % 8));
 8000db2:	79fa      	ldrb	r2, [r7, #7]
 8000db4:	79bb      	ldrb	r3, [r7, #6]
 8000db6:	08db      	lsrs	r3, r3, #3
 8000db8:	b2d8      	uxtb	r0, r3
 8000dba:	4603      	mov	r3, r0
 8000dbc:	01db      	lsls	r3, r3, #7
 8000dbe:	4413      	add	r3, r2
 8000dc0:	4a1a      	ldr	r2, [pc, #104]	@ (8000e2c <ssd1306_DrawPixel+0xa0>)
 8000dc2:	5cd3      	ldrb	r3, [r2, r3]
 8000dc4:	b25a      	sxtb	r2, r3
 8000dc6:	79bb      	ldrb	r3, [r7, #6]
 8000dc8:	f003 0307 	and.w	r3, r3, #7
 8000dcc:	2101      	movs	r1, #1
 8000dce:	fa01 f303 	lsl.w	r3, r1, r3
 8000dd2:	b25b      	sxtb	r3, r3
 8000dd4:	4313      	orrs	r3, r2
 8000dd6:	b259      	sxtb	r1, r3
 8000dd8:	79fa      	ldrb	r2, [r7, #7]
 8000dda:	4603      	mov	r3, r0
 8000ddc:	01db      	lsls	r3, r3, #7
 8000dde:	4413      	add	r3, r2
 8000de0:	b2c9      	uxtb	r1, r1
 8000de2:	4a12      	ldr	r2, [pc, #72]	@ (8000e2c <ssd1306_DrawPixel+0xa0>)
 8000de4:	54d1      	strb	r1, [r2, r3]
 8000de6:	e01d      	b.n	8000e24 <ssd1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000de8:	79fa      	ldrb	r2, [r7, #7]
 8000dea:	79bb      	ldrb	r3, [r7, #6]
 8000dec:	08db      	lsrs	r3, r3, #3
 8000dee:	b2d8      	uxtb	r0, r3
 8000df0:	4603      	mov	r3, r0
 8000df2:	01db      	lsls	r3, r3, #7
 8000df4:	4413      	add	r3, r2
 8000df6:	4a0d      	ldr	r2, [pc, #52]	@ (8000e2c <ssd1306_DrawPixel+0xa0>)
 8000df8:	5cd3      	ldrb	r3, [r2, r3]
 8000dfa:	b25a      	sxtb	r2, r3
 8000dfc:	79bb      	ldrb	r3, [r7, #6]
 8000dfe:	f003 0307 	and.w	r3, r3, #7
 8000e02:	2101      	movs	r1, #1
 8000e04:	fa01 f303 	lsl.w	r3, r1, r3
 8000e08:	b25b      	sxtb	r3, r3
 8000e0a:	43db      	mvns	r3, r3
 8000e0c:	b25b      	sxtb	r3, r3
 8000e0e:	4013      	ands	r3, r2
 8000e10:	b259      	sxtb	r1, r3
 8000e12:	79fa      	ldrb	r2, [r7, #7]
 8000e14:	4603      	mov	r3, r0
 8000e16:	01db      	lsls	r3, r3, #7
 8000e18:	4413      	add	r3, r2
 8000e1a:	b2c9      	uxtb	r1, r1
 8000e1c:	4a03      	ldr	r2, [pc, #12]	@ (8000e2c <ssd1306_DrawPixel+0xa0>)
 8000e1e:	54d1      	strb	r1, [r2, r3]
 8000e20:	e000      	b.n	8000e24 <ssd1306_DrawPixel+0x98>
        return;
 8000e22:	bf00      	nop
    }
}
 8000e24:	370c      	adds	r7, #12
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bc80      	pop	{r7}
 8000e2a:	4770      	bx	lr
 8000e2c:	2000022c 	.word	0x2000022c

08000e30 <ssd1306_SetCursor>:
// Встановлення курсора (потрібно для виводу тексту)
static uint8_t current_x = 0;
static uint8_t current_y = 0;

void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 8000e30:	b480      	push	{r7}
 8000e32:	b083      	sub	sp, #12
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	4603      	mov	r3, r0
 8000e38:	460a      	mov	r2, r1
 8000e3a:	71fb      	strb	r3, [r7, #7]
 8000e3c:	4613      	mov	r3, r2
 8000e3e:	71bb      	strb	r3, [r7, #6]
    current_x = x;
 8000e40:	4a05      	ldr	r2, [pc, #20]	@ (8000e58 <ssd1306_SetCursor+0x28>)
 8000e42:	79fb      	ldrb	r3, [r7, #7]
 8000e44:	7013      	strb	r3, [r2, #0]
    current_y = y;
 8000e46:	4a05      	ldr	r2, [pc, #20]	@ (8000e5c <ssd1306_SetCursor+0x2c>)
 8000e48:	79bb      	ldrb	r3, [r7, #6]
 8000e4a:	7013      	strb	r3, [r2, #0]
}
 8000e4c:	bf00      	nop
 8000e4e:	370c      	adds	r7, #12
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bc80      	pop	{r7}
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop
 8000e58:	2000062d 	.word	0x2000062d
 8000e5c:	2000062e 	.word	0x2000062e

08000e60 <ssd1306_WriteChar>:

// Вивід символу у буфер
// Вивід символу у буфер (оновлено для 8-бітного шрифту)
// Вивід символу у буфер (16-бітний шрифт)
static char ssd1306_WriteChar(char ch, FontDef_8bit_t* Font, uint8_t color)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b086      	sub	sp, #24
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	4603      	mov	r3, r0
 8000e68:	6039      	str	r1, [r7, #0]
 8000e6a:	71fb      	strb	r3, [r7, #7]
 8000e6c:	4613      	mov	r3, r2
 8000e6e:	71bb      	strb	r3, [r7, #6]
    uint32_t i, j;

    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 8000e70:	4b39      	ldr	r3, [pc, #228]	@ (8000f58 <ssd1306_WriteChar+0xf8>)
 8000e72:	781b      	ldrb	r3, [r3, #0]
 8000e74:	461a      	mov	r2, r3
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	781b      	ldrb	r3, [r3, #0]
 8000e7a:	4413      	add	r3, r2
 8000e7c:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e7e:	dc07      	bgt.n	8000e90 <ssd1306_WriteChar+0x30>
        SSD1306_HEIGHT <= (current_y + Font->FontHeight))
 8000e80:	4b36      	ldr	r3, [pc, #216]	@ (8000f5c <ssd1306_WriteChar+0xfc>)
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	461a      	mov	r2, r3
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	785b      	ldrb	r3, [r3, #1]
 8000e8a:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 8000e8c:	2b1f      	cmp	r3, #31
 8000e8e:	dd01      	ble.n	8000e94 <ssd1306_WriteChar+0x34>
    {
        return 0;
 8000e90:	2300      	movs	r3, #0
 8000e92:	e05c      	b.n	8000f4e <ssd1306_WriteChar+0xee>
    }

    for (i = 0; i < Font->FontWidth; i++) {
 8000e94:	2300      	movs	r3, #0
 8000e96:	617b      	str	r3, [r7, #20]
 8000e98:	e04a      	b.n	8000f30 <ssd1306_WriteChar+0xd0>
        uint8_t b = Font->data[(ch - 32) * Font->FontWidth + i];
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	685a      	ldr	r2, [r3, #4]
 8000e9e:	79fb      	ldrb	r3, [r7, #7]
 8000ea0:	3b20      	subs	r3, #32
 8000ea2:	6839      	ldr	r1, [r7, #0]
 8000ea4:	7809      	ldrb	r1, [r1, #0]
 8000ea6:	fb01 f303 	mul.w	r3, r1, r3
 8000eaa:	4619      	mov	r1, r3
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	440b      	add	r3, r1
 8000eb0:	4413      	add	r3, r2
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	73fb      	strb	r3, [r7, #15]
        for (j = 0; j < Font->FontHeight; j++) {
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	613b      	str	r3, [r7, #16]
 8000eba:	e030      	b.n	8000f1e <ssd1306_WriteChar+0xbe>
            if ((b >> j) & 0x01) {
 8000ebc:	7bfa      	ldrb	r2, [r7, #15]
 8000ebe:	693b      	ldr	r3, [r7, #16]
 8000ec0:	fa42 f303 	asr.w	r3, r2, r3
 8000ec4:	f003 0301 	and.w	r3, r3, #1
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d010      	beq.n	8000eee <ssd1306_WriteChar+0x8e>
                ssd1306_DrawPixel(current_x + i, current_y + j, (uint8_t)color);
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	b2da      	uxtb	r2, r3
 8000ed0:	4b21      	ldr	r3, [pc, #132]	@ (8000f58 <ssd1306_WriteChar+0xf8>)
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	4413      	add	r3, r2
 8000ed6:	b2d8      	uxtb	r0, r3
 8000ed8:	693b      	ldr	r3, [r7, #16]
 8000eda:	b2da      	uxtb	r2, r3
 8000edc:	4b1f      	ldr	r3, [pc, #124]	@ (8000f5c <ssd1306_WriteChar+0xfc>)
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	4413      	add	r3, r2
 8000ee2:	b2db      	uxtb	r3, r3
 8000ee4:	79ba      	ldrb	r2, [r7, #6]
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	f7ff ff50 	bl	8000d8c <ssd1306_DrawPixel>
 8000eec:	e014      	b.n	8000f18 <ssd1306_WriteChar+0xb8>
            } else {
                ssd1306_DrawPixel(current_x + i, current_y + j, (uint8_t)!color);
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	b2da      	uxtb	r2, r3
 8000ef2:	4b19      	ldr	r3, [pc, #100]	@ (8000f58 <ssd1306_WriteChar+0xf8>)
 8000ef4:	781b      	ldrb	r3, [r3, #0]
 8000ef6:	4413      	add	r3, r2
 8000ef8:	b2d8      	uxtb	r0, r3
 8000efa:	693b      	ldr	r3, [r7, #16]
 8000efc:	b2da      	uxtb	r2, r3
 8000efe:	4b17      	ldr	r3, [pc, #92]	@ (8000f5c <ssd1306_WriteChar+0xfc>)
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	4413      	add	r3, r2
 8000f04:	b2d9      	uxtb	r1, r3
 8000f06:	79bb      	ldrb	r3, [r7, #6]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	bf0c      	ite	eq
 8000f0c:	2301      	moveq	r3, #1
 8000f0e:	2300      	movne	r3, #0
 8000f10:	b2db      	uxtb	r3, r3
 8000f12:	461a      	mov	r2, r3
 8000f14:	f7ff ff3a 	bl	8000d8c <ssd1306_DrawPixel>
        for (j = 0; j < Font->FontHeight; j++) {
 8000f18:	693b      	ldr	r3, [r7, #16]
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	613b      	str	r3, [r7, #16]
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	785b      	ldrb	r3, [r3, #1]
 8000f22:	461a      	mov	r2, r3
 8000f24:	693b      	ldr	r3, [r7, #16]
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d3c8      	bcc.n	8000ebc <ssd1306_WriteChar+0x5c>
    for (i = 0; i < Font->FontWidth; i++) {
 8000f2a:	697b      	ldr	r3, [r7, #20]
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	617b      	str	r3, [r7, #20]
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	461a      	mov	r2, r3
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	4293      	cmp	r3, r2
 8000f3a:	d3ae      	bcc.n	8000e9a <ssd1306_WriteChar+0x3a>
            }
        }
    }

    current_x += Font->FontWidth;
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	781a      	ldrb	r2, [r3, #0]
 8000f40:	4b05      	ldr	r3, [pc, #20]	@ (8000f58 <ssd1306_WriteChar+0xf8>)
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	4413      	add	r3, r2
 8000f46:	b2da      	uxtb	r2, r3
 8000f48:	4b03      	ldr	r3, [pc, #12]	@ (8000f58 <ssd1306_WriteChar+0xf8>)
 8000f4a:	701a      	strb	r2, [r3, #0]
    return ch;
 8000f4c:	79fb      	ldrb	r3, [r7, #7]
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	3718      	adds	r7, #24
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	2000062d 	.word	0x2000062d
 8000f5c:	2000062e 	.word	0x2000062e

08000f60 <ssd1306_WriteString>:

// Вивід рядка у буфер (оновлено для 8-бітного шрифту)
char ssd1306_WriteString(const char* str, FontDef_8bit_t* Font, uint8_t color)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b084      	sub	sp, #16
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	60f8      	str	r0, [r7, #12]
 8000f68:	60b9      	str	r1, [r7, #8]
 8000f6a:	4613      	mov	r3, r2
 8000f6c:	71fb      	strb	r3, [r7, #7]
    while (*str) {
 8000f6e:	e012      	b.n	8000f96 <ssd1306_WriteString+0x36>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	79fa      	ldrb	r2, [r7, #7]
 8000f76:	68b9      	ldr	r1, [r7, #8]
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f7ff ff71 	bl	8000e60 <ssd1306_WriteChar>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	461a      	mov	r2, r3
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	781b      	ldrb	r3, [r3, #0]
 8000f86:	429a      	cmp	r2, r3
 8000f88:	d002      	beq.n	8000f90 <ssd1306_WriteString+0x30>
            return *str;
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	e008      	b.n	8000fa2 <ssd1306_WriteString+0x42>
        }
        str++;
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	3301      	adds	r3, #1
 8000f94:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d1e8      	bne.n	8000f70 <ssd1306_WriteString+0x10>
    }
    return *str;
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	781b      	ldrb	r3, [r3, #0]
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3710      	adds	r7, #16
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
	...

08000fac <ssd1306_UpdateScreen>:

// Блокуюча функція оновлення екрану (використовується в Init)
void ssd1306_UpdateScreen(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af04      	add	r7, sp, #16
    ssd1306_WriteCommand(0x21); // Set column address
 8000fb2:	2021      	movs	r0, #33	@ 0x21
 8000fb4:	f7ff fdc4 	bl	8000b40 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0);    // Start
 8000fb8:	2000      	movs	r0, #0
 8000fba:	f7ff fdc1 	bl	8000b40 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(SSD1306_WIDTH - 1); // End
 8000fbe:	207f      	movs	r0, #127	@ 0x7f
 8000fc0:	f7ff fdbe 	bl	8000b40 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x22); // Set page address
 8000fc4:	2022      	movs	r0, #34	@ 0x22
 8000fc6:	f7ff fdbb 	bl	8000b40 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0);    // Start
 8000fca:	2000      	movs	r0, #0
 8000fcc:	f7ff fdb8 	bl	8000b40 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(SSD1306_HEIGHT/8 - 1); // End (4 сторінки для 32px)
 8000fd0:	2003      	movs	r0, #3
 8000fd2:	f7ff fdb5 	bl	8000b40 <ssd1306_WriteCommand>

    // Відправляємо буфер (блокуючим методом)
    HAL_I2C_Mem_Write(&hi2c1, (SSD1306_I2C_ADDR << 1), 0x40, 1,
 8000fd6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fda:	9302      	str	r3, [sp, #8]
 8000fdc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000fe0:	9301      	str	r3, [sp, #4]
 8000fe2:	4b05      	ldr	r3, [pc, #20]	@ (8000ff8 <ssd1306_UpdateScreen+0x4c>)
 8000fe4:	9300      	str	r3, [sp, #0]
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	2240      	movs	r2, #64	@ 0x40
 8000fea:	2178      	movs	r1, #120	@ 0x78
 8000fec:	4803      	ldr	r0, [pc, #12]	@ (8000ffc <ssd1306_UpdateScreen+0x50>)
 8000fee:	f001 fc85 	bl	80028fc <HAL_I2C_Mem_Write>
                      SSD1306_Buffer, sizeof(SSD1306_Buffer), 1000);
}
 8000ff2:	bf00      	nop
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	2000022c 	.word	0x2000022c
 8000ffc:	20000090 	.word	0x20000090

08001000 <ssd1306_UpdateScreenDMA>:

// *** НАША ГОЛОВНА ФУНКЦІЯ ***
// Неблокуюча функція оновлення через DMA
void ssd1306_UpdateScreenDMA(SemaphoreHandle_t sem)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b086      	sub	sp, #24
 8001004:	af02      	add	r7, sp, #8
 8001006:	6078      	str	r0, [r7, #4]
    // 1. Встановлюємо адресацію
    ssd1306_WriteCommand(0x21); // Set column address
 8001008:	2021      	movs	r0, #33	@ 0x21
 800100a:	f7ff fd99 	bl	8000b40 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0);    // Start
 800100e:	2000      	movs	r0, #0
 8001010:	f7ff fd96 	bl	8000b40 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(SSD1306_WIDTH - 1); // End
 8001014:	207f      	movs	r0, #127	@ 0x7f
 8001016:	f7ff fd93 	bl	8000b40 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x22); // Set page address
 800101a:	2022      	movs	r0, #34	@ 0x22
 800101c:	f7ff fd90 	bl	8000b40 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0);    // Start
 8001020:	2000      	movs	r0, #0
 8001022:	f7ff fd8d 	bl	8000b40 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(SSD1306_HEIGHT/8 - 1); // End
 8001026:	2003      	movs	r0, #3
 8001028:	f7ff fd8a 	bl	8000b40 <ssd1306_WriteCommand>

    // 2. Запускаємо ПРАВИЛЬНУ DMA передачу
    // Ми передаємо наш головний буфер SSD1306_Buffer,
    // а HAL сам надсилає команду 0x40 (D/C# = 1)
    HAL_StatusTypeDef status = HAL_I2C_Mem_Write_DMA(&hi2c1, (SSD1306_I2C_ADDR << 1),
 800102c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001030:	9301      	str	r3, [sp, #4]
 8001032:	4b0b      	ldr	r3, [pc, #44]	@ (8001060 <ssd1306_UpdateScreenDMA+0x60>)
 8001034:	9300      	str	r3, [sp, #0]
 8001036:	2301      	movs	r3, #1
 8001038:	2240      	movs	r2, #64	@ 0x40
 800103a:	2178      	movs	r1, #120	@ 0x78
 800103c:	4809      	ldr	r0, [pc, #36]	@ (8001064 <ssd1306_UpdateScreenDMA+0x64>)
 800103e:	f001 fd63 	bl	8002b08 <HAL_I2C_Mem_Write_DMA>
 8001042:	4603      	mov	r3, r0
 8001044:	73fb      	strb	r3, [r7, #15]
                                    0x40, // "Адреса пам'яті" = "це дані"
                                    I2C_MEMADD_SIZE_8BIT,
                                    SSD1306_Buffer, // Наш буфер
                                    sizeof(SSD1306_Buffer));

    if (status != HAL_OK)
 8001046:	7bfb      	ldrb	r3, [r7, #15]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d005      	beq.n	8001058 <ssd1306_UpdateScreenDMA+0x58>
    {
        // Якщо DMA не зміг стартувати, віддаємо семафор
        xSemaphoreGive(sem);
 800104c:	2300      	movs	r3, #0
 800104e:	2200      	movs	r2, #0
 8001050:	2100      	movs	r1, #0
 8001052:	6878      	ldr	r0, [r7, #4]
 8001054:	f004 f918 	bl	8005288 <xQueueGenericSend>
    }
}
 8001058:	bf00      	nop
 800105a:	3710      	adds	r7, #16
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	2000022c 	.word	0x2000022c
 8001064:	20000090 	.word	0x20000090

08001068 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b084      	sub	sp, #16
 800106c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800106e:	4b18      	ldr	r3, [pc, #96]	@ (80010d0 <HAL_MspInit+0x68>)
 8001070:	699b      	ldr	r3, [r3, #24]
 8001072:	4a17      	ldr	r2, [pc, #92]	@ (80010d0 <HAL_MspInit+0x68>)
 8001074:	f043 0301 	orr.w	r3, r3, #1
 8001078:	6193      	str	r3, [r2, #24]
 800107a:	4b15      	ldr	r3, [pc, #84]	@ (80010d0 <HAL_MspInit+0x68>)
 800107c:	699b      	ldr	r3, [r3, #24]
 800107e:	f003 0301 	and.w	r3, r3, #1
 8001082:	60bb      	str	r3, [r7, #8]
 8001084:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001086:	4b12      	ldr	r3, [pc, #72]	@ (80010d0 <HAL_MspInit+0x68>)
 8001088:	69db      	ldr	r3, [r3, #28]
 800108a:	4a11      	ldr	r2, [pc, #68]	@ (80010d0 <HAL_MspInit+0x68>)
 800108c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001090:	61d3      	str	r3, [r2, #28]
 8001092:	4b0f      	ldr	r3, [pc, #60]	@ (80010d0 <HAL_MspInit+0x68>)
 8001094:	69db      	ldr	r3, [r3, #28]
 8001096:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800109a:	607b      	str	r3, [r7, #4]
 800109c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800109e:	2200      	movs	r2, #0
 80010a0:	210f      	movs	r1, #15
 80010a2:	f06f 0001 	mvn.w	r0, #1
 80010a6:	f000 fa93 	bl	80015d0 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80010aa:	4b0a      	ldr	r3, [pc, #40]	@ (80010d4 <HAL_MspInit+0x6c>)
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80010b6:	60fb      	str	r3, [r7, #12]
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80010be:	60fb      	str	r3, [r7, #12]
 80010c0:	4a04      	ldr	r2, [pc, #16]	@ (80010d4 <HAL_MspInit+0x6c>)
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010c6:	bf00      	nop
 80010c8:	3710      	adds	r7, #16
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	40021000 	.word	0x40021000
 80010d4:	40010000 	.word	0x40010000

080010d8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b08c      	sub	sp, #48	@ 0x30
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80010e0:	2300      	movs	r3, #0
 80010e2:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80010e4:	2300      	movs	r3, #0
 80010e6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80010e8:	2300      	movs	r3, #0
 80010ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80010ee:	4b2e      	ldr	r3, [pc, #184]	@ (80011a8 <HAL_InitTick+0xd0>)
 80010f0:	699b      	ldr	r3, [r3, #24]
 80010f2:	4a2d      	ldr	r2, [pc, #180]	@ (80011a8 <HAL_InitTick+0xd0>)
 80010f4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80010f8:	6193      	str	r3, [r2, #24]
 80010fa:	4b2b      	ldr	r3, [pc, #172]	@ (80011a8 <HAL_InitTick+0xd0>)
 80010fc:	699b      	ldr	r3, [r3, #24]
 80010fe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001102:	60bb      	str	r3, [r7, #8]
 8001104:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001106:	f107 020c 	add.w	r2, r7, #12
 800110a:	f107 0310 	add.w	r3, r7, #16
 800110e:	4611      	mov	r1, r2
 8001110:	4618      	mov	r0, r3
 8001112:	f003 f8b7 	bl	8004284 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001116:	f003 f8a1 	bl	800425c <HAL_RCC_GetPCLK2Freq>
 800111a:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800111c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800111e:	4a23      	ldr	r2, [pc, #140]	@ (80011ac <HAL_InitTick+0xd4>)
 8001120:	fba2 2303 	umull	r2, r3, r2, r3
 8001124:	0c9b      	lsrs	r3, r3, #18
 8001126:	3b01      	subs	r3, #1
 8001128:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800112a:	4b21      	ldr	r3, [pc, #132]	@ (80011b0 <HAL_InitTick+0xd8>)
 800112c:	4a21      	ldr	r2, [pc, #132]	@ (80011b4 <HAL_InitTick+0xdc>)
 800112e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001130:	4b1f      	ldr	r3, [pc, #124]	@ (80011b0 <HAL_InitTick+0xd8>)
 8001132:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001136:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001138:	4a1d      	ldr	r2, [pc, #116]	@ (80011b0 <HAL_InitTick+0xd8>)
 800113a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800113c:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800113e:	4b1c      	ldr	r3, [pc, #112]	@ (80011b0 <HAL_InitTick+0xd8>)
 8001140:	2200      	movs	r2, #0
 8001142:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001144:	4b1a      	ldr	r3, [pc, #104]	@ (80011b0 <HAL_InitTick+0xd8>)
 8001146:	2200      	movs	r2, #0
 8001148:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800114a:	4b19      	ldr	r3, [pc, #100]	@ (80011b0 <HAL_InitTick+0xd8>)
 800114c:	2200      	movs	r2, #0
 800114e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001150:	4817      	ldr	r0, [pc, #92]	@ (80011b0 <HAL_InitTick+0xd8>)
 8001152:	f003 fa75 	bl	8004640 <HAL_TIM_Base_Init>
 8001156:	4603      	mov	r3, r0
 8001158:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800115c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001160:	2b00      	cmp	r3, #0
 8001162:	d11b      	bne.n	800119c <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001164:	4812      	ldr	r0, [pc, #72]	@ (80011b0 <HAL_InitTick+0xd8>)
 8001166:	f003 fb2d 	bl	80047c4 <HAL_TIM_Base_Start_IT>
 800116a:	4603      	mov	r3, r0
 800116c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001170:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001174:	2b00      	cmp	r3, #0
 8001176:	d111      	bne.n	800119c <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001178:	2019      	movs	r0, #25
 800117a:	f000 fa55 	bl	8001628 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	2b0f      	cmp	r3, #15
 8001182:	d808      	bhi.n	8001196 <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8001184:	2200      	movs	r2, #0
 8001186:	6879      	ldr	r1, [r7, #4]
 8001188:	2019      	movs	r0, #25
 800118a:	f000 fa21 	bl	80015d0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800118e:	4a0a      	ldr	r2, [pc, #40]	@ (80011b8 <HAL_InitTick+0xe0>)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	6013      	str	r3, [r2, #0]
 8001194:	e002      	b.n	800119c <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 8001196:	2301      	movs	r3, #1
 8001198:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800119c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	3730      	adds	r7, #48	@ 0x30
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	40021000 	.word	0x40021000
 80011ac:	431bde83 	.word	0x431bde83
 80011b0:	20000630 	.word	0x20000630
 80011b4:	40012c00 	.word	0x40012c00
 80011b8:	2000000c 	.word	0x2000000c

080011bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011c0:	bf00      	nop
 80011c2:	e7fd      	b.n	80011c0 <NMI_Handler+0x4>

080011c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011c8:	bf00      	nop
 80011ca:	e7fd      	b.n	80011c8 <HardFault_Handler+0x4>

080011cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011d0:	bf00      	nop
 80011d2:	e7fd      	b.n	80011d0 <MemManage_Handler+0x4>

080011d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011d8:	bf00      	nop
 80011da:	e7fd      	b.n	80011d8 <BusFault_Handler+0x4>

080011dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011e0:	bf00      	nop
 80011e2:	e7fd      	b.n	80011e0 <UsageFault_Handler+0x4>

080011e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011e8:	bf00      	nop
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bc80      	pop	{r7}
 80011ee:	4770      	bx	lr

080011f0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80011f4:	4802      	ldr	r0, [pc, #8]	@ (8001200 <DMA1_Channel2_IRQHandler+0x10>)
 80011f6:	f000 fca7 	bl	8001b48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80011fa:	bf00      	nop
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	200001e8 	.word	0x200001e8

08001204 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001208:	4802      	ldr	r0, [pc, #8]	@ (8001214 <DMA1_Channel3_IRQHandler+0x10>)
 800120a:	f000 fc9d 	bl	8001b48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	200001a4 	.word	0x200001a4

08001218 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 800121c:	4802      	ldr	r0, [pc, #8]	@ (8001228 <DMA1_Channel6_IRQHandler+0x10>)
 800121e:	f000 fc93 	bl	8001b48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001222:	bf00      	nop
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	200000e4 	.word	0x200000e4

0800122c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001230:	4802      	ldr	r0, [pc, #8]	@ (800123c <TIM1_UP_IRQHandler+0x10>)
 8001232:	f003 fb33 	bl	800489c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001236:	bf00      	nop
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	20000630 	.word	0x20000630

08001240 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  return 1;
 8001244:	2301      	movs	r3, #1
}
 8001246:	4618      	mov	r0, r3
 8001248:	46bd      	mov	sp, r7
 800124a:	bc80      	pop	{r7}
 800124c:	4770      	bx	lr

0800124e <_kill>:

int _kill(int pid, int sig)
{
 800124e:	b580      	push	{r7, lr}
 8001250:	b082      	sub	sp, #8
 8001252:	af00      	add	r7, sp, #0
 8001254:	6078      	str	r0, [r7, #4]
 8001256:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001258:	f006 ff66 	bl	8008128 <__errno>
 800125c:	4603      	mov	r3, r0
 800125e:	2216      	movs	r2, #22
 8001260:	601a      	str	r2, [r3, #0]
  return -1;
 8001262:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001266:	4618      	mov	r0, r3
 8001268:	3708      	adds	r7, #8
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}

0800126e <_exit>:

void _exit (int status)
{
 800126e:	b580      	push	{r7, lr}
 8001270:	b082      	sub	sp, #8
 8001272:	af00      	add	r7, sp, #0
 8001274:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001276:	f04f 31ff 	mov.w	r1, #4294967295
 800127a:	6878      	ldr	r0, [r7, #4]
 800127c:	f7ff ffe7 	bl	800124e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001280:	bf00      	nop
 8001282:	e7fd      	b.n	8001280 <_exit+0x12>

08001284 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b086      	sub	sp, #24
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800128c:	4a14      	ldr	r2, [pc, #80]	@ (80012e0 <_sbrk+0x5c>)
 800128e:	4b15      	ldr	r3, [pc, #84]	@ (80012e4 <_sbrk+0x60>)
 8001290:	1ad3      	subs	r3, r2, r3
 8001292:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001298:	4b13      	ldr	r3, [pc, #76]	@ (80012e8 <_sbrk+0x64>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d102      	bne.n	80012a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012a0:	4b11      	ldr	r3, [pc, #68]	@ (80012e8 <_sbrk+0x64>)
 80012a2:	4a12      	ldr	r2, [pc, #72]	@ (80012ec <_sbrk+0x68>)
 80012a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012a6:	4b10      	ldr	r3, [pc, #64]	@ (80012e8 <_sbrk+0x64>)
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	4413      	add	r3, r2
 80012ae:	693a      	ldr	r2, [r7, #16]
 80012b0:	429a      	cmp	r2, r3
 80012b2:	d207      	bcs.n	80012c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012b4:	f006 ff38 	bl	8008128 <__errno>
 80012b8:	4603      	mov	r3, r0
 80012ba:	220c      	movs	r2, #12
 80012bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012be:	f04f 33ff 	mov.w	r3, #4294967295
 80012c2:	e009      	b.n	80012d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012c4:	4b08      	ldr	r3, [pc, #32]	@ (80012e8 <_sbrk+0x64>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012ca:	4b07      	ldr	r3, [pc, #28]	@ (80012e8 <_sbrk+0x64>)
 80012cc:	681a      	ldr	r2, [r3, #0]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	4413      	add	r3, r2
 80012d2:	4a05      	ldr	r2, [pc, #20]	@ (80012e8 <_sbrk+0x64>)
 80012d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012d6:	68fb      	ldr	r3, [r7, #12]
}
 80012d8:	4618      	mov	r0, r3
 80012da:	3718      	adds	r7, #24
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	20005000 	.word	0x20005000
 80012e4:	00000400 	.word	0x00000400
 80012e8:	20000678 	.word	0x20000678
 80012ec:	200021b8 	.word	0x200021b8

080012f0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012f4:	bf00      	nop
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bc80      	pop	{r7}
 80012fa:	4770      	bx	lr

080012fc <UI_Blink_Start>:
/**
 * @brief Вмикає світлодіод для зворотного зв'язку (початок блимання).
 */

static void UI_Blink_Start(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
  // Увімкнути світлодіод (встановити пін в '0' для Blue Pill)
  HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_RESET);
 8001300:	2200      	movs	r2, #0
 8001302:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001306:	4802      	ldr	r0, [pc, #8]	@ (8001310 <UI_Blink_Start+0x14>)
 8001308:	f001 f8c6 	bl	8002498 <HAL_GPIO_WritePin>
}
 800130c:	bf00      	nop
 800130e:	bd80      	pop	{r7, pc}
 8001310:	40011000 	.word	0x40011000

08001314 <UI_Blink_End>:
/**
 * @brief Перевіряє, чи час блимання вийшов, і вимикає світлодіод.
 * Викликати у головному циклі.
 */
static void UI_Blink_End(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
    // Вимкнути світлодіод (встановити пін в '1' для Blue Pill)
    HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_SET);
 8001318:	2201      	movs	r2, #1
 800131a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800131e:	4802      	ldr	r0, [pc, #8]	@ (8001328 <UI_Blink_End+0x14>)
 8001320:	f001 f8ba 	bl	8002498 <HAL_GPIO_WritePin>
}
 8001324:	bf00      	nop
 8001326:	bd80      	pop	{r7, pc}
 8001328:	40011000 	.word	0x40011000

0800132c <UI_Blink_Once>:

void UI_Blink_Once(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
	UI_Blink_Start();
 8001330:	f7ff ffe4 	bl	80012fc <UI_Blink_Start>
	vTaskDelay(pdMS_TO_TICKS(50));
 8001334:	2032      	movs	r0, #50	@ 0x32
 8001336:	f004 ff7f 	bl	8006238 <vTaskDelay>
	UI_Blink_End();
 800133a:	f7ff ffeb 	bl	8001314 <UI_Blink_End>
}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
	...

08001344 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001344:	f7ff ffd4 	bl	80012f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001348:	480b      	ldr	r0, [pc, #44]	@ (8001378 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800134a:	490c      	ldr	r1, [pc, #48]	@ (800137c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800134c:	4a0c      	ldr	r2, [pc, #48]	@ (8001380 <LoopFillZerobss+0x16>)
  movs r3, #0
 800134e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001350:	e002      	b.n	8001358 <LoopCopyDataInit>

08001352 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001352:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001354:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001356:	3304      	adds	r3, #4

08001358 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001358:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800135a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800135c:	d3f9      	bcc.n	8001352 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800135e:	4a09      	ldr	r2, [pc, #36]	@ (8001384 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001360:	4c09      	ldr	r4, [pc, #36]	@ (8001388 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001362:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001364:	e001      	b.n	800136a <LoopFillZerobss>

08001366 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001366:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001368:	3204      	adds	r2, #4

0800136a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800136a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800136c:	d3fb      	bcc.n	8001366 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800136e:	f006 fee1 	bl	8008134 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001372:	f7ff fa64 	bl	800083e <main>
  bx lr
 8001376:	4770      	bx	lr
  ldr r0, =_sdata
 8001378:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800137c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001380:	08008d9c 	.word	0x08008d9c
  ldr r2, =_sbss
 8001384:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001388:	200021b4 	.word	0x200021b4

0800138c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800138c:	e7fe      	b.n	800138c <ADC1_2_IRQHandler>
	...

08001390 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001394:	4b08      	ldr	r3, [pc, #32]	@ (80013b8 <HAL_Init+0x28>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4a07      	ldr	r2, [pc, #28]	@ (80013b8 <HAL_Init+0x28>)
 800139a:	f043 0310 	orr.w	r3, r3, #16
 800139e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013a0:	2003      	movs	r0, #3
 80013a2:	f000 f8f5 	bl	8001590 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013a6:	200f      	movs	r0, #15
 80013a8:	f7ff fe96 	bl	80010d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013ac:	f7ff fe5c 	bl	8001068 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013b0:	2300      	movs	r3, #0
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	40022000 	.word	0x40022000

080013bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013c0:	4b05      	ldr	r3, [pc, #20]	@ (80013d8 <HAL_IncTick+0x1c>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	461a      	mov	r2, r3
 80013c6:	4b05      	ldr	r3, [pc, #20]	@ (80013dc <HAL_IncTick+0x20>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4413      	add	r3, r2
 80013cc:	4a03      	ldr	r2, [pc, #12]	@ (80013dc <HAL_IncTick+0x20>)
 80013ce:	6013      	str	r3, [r2, #0]
}
 80013d0:	bf00      	nop
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bc80      	pop	{r7}
 80013d6:	4770      	bx	lr
 80013d8:	20000010 	.word	0x20000010
 80013dc:	2000067c 	.word	0x2000067c

080013e0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  return uwTick;
 80013e4:	4b02      	ldr	r3, [pc, #8]	@ (80013f0 <HAL_GetTick+0x10>)
 80013e6:	681b      	ldr	r3, [r3, #0]
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bc80      	pop	{r7}
 80013ee:	4770      	bx	lr
 80013f0:	2000067c 	.word	0x2000067c

080013f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b084      	sub	sp, #16
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013fc:	f7ff fff0 	bl	80013e0 <HAL_GetTick>
 8001400:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	f1b3 3fff 	cmp.w	r3, #4294967295
 800140c:	d005      	beq.n	800141a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800140e:	4b0a      	ldr	r3, [pc, #40]	@ (8001438 <HAL_Delay+0x44>)
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	461a      	mov	r2, r3
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	4413      	add	r3, r2
 8001418:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800141a:	bf00      	nop
 800141c:	f7ff ffe0 	bl	80013e0 <HAL_GetTick>
 8001420:	4602      	mov	r2, r0
 8001422:	68bb      	ldr	r3, [r7, #8]
 8001424:	1ad3      	subs	r3, r2, r3
 8001426:	68fa      	ldr	r2, [r7, #12]
 8001428:	429a      	cmp	r2, r3
 800142a:	d8f7      	bhi.n	800141c <HAL_Delay+0x28>
  {
  }
}
 800142c:	bf00      	nop
 800142e:	bf00      	nop
 8001430:	3710      	adds	r7, #16
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	20000010 	.word	0x20000010

0800143c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800143c:	b480      	push	{r7}
 800143e:	b085      	sub	sp, #20
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	f003 0307 	and.w	r3, r3, #7
 800144a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800144c:	4b0c      	ldr	r3, [pc, #48]	@ (8001480 <__NVIC_SetPriorityGrouping+0x44>)
 800144e:	68db      	ldr	r3, [r3, #12]
 8001450:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001452:	68ba      	ldr	r2, [r7, #8]
 8001454:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001458:	4013      	ands	r3, r2
 800145a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001464:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001468:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800146c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800146e:	4a04      	ldr	r2, [pc, #16]	@ (8001480 <__NVIC_SetPriorityGrouping+0x44>)
 8001470:	68bb      	ldr	r3, [r7, #8]
 8001472:	60d3      	str	r3, [r2, #12]
}
 8001474:	bf00      	nop
 8001476:	3714      	adds	r7, #20
 8001478:	46bd      	mov	sp, r7
 800147a:	bc80      	pop	{r7}
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop
 8001480:	e000ed00 	.word	0xe000ed00

08001484 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001488:	4b04      	ldr	r3, [pc, #16]	@ (800149c <__NVIC_GetPriorityGrouping+0x18>)
 800148a:	68db      	ldr	r3, [r3, #12]
 800148c:	0a1b      	lsrs	r3, r3, #8
 800148e:	f003 0307 	and.w	r3, r3, #7
}
 8001492:	4618      	mov	r0, r3
 8001494:	46bd      	mov	sp, r7
 8001496:	bc80      	pop	{r7}
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	e000ed00 	.word	0xe000ed00

080014a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b083      	sub	sp, #12
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	4603      	mov	r3, r0
 80014a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	db0b      	blt.n	80014ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014b2:	79fb      	ldrb	r3, [r7, #7]
 80014b4:	f003 021f 	and.w	r2, r3, #31
 80014b8:	4906      	ldr	r1, [pc, #24]	@ (80014d4 <__NVIC_EnableIRQ+0x34>)
 80014ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014be:	095b      	lsrs	r3, r3, #5
 80014c0:	2001      	movs	r0, #1
 80014c2:	fa00 f202 	lsl.w	r2, r0, r2
 80014c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80014ca:	bf00      	nop
 80014cc:	370c      	adds	r7, #12
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bc80      	pop	{r7}
 80014d2:	4770      	bx	lr
 80014d4:	e000e100 	.word	0xe000e100

080014d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
 80014de:	4603      	mov	r3, r0
 80014e0:	6039      	str	r1, [r7, #0]
 80014e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	db0a      	blt.n	8001502 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	b2da      	uxtb	r2, r3
 80014f0:	490c      	ldr	r1, [pc, #48]	@ (8001524 <__NVIC_SetPriority+0x4c>)
 80014f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014f6:	0112      	lsls	r2, r2, #4
 80014f8:	b2d2      	uxtb	r2, r2
 80014fa:	440b      	add	r3, r1
 80014fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001500:	e00a      	b.n	8001518 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	b2da      	uxtb	r2, r3
 8001506:	4908      	ldr	r1, [pc, #32]	@ (8001528 <__NVIC_SetPriority+0x50>)
 8001508:	79fb      	ldrb	r3, [r7, #7]
 800150a:	f003 030f 	and.w	r3, r3, #15
 800150e:	3b04      	subs	r3, #4
 8001510:	0112      	lsls	r2, r2, #4
 8001512:	b2d2      	uxtb	r2, r2
 8001514:	440b      	add	r3, r1
 8001516:	761a      	strb	r2, [r3, #24]
}
 8001518:	bf00      	nop
 800151a:	370c      	adds	r7, #12
 800151c:	46bd      	mov	sp, r7
 800151e:	bc80      	pop	{r7}
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	e000e100 	.word	0xe000e100
 8001528:	e000ed00 	.word	0xe000ed00

0800152c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800152c:	b480      	push	{r7}
 800152e:	b089      	sub	sp, #36	@ 0x24
 8001530:	af00      	add	r7, sp, #0
 8001532:	60f8      	str	r0, [r7, #12]
 8001534:	60b9      	str	r1, [r7, #8]
 8001536:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	f003 0307 	and.w	r3, r3, #7
 800153e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001540:	69fb      	ldr	r3, [r7, #28]
 8001542:	f1c3 0307 	rsb	r3, r3, #7
 8001546:	2b04      	cmp	r3, #4
 8001548:	bf28      	it	cs
 800154a:	2304      	movcs	r3, #4
 800154c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800154e:	69fb      	ldr	r3, [r7, #28]
 8001550:	3304      	adds	r3, #4
 8001552:	2b06      	cmp	r3, #6
 8001554:	d902      	bls.n	800155c <NVIC_EncodePriority+0x30>
 8001556:	69fb      	ldr	r3, [r7, #28]
 8001558:	3b03      	subs	r3, #3
 800155a:	e000      	b.n	800155e <NVIC_EncodePriority+0x32>
 800155c:	2300      	movs	r3, #0
 800155e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001560:	f04f 32ff 	mov.w	r2, #4294967295
 8001564:	69bb      	ldr	r3, [r7, #24]
 8001566:	fa02 f303 	lsl.w	r3, r2, r3
 800156a:	43da      	mvns	r2, r3
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	401a      	ands	r2, r3
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001574:	f04f 31ff 	mov.w	r1, #4294967295
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	fa01 f303 	lsl.w	r3, r1, r3
 800157e:	43d9      	mvns	r1, r3
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001584:	4313      	orrs	r3, r2
         );
}
 8001586:	4618      	mov	r0, r3
 8001588:	3724      	adds	r7, #36	@ 0x24
 800158a:	46bd      	mov	sp, r7
 800158c:	bc80      	pop	{r7}
 800158e:	4770      	bx	lr

08001590 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2b07      	cmp	r3, #7
 800159c:	d00f      	beq.n	80015be <HAL_NVIC_SetPriorityGrouping+0x2e>
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	2b06      	cmp	r3, #6
 80015a2:	d00c      	beq.n	80015be <HAL_NVIC_SetPriorityGrouping+0x2e>
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2b05      	cmp	r3, #5
 80015a8:	d009      	beq.n	80015be <HAL_NVIC_SetPriorityGrouping+0x2e>
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2b04      	cmp	r3, #4
 80015ae:	d006      	beq.n	80015be <HAL_NVIC_SetPriorityGrouping+0x2e>
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2b03      	cmp	r3, #3
 80015b4:	d003      	beq.n	80015be <HAL_NVIC_SetPriorityGrouping+0x2e>
 80015b6:	2191      	movs	r1, #145	@ 0x91
 80015b8:	4804      	ldr	r0, [pc, #16]	@ (80015cc <HAL_NVIC_SetPriorityGrouping+0x3c>)
 80015ba:	f7ff f9e3 	bl	8000984 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f7ff ff3c 	bl	800143c <__NVIC_SetPriorityGrouping>
}
 80015c4:	bf00      	nop
 80015c6:	3708      	adds	r7, #8
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	08008928 	.word	0x08008928

080015d0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b086      	sub	sp, #24
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	4603      	mov	r3, r0
 80015d8:	60b9      	str	r1, [r7, #8]
 80015da:	607a      	str	r2, [r7, #4]
 80015dc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015de:	2300      	movs	r3, #0
 80015e0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2b0f      	cmp	r3, #15
 80015e6:	d903      	bls.n	80015f0 <HAL_NVIC_SetPriority+0x20>
 80015e8:	21a9      	movs	r1, #169	@ 0xa9
 80015ea:	480e      	ldr	r0, [pc, #56]	@ (8001624 <HAL_NVIC_SetPriority+0x54>)
 80015ec:	f7ff f9ca 	bl	8000984 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	2b0f      	cmp	r3, #15
 80015f4:	d903      	bls.n	80015fe <HAL_NVIC_SetPriority+0x2e>
 80015f6:	21aa      	movs	r1, #170	@ 0xaa
 80015f8:	480a      	ldr	r0, [pc, #40]	@ (8001624 <HAL_NVIC_SetPriority+0x54>)
 80015fa:	f7ff f9c3 	bl	8000984 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015fe:	f7ff ff41 	bl	8001484 <__NVIC_GetPriorityGrouping>
 8001602:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001604:	687a      	ldr	r2, [r7, #4]
 8001606:	68b9      	ldr	r1, [r7, #8]
 8001608:	6978      	ldr	r0, [r7, #20]
 800160a:	f7ff ff8f 	bl	800152c <NVIC_EncodePriority>
 800160e:	4602      	mov	r2, r0
 8001610:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001614:	4611      	mov	r1, r2
 8001616:	4618      	mov	r0, r3
 8001618:	f7ff ff5e 	bl	80014d8 <__NVIC_SetPriority>
}
 800161c:	bf00      	nop
 800161e:	3718      	adds	r7, #24
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	08008928 	.word	0x08008928

08001628 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	4603      	mov	r3, r0
 8001630:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8001632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001636:	2b00      	cmp	r3, #0
 8001638:	da03      	bge.n	8001642 <HAL_NVIC_EnableIRQ+0x1a>
 800163a:	21bd      	movs	r1, #189	@ 0xbd
 800163c:	4805      	ldr	r0, [pc, #20]	@ (8001654 <HAL_NVIC_EnableIRQ+0x2c>)
 800163e:	f7ff f9a1 	bl	8000984 <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001646:	4618      	mov	r0, r3
 8001648:	f7ff ff2a 	bl	80014a0 <__NVIC_EnableIRQ>
}
 800164c:	bf00      	nop
 800164e:	3708      	adds	r7, #8
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	08008928 	.word	0x08008928

08001658 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b084      	sub	sp, #16
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001660:	2300      	movs	r3, #0
 8001662:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d101      	bne.n	800166e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800166a:	2301      	movs	r3, #1
 800166c:	e0da      	b.n	8001824 <HAL_DMA_Init+0x1cc>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4a6e      	ldr	r2, [pc, #440]	@ (800182c <HAL_DMA_Init+0x1d4>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d021      	beq.n	80016bc <HAL_DMA_Init+0x64>
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a6c      	ldr	r2, [pc, #432]	@ (8001830 <HAL_DMA_Init+0x1d8>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d01c      	beq.n	80016bc <HAL_DMA_Init+0x64>
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a6b      	ldr	r2, [pc, #428]	@ (8001834 <HAL_DMA_Init+0x1dc>)
 8001688:	4293      	cmp	r3, r2
 800168a:	d017      	beq.n	80016bc <HAL_DMA_Init+0x64>
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a69      	ldr	r2, [pc, #420]	@ (8001838 <HAL_DMA_Init+0x1e0>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d012      	beq.n	80016bc <HAL_DMA_Init+0x64>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4a68      	ldr	r2, [pc, #416]	@ (800183c <HAL_DMA_Init+0x1e4>)
 800169c:	4293      	cmp	r3, r2
 800169e:	d00d      	beq.n	80016bc <HAL_DMA_Init+0x64>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a66      	ldr	r2, [pc, #408]	@ (8001840 <HAL_DMA_Init+0x1e8>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d008      	beq.n	80016bc <HAL_DMA_Init+0x64>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4a65      	ldr	r2, [pc, #404]	@ (8001844 <HAL_DMA_Init+0x1ec>)
 80016b0:	4293      	cmp	r3, r2
 80016b2:	d003      	beq.n	80016bc <HAL_DMA_Init+0x64>
 80016b4:	2199      	movs	r1, #153	@ 0x99
 80016b6:	4864      	ldr	r0, [pc, #400]	@ (8001848 <HAL_DMA_Init+0x1f0>)
 80016b8:	f7ff f964 	bl	8000984 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d00c      	beq.n	80016de <HAL_DMA_Init+0x86>
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	2b10      	cmp	r3, #16
 80016ca:	d008      	beq.n	80016de <HAL_DMA_Init+0x86>
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80016d4:	d003      	beq.n	80016de <HAL_DMA_Init+0x86>
 80016d6:	219a      	movs	r1, #154	@ 0x9a
 80016d8:	485b      	ldr	r0, [pc, #364]	@ (8001848 <HAL_DMA_Init+0x1f0>)
 80016da:	f7ff f953 	bl	8000984 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	689b      	ldr	r3, [r3, #8]
 80016e2:	2b40      	cmp	r3, #64	@ 0x40
 80016e4:	d007      	beq.n	80016f6 <HAL_DMA_Init+0x9e>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	689b      	ldr	r3, [r3, #8]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d003      	beq.n	80016f6 <HAL_DMA_Init+0x9e>
 80016ee:	219b      	movs	r1, #155	@ 0x9b
 80016f0:	4855      	ldr	r0, [pc, #340]	@ (8001848 <HAL_DMA_Init+0x1f0>)
 80016f2:	f7ff f947 	bl	8000984 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	68db      	ldr	r3, [r3, #12]
 80016fa:	2b80      	cmp	r3, #128	@ 0x80
 80016fc:	d007      	beq.n	800170e <HAL_DMA_Init+0xb6>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	68db      	ldr	r3, [r3, #12]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d003      	beq.n	800170e <HAL_DMA_Init+0xb6>
 8001706:	219c      	movs	r1, #156	@ 0x9c
 8001708:	484f      	ldr	r0, [pc, #316]	@ (8001848 <HAL_DMA_Init+0x1f0>)
 800170a:	f7ff f93b 	bl	8000984 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	691b      	ldr	r3, [r3, #16]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d00d      	beq.n	8001732 <HAL_DMA_Init+0xda>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	691b      	ldr	r3, [r3, #16]
 800171a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800171e:	d008      	beq.n	8001732 <HAL_DMA_Init+0xda>
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	691b      	ldr	r3, [r3, #16]
 8001724:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001728:	d003      	beq.n	8001732 <HAL_DMA_Init+0xda>
 800172a:	219d      	movs	r1, #157	@ 0x9d
 800172c:	4846      	ldr	r0, [pc, #280]	@ (8001848 <HAL_DMA_Init+0x1f0>)
 800172e:	f7ff f929 	bl	8000984 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	695b      	ldr	r3, [r3, #20]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d00d      	beq.n	8001756 <HAL_DMA_Init+0xfe>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	695b      	ldr	r3, [r3, #20]
 800173e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001742:	d008      	beq.n	8001756 <HAL_DMA_Init+0xfe>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	695b      	ldr	r3, [r3, #20]
 8001748:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800174c:	d003      	beq.n	8001756 <HAL_DMA_Init+0xfe>
 800174e:	219e      	movs	r1, #158	@ 0x9e
 8001750:	483d      	ldr	r0, [pc, #244]	@ (8001848 <HAL_DMA_Init+0x1f0>)
 8001752:	f7ff f917 	bl	8000984 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	699b      	ldr	r3, [r3, #24]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d007      	beq.n	800176e <HAL_DMA_Init+0x116>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	699b      	ldr	r3, [r3, #24]
 8001762:	2b20      	cmp	r3, #32
 8001764:	d003      	beq.n	800176e <HAL_DMA_Init+0x116>
 8001766:	219f      	movs	r1, #159	@ 0x9f
 8001768:	4837      	ldr	r0, [pc, #220]	@ (8001848 <HAL_DMA_Init+0x1f0>)
 800176a:	f7ff f90b 	bl	8000984 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	69db      	ldr	r3, [r3, #28]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d012      	beq.n	800179c <HAL_DMA_Init+0x144>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	69db      	ldr	r3, [r3, #28]
 800177a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800177e:	d00d      	beq.n	800179c <HAL_DMA_Init+0x144>
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	69db      	ldr	r3, [r3, #28]
 8001784:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001788:	d008      	beq.n	800179c <HAL_DMA_Init+0x144>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	69db      	ldr	r3, [r3, #28]
 800178e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8001792:	d003      	beq.n	800179c <HAL_DMA_Init+0x144>
 8001794:	21a0      	movs	r1, #160	@ 0xa0
 8001796:	482c      	ldr	r0, [pc, #176]	@ (8001848 <HAL_DMA_Init+0x1f0>)
 8001798:	f7ff f8f4 	bl	8000984 <assert_failed>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	461a      	mov	r2, r3
 80017a2:	4b2a      	ldr	r3, [pc, #168]	@ (800184c <HAL_DMA_Init+0x1f4>)
 80017a4:	4413      	add	r3, r2
 80017a6:	4a2a      	ldr	r2, [pc, #168]	@ (8001850 <HAL_DMA_Init+0x1f8>)
 80017a8:	fba2 2303 	umull	r2, r3, r2, r3
 80017ac:	091b      	lsrs	r3, r3, #4
 80017ae:	009a      	lsls	r2, r3, #2
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	4a27      	ldr	r2, [pc, #156]	@ (8001854 <HAL_DMA_Init+0x1fc>)
 80017b8:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	2202      	movs	r2, #2
 80017be:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80017d0:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80017d4:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80017de:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	68db      	ldr	r3, [r3, #12]
 80017e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	695b      	ldr	r3, [r3, #20]
 80017f0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017f6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	69db      	ldr	r3, [r3, #28]
 80017fc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80017fe:	68fa      	ldr	r2, [r7, #12]
 8001800:	4313      	orrs	r3, r2
 8001802:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	68fa      	ldr	r2, [r7, #12]
 800180a:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2200      	movs	r2, #0
 8001810:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2201      	movs	r2, #1
 8001816:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2200      	movs	r2, #0
 800181e:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001822:	2300      	movs	r3, #0
}
 8001824:	4618      	mov	r0, r3
 8001826:	3710      	adds	r7, #16
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	40020008 	.word	0x40020008
 8001830:	4002001c 	.word	0x4002001c
 8001834:	40020030 	.word	0x40020030
 8001838:	40020044 	.word	0x40020044
 800183c:	40020058 	.word	0x40020058
 8001840:	4002006c 	.word	0x4002006c
 8001844:	40020080 	.word	0x40020080
 8001848:	08008964 	.word	0x08008964
 800184c:	bffdfff8 	.word	0xbffdfff8
 8001850:	cccccccd 	.word	0xcccccccd
 8001854:	40020000 	.word	0x40020000

08001858 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d101      	bne.n	800186a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e06d      	b.n	8001946 <HAL_DMA_DeInit+0xee>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a38      	ldr	r2, [pc, #224]	@ (8001950 <HAL_DMA_DeInit+0xf8>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d021      	beq.n	80018b8 <HAL_DMA_DeInit+0x60>
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a36      	ldr	r2, [pc, #216]	@ (8001954 <HAL_DMA_DeInit+0xfc>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d01c      	beq.n	80018b8 <HAL_DMA_DeInit+0x60>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a35      	ldr	r2, [pc, #212]	@ (8001958 <HAL_DMA_DeInit+0x100>)
 8001884:	4293      	cmp	r3, r2
 8001886:	d017      	beq.n	80018b8 <HAL_DMA_DeInit+0x60>
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a33      	ldr	r2, [pc, #204]	@ (800195c <HAL_DMA_DeInit+0x104>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d012      	beq.n	80018b8 <HAL_DMA_DeInit+0x60>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4a32      	ldr	r2, [pc, #200]	@ (8001960 <HAL_DMA_DeInit+0x108>)
 8001898:	4293      	cmp	r3, r2
 800189a:	d00d      	beq.n	80018b8 <HAL_DMA_DeInit+0x60>
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a30      	ldr	r2, [pc, #192]	@ (8001964 <HAL_DMA_DeInit+0x10c>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d008      	beq.n	80018b8 <HAL_DMA_DeInit+0x60>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a2f      	ldr	r2, [pc, #188]	@ (8001968 <HAL_DMA_DeInit+0x110>)
 80018ac:	4293      	cmp	r3, r2
 80018ae:	d003      	beq.n	80018b8 <HAL_DMA_DeInit+0x60>
 80018b0:	21e4      	movs	r1, #228	@ 0xe4
 80018b2:	482e      	ldr	r0, [pc, #184]	@ (800196c <HAL_DMA_DeInit+0x114>)
 80018b4:	f7ff f866 	bl	8000984 <assert_failed>

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f022 0201 	bic.w	r2, r2, #1
 80018c6:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	2200      	movs	r2, #0
 80018ce:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel Number of Data to Transfer register */
  hdma->Instance->CNDTR = 0U;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	2200      	movs	r2, #0
 80018d6:	605a      	str	r2, [r3, #4]

  /* Reset DMA Channel peripheral address register */
  hdma->Instance->CPAR  = 0U;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	2200      	movs	r2, #0
 80018de:	609a      	str	r2, [r3, #8]

  /* Reset DMA Channel memory address register */
  hdma->Instance->CMAR = 0U;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	2200      	movs	r2, #0
 80018e6:	60da      	str	r2, [r3, #12]
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	461a      	mov	r2, r3
 80018ee:	4b20      	ldr	r3, [pc, #128]	@ (8001970 <HAL_DMA_DeInit+0x118>)
 80018f0:	4413      	add	r3, r2
 80018f2:	4a20      	ldr	r2, [pc, #128]	@ (8001974 <HAL_DMA_DeInit+0x11c>)
 80018f4:	fba2 2303 	umull	r2, r3, r2, r3
 80018f8:	091b      	lsrs	r3, r3, #4
 80018fa:	009a      	lsls	r2, r3, #2
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	4a1d      	ldr	r2, [pc, #116]	@ (8001978 <HAL_DMA_DeInit+0x120>)
 8001904:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800190e:	2101      	movs	r1, #1
 8001910:	fa01 f202 	lsl.w	r2, r1, r2
 8001914:	605a      	str	r2, [r3, #4]

  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2200      	movs	r2, #0
 800191a:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma->XferHalfCpltCallback = NULL;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2200      	movs	r2, #0
 8001920:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferErrorCallback = NULL;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2200      	movs	r2, #0
 8001926:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferAbortCallback = NULL;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2200      	movs	r2, #0
 800192c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2200      	movs	r2, #0
 8001932:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2200      	movs	r2, #0
 8001938:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2200      	movs	r2, #0
 8001940:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001944:	2300      	movs	r3, #0
}
 8001946:	4618      	mov	r0, r3
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	40020008 	.word	0x40020008
 8001954:	4002001c 	.word	0x4002001c
 8001958:	40020030 	.word	0x40020030
 800195c:	40020044 	.word	0x40020044
 8001960:	40020058 	.word	0x40020058
 8001964:	4002006c 	.word	0x4002006c
 8001968:	40020080 	.word	0x40020080
 800196c:	08008964 	.word	0x08008964
 8001970:	bffdfff8 	.word	0xbffdfff8
 8001974:	cccccccd 	.word	0xcccccccd
 8001978:	40020000 	.word	0x40020000

0800197c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b086      	sub	sp, #24
 8001980:	af00      	add	r7, sp, #0
 8001982:	60f8      	str	r0, [r7, #12]
 8001984:	60b9      	str	r1, [r7, #8]
 8001986:	607a      	str	r2, [r7, #4]
 8001988:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800198a:	2300      	movs	r3, #0
 800198c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d003      	beq.n	800199c <HAL_DMA_Start_IT+0x20>
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800199a:	d304      	bcc.n	80019a6 <HAL_DMA_Start_IT+0x2a>
 800199c:	f44f 71b7 	mov.w	r1, #366	@ 0x16e
 80019a0:	482c      	ldr	r0, [pc, #176]	@ (8001a54 <HAL_DMA_Start_IT+0xd8>)
 80019a2:	f7fe ffef 	bl	8000984 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019ac:	2b01      	cmp	r3, #1
 80019ae:	d101      	bne.n	80019b4 <HAL_DMA_Start_IT+0x38>
 80019b0:	2302      	movs	r3, #2
 80019b2:	e04b      	b.n	8001a4c <HAL_DMA_Start_IT+0xd0>
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	2201      	movs	r2, #1
 80019b8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80019c2:	b2db      	uxtb	r3, r3
 80019c4:	2b01      	cmp	r3, #1
 80019c6:	d13a      	bne.n	8001a3e <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	2202      	movs	r2, #2
 80019cc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	2200      	movs	r2, #0
 80019d4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f022 0201 	bic.w	r2, r2, #1
 80019e4:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	687a      	ldr	r2, [r7, #4]
 80019ea:	68b9      	ldr	r1, [r7, #8]
 80019ec:	68f8      	ldr	r0, [r7, #12]
 80019ee:	f000 f9b1 	bl	8001d54 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d008      	beq.n	8001a0c <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f042 020e 	orr.w	r2, r2, #14
 8001a08:	601a      	str	r2, [r3, #0]
 8001a0a:	e00f      	b.n	8001a2c <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f022 0204 	bic.w	r2, r2, #4
 8001a1a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	681a      	ldr	r2, [r3, #0]
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f042 020a 	orr.w	r2, r2, #10
 8001a2a:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f042 0201 	orr.w	r2, r2, #1
 8001a3a:	601a      	str	r2, [r3, #0]
 8001a3c:	e005      	b.n	8001a4a <HAL_DMA_Start_IT+0xce>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	2200      	movs	r2, #0
 8001a42:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001a46:	2302      	movs	r3, #2
 8001a48:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001a4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	3718      	adds	r7, #24
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	08008964 	.word	0x08008964

08001a58 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b084      	sub	sp, #16
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a60:	2300      	movs	r3, #0
 8001a62:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	2b02      	cmp	r3, #2
 8001a6e:	d005      	beq.n	8001a7c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2204      	movs	r2, #4
 8001a74:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001a76:	2301      	movs	r3, #1
 8001a78:	73fb      	strb	r3, [r7, #15]
 8001a7a:	e051      	b.n	8001b20 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f022 020e 	bic.w	r2, r2, #14
 8001a8a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f022 0201 	bic.w	r2, r2, #1
 8001a9a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a22      	ldr	r2, [pc, #136]	@ (8001b2c <HAL_DMA_Abort_IT+0xd4>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d029      	beq.n	8001afa <HAL_DMA_Abort_IT+0xa2>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a21      	ldr	r2, [pc, #132]	@ (8001b30 <HAL_DMA_Abort_IT+0xd8>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d022      	beq.n	8001af6 <HAL_DMA_Abort_IT+0x9e>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a1f      	ldr	r2, [pc, #124]	@ (8001b34 <HAL_DMA_Abort_IT+0xdc>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d01a      	beq.n	8001af0 <HAL_DMA_Abort_IT+0x98>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4a1e      	ldr	r2, [pc, #120]	@ (8001b38 <HAL_DMA_Abort_IT+0xe0>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d012      	beq.n	8001aea <HAL_DMA_Abort_IT+0x92>
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a1c      	ldr	r2, [pc, #112]	@ (8001b3c <HAL_DMA_Abort_IT+0xe4>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d00a      	beq.n	8001ae4 <HAL_DMA_Abort_IT+0x8c>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a1b      	ldr	r2, [pc, #108]	@ (8001b40 <HAL_DMA_Abort_IT+0xe8>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d102      	bne.n	8001ade <HAL_DMA_Abort_IT+0x86>
 8001ad8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001adc:	e00e      	b.n	8001afc <HAL_DMA_Abort_IT+0xa4>
 8001ade:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001ae2:	e00b      	b.n	8001afc <HAL_DMA_Abort_IT+0xa4>
 8001ae4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ae8:	e008      	b.n	8001afc <HAL_DMA_Abort_IT+0xa4>
 8001aea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001aee:	e005      	b.n	8001afc <HAL_DMA_Abort_IT+0xa4>
 8001af0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001af4:	e002      	b.n	8001afc <HAL_DMA_Abort_IT+0xa4>
 8001af6:	2310      	movs	r3, #16
 8001af8:	e000      	b.n	8001afc <HAL_DMA_Abort_IT+0xa4>
 8001afa:	2301      	movs	r3, #1
 8001afc:	4a11      	ldr	r2, [pc, #68]	@ (8001b44 <HAL_DMA_Abort_IT+0xec>)
 8001afe:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2201      	movs	r2, #1
 8001b04:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d003      	beq.n	8001b20 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b1c:	6878      	ldr	r0, [r7, #4]
 8001b1e:	4798      	blx	r3
    } 
  }
  return status;
 8001b20:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3710      	adds	r7, #16
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	40020008 	.word	0x40020008
 8001b30:	4002001c 	.word	0x4002001c
 8001b34:	40020030 	.word	0x40020030
 8001b38:	40020044 	.word	0x40020044
 8001b3c:	40020058 	.word	0x40020058
 8001b40:	4002006c 	.word	0x4002006c
 8001b44:	40020000 	.word	0x40020000

08001b48 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b084      	sub	sp, #16
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b64:	2204      	movs	r2, #4
 8001b66:	409a      	lsls	r2, r3
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d04f      	beq.n	8001c10 <HAL_DMA_IRQHandler+0xc8>
 8001b70:	68bb      	ldr	r3, [r7, #8]
 8001b72:	f003 0304 	and.w	r3, r3, #4
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d04a      	beq.n	8001c10 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f003 0320 	and.w	r3, r3, #32
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d107      	bne.n	8001b98 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f022 0204 	bic.w	r2, r2, #4
 8001b96:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a66      	ldr	r2, [pc, #408]	@ (8001d38 <HAL_DMA_IRQHandler+0x1f0>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d029      	beq.n	8001bf6 <HAL_DMA_IRQHandler+0xae>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a65      	ldr	r2, [pc, #404]	@ (8001d3c <HAL_DMA_IRQHandler+0x1f4>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d022      	beq.n	8001bf2 <HAL_DMA_IRQHandler+0xaa>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a63      	ldr	r2, [pc, #396]	@ (8001d40 <HAL_DMA_IRQHandler+0x1f8>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d01a      	beq.n	8001bec <HAL_DMA_IRQHandler+0xa4>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4a62      	ldr	r2, [pc, #392]	@ (8001d44 <HAL_DMA_IRQHandler+0x1fc>)
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d012      	beq.n	8001be6 <HAL_DMA_IRQHandler+0x9e>
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a60      	ldr	r2, [pc, #384]	@ (8001d48 <HAL_DMA_IRQHandler+0x200>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d00a      	beq.n	8001be0 <HAL_DMA_IRQHandler+0x98>
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4a5f      	ldr	r2, [pc, #380]	@ (8001d4c <HAL_DMA_IRQHandler+0x204>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d102      	bne.n	8001bda <HAL_DMA_IRQHandler+0x92>
 8001bd4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001bd8:	e00e      	b.n	8001bf8 <HAL_DMA_IRQHandler+0xb0>
 8001bda:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001bde:	e00b      	b.n	8001bf8 <HAL_DMA_IRQHandler+0xb0>
 8001be0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001be4:	e008      	b.n	8001bf8 <HAL_DMA_IRQHandler+0xb0>
 8001be6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001bea:	e005      	b.n	8001bf8 <HAL_DMA_IRQHandler+0xb0>
 8001bec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001bf0:	e002      	b.n	8001bf8 <HAL_DMA_IRQHandler+0xb0>
 8001bf2:	2340      	movs	r3, #64	@ 0x40
 8001bf4:	e000      	b.n	8001bf8 <HAL_DMA_IRQHandler+0xb0>
 8001bf6:	2304      	movs	r3, #4
 8001bf8:	4a55      	ldr	r2, [pc, #340]	@ (8001d50 <HAL_DMA_IRQHandler+0x208>)
 8001bfa:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	f000 8094 	beq.w	8001d2e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001c0e:	e08e      	b.n	8001d2e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c14:	2202      	movs	r2, #2
 8001c16:	409a      	lsls	r2, r3
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d056      	beq.n	8001cce <HAL_DMA_IRQHandler+0x186>
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	f003 0302 	and.w	r3, r3, #2
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d051      	beq.n	8001cce <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f003 0320 	and.w	r3, r3, #32
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d10b      	bne.n	8001c50 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	681a      	ldr	r2, [r3, #0]
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f022 020a 	bic.w	r2, r2, #10
 8001c46:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a38      	ldr	r2, [pc, #224]	@ (8001d38 <HAL_DMA_IRQHandler+0x1f0>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d029      	beq.n	8001cae <HAL_DMA_IRQHandler+0x166>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a37      	ldr	r2, [pc, #220]	@ (8001d3c <HAL_DMA_IRQHandler+0x1f4>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d022      	beq.n	8001caa <HAL_DMA_IRQHandler+0x162>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a35      	ldr	r2, [pc, #212]	@ (8001d40 <HAL_DMA_IRQHandler+0x1f8>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d01a      	beq.n	8001ca4 <HAL_DMA_IRQHandler+0x15c>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4a34      	ldr	r2, [pc, #208]	@ (8001d44 <HAL_DMA_IRQHandler+0x1fc>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d012      	beq.n	8001c9e <HAL_DMA_IRQHandler+0x156>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a32      	ldr	r2, [pc, #200]	@ (8001d48 <HAL_DMA_IRQHandler+0x200>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d00a      	beq.n	8001c98 <HAL_DMA_IRQHandler+0x150>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4a31      	ldr	r2, [pc, #196]	@ (8001d4c <HAL_DMA_IRQHandler+0x204>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d102      	bne.n	8001c92 <HAL_DMA_IRQHandler+0x14a>
 8001c8c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001c90:	e00e      	b.n	8001cb0 <HAL_DMA_IRQHandler+0x168>
 8001c92:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001c96:	e00b      	b.n	8001cb0 <HAL_DMA_IRQHandler+0x168>
 8001c98:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001c9c:	e008      	b.n	8001cb0 <HAL_DMA_IRQHandler+0x168>
 8001c9e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ca2:	e005      	b.n	8001cb0 <HAL_DMA_IRQHandler+0x168>
 8001ca4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ca8:	e002      	b.n	8001cb0 <HAL_DMA_IRQHandler+0x168>
 8001caa:	2320      	movs	r3, #32
 8001cac:	e000      	b.n	8001cb0 <HAL_DMA_IRQHandler+0x168>
 8001cae:	2302      	movs	r3, #2
 8001cb0:	4a27      	ldr	r2, [pc, #156]	@ (8001d50 <HAL_DMA_IRQHandler+0x208>)
 8001cb2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d034      	beq.n	8001d2e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cc8:	6878      	ldr	r0, [r7, #4]
 8001cca:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001ccc:	e02f      	b.n	8001d2e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd2:	2208      	movs	r2, #8
 8001cd4:	409a      	lsls	r2, r3
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	4013      	ands	r3, r2
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d028      	beq.n	8001d30 <HAL_DMA_IRQHandler+0x1e8>
 8001cde:	68bb      	ldr	r3, [r7, #8]
 8001ce0:	f003 0308 	and.w	r3, r3, #8
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d023      	beq.n	8001d30 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f022 020e 	bic.w	r2, r2, #14
 8001cf6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d00:	2101      	movs	r1, #1
 8001d02:	fa01 f202 	lsl.w	r2, r1, r2
 8001d06:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2201      	movs	r2, #1
 8001d12:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2200      	movs	r2, #0
 8001d1a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d004      	beq.n	8001d30 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d2a:	6878      	ldr	r0, [r7, #4]
 8001d2c:	4798      	blx	r3
    }
  }
  return;
 8001d2e:	bf00      	nop
 8001d30:	bf00      	nop
}
 8001d32:	3710      	adds	r7, #16
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	40020008 	.word	0x40020008
 8001d3c:	4002001c 	.word	0x4002001c
 8001d40:	40020030 	.word	0x40020030
 8001d44:	40020044 	.word	0x40020044
 8001d48:	40020058 	.word	0x40020058
 8001d4c:	4002006c 	.word	0x4002006c
 8001d50:	40020000 	.word	0x40020000

08001d54 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b085      	sub	sp, #20
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	60f8      	str	r0, [r7, #12]
 8001d5c:	60b9      	str	r1, [r7, #8]
 8001d5e:	607a      	str	r2, [r7, #4]
 8001d60:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d6a:	2101      	movs	r1, #1
 8001d6c:	fa01 f202 	lsl.w	r2, r1, r2
 8001d70:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	683a      	ldr	r2, [r7, #0]
 8001d78:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	2b10      	cmp	r3, #16
 8001d80:	d108      	bne.n	8001d94 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	687a      	ldr	r2, [r7, #4]
 8001d88:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	68ba      	ldr	r2, [r7, #8]
 8001d90:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001d92:	e007      	b.n	8001da4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	68ba      	ldr	r2, [r7, #8]
 8001d9a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	687a      	ldr	r2, [r7, #4]
 8001da2:	60da      	str	r2, [r3, #12]
}
 8001da4:	bf00      	nop
 8001da6:	3714      	adds	r7, #20
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bc80      	pop	{r7}
 8001dac:	4770      	bx	lr
	...

08001db0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b08a      	sub	sp, #40	@ 0x28
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	4a96      	ldr	r2, [pc, #600]	@ (8002020 <HAL_GPIO_Init+0x270>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d013      	beq.n	8001df2 <HAL_GPIO_Init+0x42>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	4a95      	ldr	r2, [pc, #596]	@ (8002024 <HAL_GPIO_Init+0x274>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d00f      	beq.n	8001df2 <HAL_GPIO_Init+0x42>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	4a94      	ldr	r2, [pc, #592]	@ (8002028 <HAL_GPIO_Init+0x278>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d00b      	beq.n	8001df2 <HAL_GPIO_Init+0x42>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	4a93      	ldr	r2, [pc, #588]	@ (800202c <HAL_GPIO_Init+0x27c>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d007      	beq.n	8001df2 <HAL_GPIO_Init+0x42>
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	4a92      	ldr	r2, [pc, #584]	@ (8002030 <HAL_GPIO_Init+0x280>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d003      	beq.n	8001df2 <HAL_GPIO_Init+0x42>
 8001dea:	21bd      	movs	r1, #189	@ 0xbd
 8001dec:	4891      	ldr	r0, [pc, #580]	@ (8002034 <HAL_GPIO_Init+0x284>)
 8001dee:	f7fe fdc9 	bl	8000984 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	b29b      	uxth	r3, r3
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d004      	beq.n	8001e06 <HAL_GPIO_Init+0x56>
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e04:	d303      	bcc.n	8001e0e <HAL_GPIO_Init+0x5e>
 8001e06:	21be      	movs	r1, #190	@ 0xbe
 8001e08:	488a      	ldr	r0, [pc, #552]	@ (8002034 <HAL_GPIO_Init+0x284>)
 8001e0a:	f7fe fdbb 	bl	8000984 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	f000 821d 	beq.w	8002252 <HAL_GPIO_Init+0x4a2>
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	2b01      	cmp	r3, #1
 8001e1e:	f000 8218 	beq.w	8002252 <HAL_GPIO_Init+0x4a2>
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	2b11      	cmp	r3, #17
 8001e28:	f000 8213 	beq.w	8002252 <HAL_GPIO_Init+0x4a2>
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	2b02      	cmp	r3, #2
 8001e32:	f000 820e 	beq.w	8002252 <HAL_GPIO_Init+0x4a2>
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	2b12      	cmp	r3, #18
 8001e3c:	f000 8209 	beq.w	8002252 <HAL_GPIO_Init+0x4a2>
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	4a7c      	ldr	r2, [pc, #496]	@ (8002038 <HAL_GPIO_Init+0x288>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	f000 8203 	beq.w	8002252 <HAL_GPIO_Init+0x4a2>
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	4a7a      	ldr	r2, [pc, #488]	@ (800203c <HAL_GPIO_Init+0x28c>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	f000 81fd 	beq.w	8002252 <HAL_GPIO_Init+0x4a2>
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	4a78      	ldr	r2, [pc, #480]	@ (8002040 <HAL_GPIO_Init+0x290>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	f000 81f7 	beq.w	8002252 <HAL_GPIO_Init+0x4a2>
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	4a76      	ldr	r2, [pc, #472]	@ (8002044 <HAL_GPIO_Init+0x294>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	f000 81f1 	beq.w	8002252 <HAL_GPIO_Init+0x4a2>
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	4a74      	ldr	r2, [pc, #464]	@ (8002048 <HAL_GPIO_Init+0x298>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	f000 81eb 	beq.w	8002252 <HAL_GPIO_Init+0x4a2>
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	4a72      	ldr	r2, [pc, #456]	@ (800204c <HAL_GPIO_Init+0x29c>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	f000 81e5 	beq.w	8002252 <HAL_GPIO_Init+0x4a2>
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	2b03      	cmp	r3, #3
 8001e8e:	f000 81e0 	beq.w	8002252 <HAL_GPIO_Init+0x4a2>
 8001e92:	21bf      	movs	r1, #191	@ 0xbf
 8001e94:	4867      	ldr	r0, [pc, #412]	@ (8002034 <HAL_GPIO_Init+0x284>)
 8001e96:	f7fe fd75 	bl	8000984 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e9a:	e1da      	b.n	8002252 <HAL_GPIO_Init+0x4a2>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	69fa      	ldr	r2, [r7, #28]
 8001eac:	4013      	ands	r3, r2
 8001eae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001eb0:	69ba      	ldr	r2, [r7, #24]
 8001eb2:	69fb      	ldr	r3, [r7, #28]
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	f040 81c9 	bne.w	800224c <HAL_GPIO_Init+0x49c>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4a58      	ldr	r2, [pc, #352]	@ (8002020 <HAL_GPIO_Init+0x270>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d013      	beq.n	8001eea <HAL_GPIO_Init+0x13a>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4a57      	ldr	r2, [pc, #348]	@ (8002024 <HAL_GPIO_Init+0x274>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d00f      	beq.n	8001eea <HAL_GPIO_Init+0x13a>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4a56      	ldr	r2, [pc, #344]	@ (8002028 <HAL_GPIO_Init+0x278>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d00b      	beq.n	8001eea <HAL_GPIO_Init+0x13a>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	4a55      	ldr	r2, [pc, #340]	@ (800202c <HAL_GPIO_Init+0x27c>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d007      	beq.n	8001eea <HAL_GPIO_Init+0x13a>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4a54      	ldr	r2, [pc, #336]	@ (8002030 <HAL_GPIO_Init+0x280>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d003      	beq.n	8001eea <HAL_GPIO_Init+0x13a>
 8001ee2:	21cd      	movs	r1, #205	@ 0xcd
 8001ee4:	4853      	ldr	r0, [pc, #332]	@ (8002034 <HAL_GPIO_Init+0x284>)
 8001ee6:	f7fe fd4d 	bl	8000984 <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	4a57      	ldr	r2, [pc, #348]	@ (800204c <HAL_GPIO_Init+0x29c>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	f000 80c2 	beq.w	800207a <HAL_GPIO_Init+0x2ca>
 8001ef6:	4a55      	ldr	r2, [pc, #340]	@ (800204c <HAL_GPIO_Init+0x29c>)
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	f200 80e8 	bhi.w	80020ce <HAL_GPIO_Init+0x31e>
 8001efe:	4a50      	ldr	r2, [pc, #320]	@ (8002040 <HAL_GPIO_Init+0x290>)
 8001f00:	4293      	cmp	r3, r2
 8001f02:	f000 80ba 	beq.w	800207a <HAL_GPIO_Init+0x2ca>
 8001f06:	4a4e      	ldr	r2, [pc, #312]	@ (8002040 <HAL_GPIO_Init+0x290>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	f200 80e0 	bhi.w	80020ce <HAL_GPIO_Init+0x31e>
 8001f0e:	4a4e      	ldr	r2, [pc, #312]	@ (8002048 <HAL_GPIO_Init+0x298>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	f000 80b2 	beq.w	800207a <HAL_GPIO_Init+0x2ca>
 8001f16:	4a4c      	ldr	r2, [pc, #304]	@ (8002048 <HAL_GPIO_Init+0x298>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	f200 80d8 	bhi.w	80020ce <HAL_GPIO_Init+0x31e>
 8001f1e:	4a47      	ldr	r2, [pc, #284]	@ (800203c <HAL_GPIO_Init+0x28c>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	f000 80aa 	beq.w	800207a <HAL_GPIO_Init+0x2ca>
 8001f26:	4a45      	ldr	r2, [pc, #276]	@ (800203c <HAL_GPIO_Init+0x28c>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	f200 80d0 	bhi.w	80020ce <HAL_GPIO_Init+0x31e>
 8001f2e:	4a45      	ldr	r2, [pc, #276]	@ (8002044 <HAL_GPIO_Init+0x294>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	f000 80a2 	beq.w	800207a <HAL_GPIO_Init+0x2ca>
 8001f36:	4a43      	ldr	r2, [pc, #268]	@ (8002044 <HAL_GPIO_Init+0x294>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	f200 80c8 	bhi.w	80020ce <HAL_GPIO_Init+0x31e>
 8001f3e:	2b12      	cmp	r3, #18
 8001f40:	d82c      	bhi.n	8001f9c <HAL_GPIO_Init+0x1ec>
 8001f42:	2b12      	cmp	r3, #18
 8001f44:	f200 80c3 	bhi.w	80020ce <HAL_GPIO_Init+0x31e>
 8001f48:	a201      	add	r2, pc, #4	@ (adr r2, 8001f50 <HAL_GPIO_Init+0x1a0>)
 8001f4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f4e:	bf00      	nop
 8001f50:	0800207b 	.word	0x0800207b
 8001f54:	08001fa5 	.word	0x08001fa5
 8001f58:	08001ff7 	.word	0x08001ff7
 8001f5c:	080020c9 	.word	0x080020c9
 8001f60:	080020cf 	.word	0x080020cf
 8001f64:	080020cf 	.word	0x080020cf
 8001f68:	080020cf 	.word	0x080020cf
 8001f6c:	080020cf 	.word	0x080020cf
 8001f70:	080020cf 	.word	0x080020cf
 8001f74:	080020cf 	.word	0x080020cf
 8001f78:	080020cf 	.word	0x080020cf
 8001f7c:	080020cf 	.word	0x080020cf
 8001f80:	080020cf 	.word	0x080020cf
 8001f84:	080020cf 	.word	0x080020cf
 8001f88:	080020cf 	.word	0x080020cf
 8001f8c:	080020cf 	.word	0x080020cf
 8001f90:	080020cf 	.word	0x080020cf
 8001f94:	08001fcd 	.word	0x08001fcd
 8001f98:	08002051 	.word	0x08002051
 8001f9c:	4a26      	ldr	r2, [pc, #152]	@ (8002038 <HAL_GPIO_Init+0x288>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d06b      	beq.n	800207a <HAL_GPIO_Init+0x2ca>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001fa2:	e094      	b.n	80020ce <HAL_GPIO_Init+0x31e>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	68db      	ldr	r3, [r3, #12]
 8001fa8:	2b02      	cmp	r3, #2
 8001faa:	d00b      	beq.n	8001fc4 <HAL_GPIO_Init+0x214>
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	68db      	ldr	r3, [r3, #12]
 8001fb0:	2b01      	cmp	r3, #1
 8001fb2:	d007      	beq.n	8001fc4 <HAL_GPIO_Init+0x214>
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	2b03      	cmp	r3, #3
 8001fba:	d003      	beq.n	8001fc4 <HAL_GPIO_Init+0x214>
 8001fbc:	21d5      	movs	r1, #213	@ 0xd5
 8001fbe:	481d      	ldr	r0, [pc, #116]	@ (8002034 <HAL_GPIO_Init+0x284>)
 8001fc0:	f7fe fce0 	bl	8000984 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	623b      	str	r3, [r7, #32]
          break;
 8001fca:	e081      	b.n	80020d0 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	2b02      	cmp	r3, #2
 8001fd2:	d00b      	beq.n	8001fec <HAL_GPIO_Init+0x23c>
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d007      	beq.n	8001fec <HAL_GPIO_Init+0x23c>
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	68db      	ldr	r3, [r3, #12]
 8001fe0:	2b03      	cmp	r3, #3
 8001fe2:	d003      	beq.n	8001fec <HAL_GPIO_Init+0x23c>
 8001fe4:	21dc      	movs	r1, #220	@ 0xdc
 8001fe6:	4813      	ldr	r0, [pc, #76]	@ (8002034 <HAL_GPIO_Init+0x284>)
 8001fe8:	f7fe fccc 	bl	8000984 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	3304      	adds	r3, #4
 8001ff2:	623b      	str	r3, [r7, #32]
          break;
 8001ff4:	e06c      	b.n	80020d0 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	68db      	ldr	r3, [r3, #12]
 8001ffa:	2b02      	cmp	r3, #2
 8001ffc:	d00b      	beq.n	8002016 <HAL_GPIO_Init+0x266>
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	68db      	ldr	r3, [r3, #12]
 8002002:	2b01      	cmp	r3, #1
 8002004:	d007      	beq.n	8002016 <HAL_GPIO_Init+0x266>
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	68db      	ldr	r3, [r3, #12]
 800200a:	2b03      	cmp	r3, #3
 800200c:	d003      	beq.n	8002016 <HAL_GPIO_Init+0x266>
 800200e:	21e3      	movs	r1, #227	@ 0xe3
 8002010:	4808      	ldr	r0, [pc, #32]	@ (8002034 <HAL_GPIO_Init+0x284>)
 8002012:	f7fe fcb7 	bl	8000984 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	68db      	ldr	r3, [r3, #12]
 800201a:	3308      	adds	r3, #8
 800201c:	623b      	str	r3, [r7, #32]
          break;
 800201e:	e057      	b.n	80020d0 <HAL_GPIO_Init+0x320>
 8002020:	40010800 	.word	0x40010800
 8002024:	40010c00 	.word	0x40010c00
 8002028:	40011000 	.word	0x40011000
 800202c:	40011400 	.word	0x40011400
 8002030:	40011800 	.word	0x40011800
 8002034:	0800899c 	.word	0x0800899c
 8002038:	10110000 	.word	0x10110000
 800203c:	10210000 	.word	0x10210000
 8002040:	10310000 	.word	0x10310000
 8002044:	10120000 	.word	0x10120000
 8002048:	10220000 	.word	0x10220000
 800204c:	10320000 	.word	0x10320000
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	2b02      	cmp	r3, #2
 8002056:	d00b      	beq.n	8002070 <HAL_GPIO_Init+0x2c0>
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	2b01      	cmp	r3, #1
 800205e:	d007      	beq.n	8002070 <HAL_GPIO_Init+0x2c0>
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	2b03      	cmp	r3, #3
 8002066:	d003      	beq.n	8002070 <HAL_GPIO_Init+0x2c0>
 8002068:	21ea      	movs	r1, #234	@ 0xea
 800206a:	4880      	ldr	r0, [pc, #512]	@ (800226c <HAL_GPIO_Init+0x4bc>)
 800206c:	f7fe fc8a 	bl	8000984 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	68db      	ldr	r3, [r3, #12]
 8002074:	330c      	adds	r3, #12
 8002076:	623b      	str	r3, [r7, #32]
          break;
 8002078:	e02a      	b.n	80020d0 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d00b      	beq.n	800209a <HAL_GPIO_Init+0x2ea>
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	2b01      	cmp	r3, #1
 8002088:	d007      	beq.n	800209a <HAL_GPIO_Init+0x2ea>
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	2b02      	cmp	r3, #2
 8002090:	d003      	beq.n	800209a <HAL_GPIO_Init+0x2ea>
 8002092:	21f7      	movs	r1, #247	@ 0xf7
 8002094:	4875      	ldr	r0, [pc, #468]	@ (800226c <HAL_GPIO_Init+0x4bc>)
 8002096:	f7fe fc75 	bl	8000984 <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	689b      	ldr	r3, [r3, #8]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d102      	bne.n	80020a8 <HAL_GPIO_Init+0x2f8>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80020a2:	2304      	movs	r3, #4
 80020a4:	623b      	str	r3, [r7, #32]
          break;
 80020a6:	e013      	b.n	80020d0 <HAL_GPIO_Init+0x320>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	2b01      	cmp	r3, #1
 80020ae:	d105      	bne.n	80020bc <HAL_GPIO_Init+0x30c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020b0:	2308      	movs	r3, #8
 80020b2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	69fa      	ldr	r2, [r7, #28]
 80020b8:	611a      	str	r2, [r3, #16]
          break;
 80020ba:	e009      	b.n	80020d0 <HAL_GPIO_Init+0x320>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020bc:	2308      	movs	r3, #8
 80020be:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	69fa      	ldr	r2, [r7, #28]
 80020c4:	615a      	str	r2, [r3, #20]
          break;
 80020c6:	e003      	b.n	80020d0 <HAL_GPIO_Init+0x320>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80020c8:	2300      	movs	r3, #0
 80020ca:	623b      	str	r3, [r7, #32]
          break;
 80020cc:	e000      	b.n	80020d0 <HAL_GPIO_Init+0x320>
          break;
 80020ce:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80020d0:	69bb      	ldr	r3, [r7, #24]
 80020d2:	2bff      	cmp	r3, #255	@ 0xff
 80020d4:	d801      	bhi.n	80020da <HAL_GPIO_Init+0x32a>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	e001      	b.n	80020de <HAL_GPIO_Init+0x32e>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	3304      	adds	r3, #4
 80020de:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80020e0:	69bb      	ldr	r3, [r7, #24]
 80020e2:	2bff      	cmp	r3, #255	@ 0xff
 80020e4:	d802      	bhi.n	80020ec <HAL_GPIO_Init+0x33c>
 80020e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e8:	009b      	lsls	r3, r3, #2
 80020ea:	e002      	b.n	80020f2 <HAL_GPIO_Init+0x342>
 80020ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ee:	3b08      	subs	r3, #8
 80020f0:	009b      	lsls	r3, r3, #2
 80020f2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	681a      	ldr	r2, [r3, #0]
 80020f8:	210f      	movs	r1, #15
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002100:	43db      	mvns	r3, r3
 8002102:	401a      	ands	r2, r3
 8002104:	6a39      	ldr	r1, [r7, #32]
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	fa01 f303 	lsl.w	r3, r1, r3
 800210c:	431a      	orrs	r2, r3
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800211a:	2b00      	cmp	r3, #0
 800211c:	f000 8096 	beq.w	800224c <HAL_GPIO_Init+0x49c>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002120:	4b53      	ldr	r3, [pc, #332]	@ (8002270 <HAL_GPIO_Init+0x4c0>)
 8002122:	699b      	ldr	r3, [r3, #24]
 8002124:	4a52      	ldr	r2, [pc, #328]	@ (8002270 <HAL_GPIO_Init+0x4c0>)
 8002126:	f043 0301 	orr.w	r3, r3, #1
 800212a:	6193      	str	r3, [r2, #24]
 800212c:	4b50      	ldr	r3, [pc, #320]	@ (8002270 <HAL_GPIO_Init+0x4c0>)
 800212e:	699b      	ldr	r3, [r3, #24]
 8002130:	f003 0301 	and.w	r3, r3, #1
 8002134:	60bb      	str	r3, [r7, #8]
 8002136:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002138:	4a4e      	ldr	r2, [pc, #312]	@ (8002274 <HAL_GPIO_Init+0x4c4>)
 800213a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800213c:	089b      	lsrs	r3, r3, #2
 800213e:	3302      	adds	r3, #2
 8002140:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002144:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002148:	f003 0303 	and.w	r3, r3, #3
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	220f      	movs	r2, #15
 8002150:	fa02 f303 	lsl.w	r3, r2, r3
 8002154:	43db      	mvns	r3, r3
 8002156:	68fa      	ldr	r2, [r7, #12]
 8002158:	4013      	ands	r3, r2
 800215a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	4a46      	ldr	r2, [pc, #280]	@ (8002278 <HAL_GPIO_Init+0x4c8>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d013      	beq.n	800218c <HAL_GPIO_Init+0x3dc>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	4a45      	ldr	r2, [pc, #276]	@ (800227c <HAL_GPIO_Init+0x4cc>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d00d      	beq.n	8002188 <HAL_GPIO_Init+0x3d8>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	4a44      	ldr	r2, [pc, #272]	@ (8002280 <HAL_GPIO_Init+0x4d0>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d007      	beq.n	8002184 <HAL_GPIO_Init+0x3d4>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	4a43      	ldr	r2, [pc, #268]	@ (8002284 <HAL_GPIO_Init+0x4d4>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d101      	bne.n	8002180 <HAL_GPIO_Init+0x3d0>
 800217c:	2303      	movs	r3, #3
 800217e:	e006      	b.n	800218e <HAL_GPIO_Init+0x3de>
 8002180:	2304      	movs	r3, #4
 8002182:	e004      	b.n	800218e <HAL_GPIO_Init+0x3de>
 8002184:	2302      	movs	r3, #2
 8002186:	e002      	b.n	800218e <HAL_GPIO_Init+0x3de>
 8002188:	2301      	movs	r3, #1
 800218a:	e000      	b.n	800218e <HAL_GPIO_Init+0x3de>
 800218c:	2300      	movs	r3, #0
 800218e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002190:	f002 0203 	and.w	r2, r2, #3
 8002194:	0092      	lsls	r2, r2, #2
 8002196:	4093      	lsls	r3, r2
 8002198:	68fa      	ldr	r2, [r7, #12]
 800219a:	4313      	orrs	r3, r2
 800219c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800219e:	4935      	ldr	r1, [pc, #212]	@ (8002274 <HAL_GPIO_Init+0x4c4>)
 80021a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a2:	089b      	lsrs	r3, r3, #2
 80021a4:	3302      	adds	r3, #2
 80021a6:	68fa      	ldr	r2, [r7, #12]
 80021a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d006      	beq.n	80021c6 <HAL_GPIO_Init+0x416>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80021b8:	4b33      	ldr	r3, [pc, #204]	@ (8002288 <HAL_GPIO_Init+0x4d8>)
 80021ba:	689a      	ldr	r2, [r3, #8]
 80021bc:	4932      	ldr	r1, [pc, #200]	@ (8002288 <HAL_GPIO_Init+0x4d8>)
 80021be:	69bb      	ldr	r3, [r7, #24]
 80021c0:	4313      	orrs	r3, r2
 80021c2:	608b      	str	r3, [r1, #8]
 80021c4:	e006      	b.n	80021d4 <HAL_GPIO_Init+0x424>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80021c6:	4b30      	ldr	r3, [pc, #192]	@ (8002288 <HAL_GPIO_Init+0x4d8>)
 80021c8:	689a      	ldr	r2, [r3, #8]
 80021ca:	69bb      	ldr	r3, [r7, #24]
 80021cc:	43db      	mvns	r3, r3
 80021ce:	492e      	ldr	r1, [pc, #184]	@ (8002288 <HAL_GPIO_Init+0x4d8>)
 80021d0:	4013      	ands	r3, r2
 80021d2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d006      	beq.n	80021ee <HAL_GPIO_Init+0x43e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80021e0:	4b29      	ldr	r3, [pc, #164]	@ (8002288 <HAL_GPIO_Init+0x4d8>)
 80021e2:	68da      	ldr	r2, [r3, #12]
 80021e4:	4928      	ldr	r1, [pc, #160]	@ (8002288 <HAL_GPIO_Init+0x4d8>)
 80021e6:	69bb      	ldr	r3, [r7, #24]
 80021e8:	4313      	orrs	r3, r2
 80021ea:	60cb      	str	r3, [r1, #12]
 80021ec:	e006      	b.n	80021fc <HAL_GPIO_Init+0x44c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80021ee:	4b26      	ldr	r3, [pc, #152]	@ (8002288 <HAL_GPIO_Init+0x4d8>)
 80021f0:	68da      	ldr	r2, [r3, #12]
 80021f2:	69bb      	ldr	r3, [r7, #24]
 80021f4:	43db      	mvns	r3, r3
 80021f6:	4924      	ldr	r1, [pc, #144]	@ (8002288 <HAL_GPIO_Init+0x4d8>)
 80021f8:	4013      	ands	r3, r2
 80021fa:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002204:	2b00      	cmp	r3, #0
 8002206:	d006      	beq.n	8002216 <HAL_GPIO_Init+0x466>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002208:	4b1f      	ldr	r3, [pc, #124]	@ (8002288 <HAL_GPIO_Init+0x4d8>)
 800220a:	685a      	ldr	r2, [r3, #4]
 800220c:	491e      	ldr	r1, [pc, #120]	@ (8002288 <HAL_GPIO_Init+0x4d8>)
 800220e:	69bb      	ldr	r3, [r7, #24]
 8002210:	4313      	orrs	r3, r2
 8002212:	604b      	str	r3, [r1, #4]
 8002214:	e006      	b.n	8002224 <HAL_GPIO_Init+0x474>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002216:	4b1c      	ldr	r3, [pc, #112]	@ (8002288 <HAL_GPIO_Init+0x4d8>)
 8002218:	685a      	ldr	r2, [r3, #4]
 800221a:	69bb      	ldr	r3, [r7, #24]
 800221c:	43db      	mvns	r3, r3
 800221e:	491a      	ldr	r1, [pc, #104]	@ (8002288 <HAL_GPIO_Init+0x4d8>)
 8002220:	4013      	ands	r3, r2
 8002222:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800222c:	2b00      	cmp	r3, #0
 800222e:	d006      	beq.n	800223e <HAL_GPIO_Init+0x48e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002230:	4b15      	ldr	r3, [pc, #84]	@ (8002288 <HAL_GPIO_Init+0x4d8>)
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	4914      	ldr	r1, [pc, #80]	@ (8002288 <HAL_GPIO_Init+0x4d8>)
 8002236:	69bb      	ldr	r3, [r7, #24]
 8002238:	4313      	orrs	r3, r2
 800223a:	600b      	str	r3, [r1, #0]
 800223c:	e006      	b.n	800224c <HAL_GPIO_Init+0x49c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800223e:	4b12      	ldr	r3, [pc, #72]	@ (8002288 <HAL_GPIO_Init+0x4d8>)
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	69bb      	ldr	r3, [r7, #24]
 8002244:	43db      	mvns	r3, r3
 8002246:	4910      	ldr	r1, [pc, #64]	@ (8002288 <HAL_GPIO_Init+0x4d8>)
 8002248:	4013      	ands	r3, r2
 800224a:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800224c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800224e:	3301      	adds	r3, #1
 8002250:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	681a      	ldr	r2, [r3, #0]
 8002256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002258:	fa22 f303 	lsr.w	r3, r2, r3
 800225c:	2b00      	cmp	r3, #0
 800225e:	f47f ae1d 	bne.w	8001e9c <HAL_GPIO_Init+0xec>
  }
}
 8002262:	bf00      	nop
 8002264:	bf00      	nop
 8002266:	3728      	adds	r7, #40	@ 0x28
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}
 800226c:	0800899c 	.word	0x0800899c
 8002270:	40021000 	.word	0x40021000
 8002274:	40010000 	.word	0x40010000
 8002278:	40010800 	.word	0x40010800
 800227c:	40010c00 	.word	0x40010c00
 8002280:	40011000 	.word	0x40011000
 8002284:	40011400 	.word	0x40011400
 8002288:	40010400 	.word	0x40010400

0800228c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b088      	sub	sp, #32
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
 8002294:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002296:	2300      	movs	r3, #0
 8002298:	61fb      	str	r3, [r7, #28]
  uint32_t tmp;
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4a66      	ldr	r2, [pc, #408]	@ (8002438 <HAL_GPIO_DeInit+0x1ac>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d014      	beq.n	80022cc <HAL_GPIO_DeInit+0x40>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4a65      	ldr	r2, [pc, #404]	@ (800243c <HAL_GPIO_DeInit+0x1b0>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d010      	beq.n	80022cc <HAL_GPIO_DeInit+0x40>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4a64      	ldr	r2, [pc, #400]	@ (8002440 <HAL_GPIO_DeInit+0x1b4>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d00c      	beq.n	80022cc <HAL_GPIO_DeInit+0x40>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	4a63      	ldr	r2, [pc, #396]	@ (8002444 <HAL_GPIO_DeInit+0x1b8>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d008      	beq.n	80022cc <HAL_GPIO_DeInit+0x40>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	4a62      	ldr	r2, [pc, #392]	@ (8002448 <HAL_GPIO_DeInit+0x1bc>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d004      	beq.n	80022cc <HAL_GPIO_DeInit+0x40>
 80022c2:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 80022c6:	4861      	ldr	r0, [pc, #388]	@ (800244c <HAL_GPIO_DeInit+0x1c0>)
 80022c8:	f7fe fb5c 	bl	8000984 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	b29b      	uxth	r3, r3
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d004      	beq.n	80022de <HAL_GPIO_DeInit+0x52>
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022da:	f0c0 80a1 	bcc.w	8002420 <HAL_GPIO_DeInit+0x194>
 80022de:	f240 1169 	movw	r1, #361	@ 0x169
 80022e2:	485a      	ldr	r0, [pc, #360]	@ (800244c <HAL_GPIO_DeInit+0x1c0>)
 80022e4:	f7fe fb4e 	bl	8000984 <assert_failed>

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 80022e8:	e09a      	b.n	8002420 <HAL_GPIO_DeInit+0x194>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80022ea:	2201      	movs	r2, #1
 80022ec:	69fb      	ldr	r3, [r7, #28]
 80022ee:	fa02 f303 	lsl.w	r3, r2, r3
 80022f2:	683a      	ldr	r2, [r7, #0]
 80022f4:	4013      	ands	r3, r2
 80022f6:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 80022f8:	69bb      	ldr	r3, [r7, #24]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	f000 808d 	beq.w	800241a <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 8002300:	4a53      	ldr	r2, [pc, #332]	@ (8002450 <HAL_GPIO_DeInit+0x1c4>)
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	089b      	lsrs	r3, r3, #2
 8002306:	3302      	adds	r3, #2
 8002308:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800230c:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 800230e:	69fb      	ldr	r3, [r7, #28]
 8002310:	f003 0303 	and.w	r3, r3, #3
 8002314:	009b      	lsls	r3, r3, #2
 8002316:	220f      	movs	r2, #15
 8002318:	fa02 f303 	lsl.w	r3, r2, r3
 800231c:	697a      	ldr	r2, [r7, #20]
 800231e:	4013      	ands	r3, r2
 8002320:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4a44      	ldr	r2, [pc, #272]	@ (8002438 <HAL_GPIO_DeInit+0x1ac>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d013      	beq.n	8002352 <HAL_GPIO_DeInit+0xc6>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4a43      	ldr	r2, [pc, #268]	@ (800243c <HAL_GPIO_DeInit+0x1b0>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d00d      	beq.n	800234e <HAL_GPIO_DeInit+0xc2>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4a42      	ldr	r2, [pc, #264]	@ (8002440 <HAL_GPIO_DeInit+0x1b4>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d007      	beq.n	800234a <HAL_GPIO_DeInit+0xbe>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4a41      	ldr	r2, [pc, #260]	@ (8002444 <HAL_GPIO_DeInit+0x1b8>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d101      	bne.n	8002346 <HAL_GPIO_DeInit+0xba>
 8002342:	2303      	movs	r3, #3
 8002344:	e006      	b.n	8002354 <HAL_GPIO_DeInit+0xc8>
 8002346:	2304      	movs	r3, #4
 8002348:	e004      	b.n	8002354 <HAL_GPIO_DeInit+0xc8>
 800234a:	2302      	movs	r3, #2
 800234c:	e002      	b.n	8002354 <HAL_GPIO_DeInit+0xc8>
 800234e:	2301      	movs	r3, #1
 8002350:	e000      	b.n	8002354 <HAL_GPIO_DeInit+0xc8>
 8002352:	2300      	movs	r3, #0
 8002354:	69fa      	ldr	r2, [r7, #28]
 8002356:	f002 0203 	and.w	r2, r2, #3
 800235a:	0092      	lsls	r2, r2, #2
 800235c:	4093      	lsls	r3, r2
 800235e:	697a      	ldr	r2, [r7, #20]
 8002360:	429a      	cmp	r2, r3
 8002362:	d132      	bne.n	80023ca <HAL_GPIO_DeInit+0x13e>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8002364:	4b3b      	ldr	r3, [pc, #236]	@ (8002454 <HAL_GPIO_DeInit+0x1c8>)
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	69bb      	ldr	r3, [r7, #24]
 800236a:	43db      	mvns	r3, r3
 800236c:	4939      	ldr	r1, [pc, #228]	@ (8002454 <HAL_GPIO_DeInit+0x1c8>)
 800236e:	4013      	ands	r3, r2
 8002370:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8002372:	4b38      	ldr	r3, [pc, #224]	@ (8002454 <HAL_GPIO_DeInit+0x1c8>)
 8002374:	685a      	ldr	r2, [r3, #4]
 8002376:	69bb      	ldr	r3, [r7, #24]
 8002378:	43db      	mvns	r3, r3
 800237a:	4936      	ldr	r1, [pc, #216]	@ (8002454 <HAL_GPIO_DeInit+0x1c8>)
 800237c:	4013      	ands	r3, r2
 800237e:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8002380:	4b34      	ldr	r3, [pc, #208]	@ (8002454 <HAL_GPIO_DeInit+0x1c8>)
 8002382:	68da      	ldr	r2, [r3, #12]
 8002384:	69bb      	ldr	r3, [r7, #24]
 8002386:	43db      	mvns	r3, r3
 8002388:	4932      	ldr	r1, [pc, #200]	@ (8002454 <HAL_GPIO_DeInit+0x1c8>)
 800238a:	4013      	ands	r3, r2
 800238c:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 800238e:	4b31      	ldr	r3, [pc, #196]	@ (8002454 <HAL_GPIO_DeInit+0x1c8>)
 8002390:	689a      	ldr	r2, [r3, #8]
 8002392:	69bb      	ldr	r3, [r7, #24]
 8002394:	43db      	mvns	r3, r3
 8002396:	492f      	ldr	r1, [pc, #188]	@ (8002454 <HAL_GPIO_DeInit+0x1c8>)
 8002398:	4013      	ands	r3, r2
 800239a:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 800239c:	69fb      	ldr	r3, [r7, #28]
 800239e:	f003 0303 	and.w	r3, r3, #3
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	220f      	movs	r2, #15
 80023a6:	fa02 f303 	lsl.w	r3, r2, r3
 80023aa:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 80023ac:	4a28      	ldr	r2, [pc, #160]	@ (8002450 <HAL_GPIO_DeInit+0x1c4>)
 80023ae:	69fb      	ldr	r3, [r7, #28]
 80023b0:	089b      	lsrs	r3, r3, #2
 80023b2:	3302      	adds	r3, #2
 80023b4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	43da      	mvns	r2, r3
 80023bc:	4824      	ldr	r0, [pc, #144]	@ (8002450 <HAL_GPIO_DeInit+0x1c4>)
 80023be:	69fb      	ldr	r3, [r7, #28]
 80023c0:	089b      	lsrs	r3, r3, #2
 80023c2:	400a      	ands	r2, r1
 80023c4:	3302      	adds	r3, #2
 80023c6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80023ca:	69bb      	ldr	r3, [r7, #24]
 80023cc:	2bff      	cmp	r3, #255	@ 0xff
 80023ce:	d801      	bhi.n	80023d4 <HAL_GPIO_DeInit+0x148>
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	e001      	b.n	80023d8 <HAL_GPIO_DeInit+0x14c>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	3304      	adds	r3, #4
 80023d8:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80023da:	69bb      	ldr	r3, [r7, #24]
 80023dc:	2bff      	cmp	r3, #255	@ 0xff
 80023de:	d802      	bhi.n	80023e6 <HAL_GPIO_DeInit+0x15a>
 80023e0:	69fb      	ldr	r3, [r7, #28]
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	e002      	b.n	80023ec <HAL_GPIO_DeInit+0x160>
 80023e6:	69fb      	ldr	r3, [r7, #28]
 80023e8:	3b08      	subs	r3, #8
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	210f      	movs	r1, #15
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	fa01 f303 	lsl.w	r3, r1, r3
 80023fa:	43db      	mvns	r3, r3
 80023fc:	401a      	ands	r2, r3
 80023fe:	2104      	movs	r1, #4
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	fa01 f303 	lsl.w	r3, r1, r3
 8002406:	431a      	orrs	r2, r3
 8002408:	693b      	ldr	r3, [r7, #16]
 800240a:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	68da      	ldr	r2, [r3, #12]
 8002410:	69bb      	ldr	r3, [r7, #24]
 8002412:	43db      	mvns	r3, r3
 8002414:	401a      	ands	r2, r3
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	60da      	str	r2, [r3, #12]
    }

    position++;
 800241a:	69fb      	ldr	r3, [r7, #28]
 800241c:	3301      	adds	r3, #1
 800241e:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 8002420:	683a      	ldr	r2, [r7, #0]
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	fa22 f303 	lsr.w	r3, r2, r3
 8002428:	2b00      	cmp	r3, #0
 800242a:	f47f af5e 	bne.w	80022ea <HAL_GPIO_DeInit+0x5e>
  }
}
 800242e:	bf00      	nop
 8002430:	bf00      	nop
 8002432:	3720      	adds	r7, #32
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}
 8002438:	40010800 	.word	0x40010800
 800243c:	40010c00 	.word	0x40010c00
 8002440:	40011000 	.word	0x40011000
 8002444:	40011400 	.word	0x40011400
 8002448:	40011800 	.word	0x40011800
 800244c:	0800899c 	.word	0x0800899c
 8002450:	40010000 	.word	0x40010000
 8002454:	40010400 	.word	0x40010400

08002458 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b084      	sub	sp, #16
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
 8002460:	460b      	mov	r3, r1
 8002462:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002464:	887b      	ldrh	r3, [r7, #2]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d104      	bne.n	8002474 <HAL_GPIO_ReadPin+0x1c>
 800246a:	f44f 71da 	mov.w	r1, #436	@ 0x1b4
 800246e:	4809      	ldr	r0, [pc, #36]	@ (8002494 <HAL_GPIO_ReadPin+0x3c>)
 8002470:	f7fe fa88 	bl	8000984 <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	689a      	ldr	r2, [r3, #8]
 8002478:	887b      	ldrh	r3, [r7, #2]
 800247a:	4013      	ands	r3, r2
 800247c:	2b00      	cmp	r3, #0
 800247e:	d002      	beq.n	8002486 <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 8002480:	2301      	movs	r3, #1
 8002482:	73fb      	strb	r3, [r7, #15]
 8002484:	e001      	b.n	800248a <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002486:	2300      	movs	r3, #0
 8002488:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800248a:	7bfb      	ldrb	r3, [r7, #15]
}
 800248c:	4618      	mov	r0, r3
 800248e:	3710      	adds	r7, #16
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}
 8002494:	0800899c 	.word	0x0800899c

08002498 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b082      	sub	sp, #8
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
 80024a0:	460b      	mov	r3, r1
 80024a2:	807b      	strh	r3, [r7, #2]
 80024a4:	4613      	mov	r3, r2
 80024a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80024a8:	887b      	ldrh	r3, [r7, #2]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d104      	bne.n	80024b8 <HAL_GPIO_WritePin+0x20>
 80024ae:	f44f 71ea 	mov.w	r1, #468	@ 0x1d4
 80024b2:	480e      	ldr	r0, [pc, #56]	@ (80024ec <HAL_GPIO_WritePin+0x54>)
 80024b4:	f7fe fa66 	bl	8000984 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80024b8:	787b      	ldrb	r3, [r7, #1]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d007      	beq.n	80024ce <HAL_GPIO_WritePin+0x36>
 80024be:	787b      	ldrb	r3, [r7, #1]
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d004      	beq.n	80024ce <HAL_GPIO_WritePin+0x36>
 80024c4:	f240 11d5 	movw	r1, #469	@ 0x1d5
 80024c8:	4808      	ldr	r0, [pc, #32]	@ (80024ec <HAL_GPIO_WritePin+0x54>)
 80024ca:	f7fe fa5b 	bl	8000984 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 80024ce:	787b      	ldrb	r3, [r7, #1]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d003      	beq.n	80024dc <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 80024d4:	887a      	ldrh	r2, [r7, #2]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80024da:	e003      	b.n	80024e4 <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80024dc:	887b      	ldrh	r3, [r7, #2]
 80024de:	041a      	lsls	r2, r3, #16
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	611a      	str	r2, [r3, #16]
}
 80024e4:	bf00      	nop
 80024e6:	3708      	adds	r7, #8
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	0800899c 	.word	0x0800899c

080024f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b084      	sub	sp, #16
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d101      	bne.n	8002502 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e1b4      	b.n	800286c <HAL_I2C_Init+0x37c>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a9b      	ldr	r2, [pc, #620]	@ (8002774 <HAL_I2C_Init+0x284>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d009      	beq.n	8002520 <HAL_I2C_Init+0x30>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a99      	ldr	r2, [pc, #612]	@ (8002778 <HAL_I2C_Init+0x288>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d004      	beq.n	8002520 <HAL_I2C_Init+0x30>
 8002516:	f240 11db 	movw	r1, #475	@ 0x1db
 800251a:	4898      	ldr	r0, [pc, #608]	@ (800277c <HAL_I2C_Init+0x28c>)
 800251c:	f7fe fa32 	bl	8000984 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d004      	beq.n	8002532 <HAL_I2C_Init+0x42>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	4a94      	ldr	r2, [pc, #592]	@ (8002780 <HAL_I2C_Init+0x290>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d904      	bls.n	800253c <HAL_I2C_Init+0x4c>
 8002532:	f44f 71ee 	mov.w	r1, #476	@ 0x1dc
 8002536:	4891      	ldr	r0, [pc, #580]	@ (800277c <HAL_I2C_Init+0x28c>)
 8002538:	f7fe fa24 	bl	8000984 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d009      	beq.n	8002558 <HAL_I2C_Init+0x68>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	689b      	ldr	r3, [r3, #8]
 8002548:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800254c:	d004      	beq.n	8002558 <HAL_I2C_Init+0x68>
 800254e:	f240 11dd 	movw	r1, #477	@ 0x1dd
 8002552:	488a      	ldr	r0, [pc, #552]	@ (800277c <HAL_I2C_Init+0x28c>)
 8002554:	f7fe fa16 	bl	8000984 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002560:	d304      	bcc.n	800256c <HAL_I2C_Init+0x7c>
 8002562:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8002566:	4885      	ldr	r0, [pc, #532]	@ (800277c <HAL_I2C_Init+0x28c>)
 8002568:	f7fe fa0c 	bl	8000984 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	691b      	ldr	r3, [r3, #16]
 8002570:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002574:	d009      	beq.n	800258a <HAL_I2C_Init+0x9a>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	691b      	ldr	r3, [r3, #16]
 800257a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800257e:	d004      	beq.n	800258a <HAL_I2C_Init+0x9a>
 8002580:	f240 11df 	movw	r1, #479	@ 0x1df
 8002584:	487d      	ldr	r0, [pc, #500]	@ (800277c <HAL_I2C_Init+0x28c>)
 8002586:	f7fe f9fd 	bl	8000984 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	695b      	ldr	r3, [r3, #20]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d008      	beq.n	80025a4 <HAL_I2C_Init+0xb4>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	695b      	ldr	r3, [r3, #20]
 8002596:	2b01      	cmp	r3, #1
 8002598:	d004      	beq.n	80025a4 <HAL_I2C_Init+0xb4>
 800259a:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 800259e:	4877      	ldr	r0, [pc, #476]	@ (800277c <HAL_I2C_Init+0x28c>)
 80025a0:	f7fe f9f0 	bl	8000984 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	699b      	ldr	r3, [r3, #24]
 80025a8:	f023 03fe 	bic.w	r3, r3, #254	@ 0xfe
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d004      	beq.n	80025ba <HAL_I2C_Init+0xca>
 80025b0:	f240 11e1 	movw	r1, #481	@ 0x1e1
 80025b4:	4871      	ldr	r0, [pc, #452]	@ (800277c <HAL_I2C_Init+0x28c>)
 80025b6:	f7fe f9e5 	bl	8000984 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	69db      	ldr	r3, [r3, #28]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d008      	beq.n	80025d4 <HAL_I2C_Init+0xe4>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	69db      	ldr	r3, [r3, #28]
 80025c6:	2b40      	cmp	r3, #64	@ 0x40
 80025c8:	d004      	beq.n	80025d4 <HAL_I2C_Init+0xe4>
 80025ca:	f44f 71f1 	mov.w	r1, #482	@ 0x1e2
 80025ce:	486b      	ldr	r0, [pc, #428]	@ (800277c <HAL_I2C_Init+0x28c>)
 80025d0:	f7fe f9d8 	bl	8000984 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6a1b      	ldr	r3, [r3, #32]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d008      	beq.n	80025ee <HAL_I2C_Init+0xfe>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6a1b      	ldr	r3, [r3, #32]
 80025e0:	2b80      	cmp	r3, #128	@ 0x80
 80025e2:	d004      	beq.n	80025ee <HAL_I2C_Init+0xfe>
 80025e4:	f240 11e3 	movw	r1, #483	@ 0x1e3
 80025e8:	4864      	ldr	r0, [pc, #400]	@ (800277c <HAL_I2C_Init+0x28c>)
 80025ea:	f7fe f9cb 	bl	8000984 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d106      	bne.n	8002608 <HAL_I2C_Init+0x118>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2200      	movs	r2, #0
 80025fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	f7fd ffa8 	bl	8000558 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2224      	movs	r2, #36	@ 0x24
 800260c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	681a      	ldr	r2, [r3, #0]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f022 0201 	bic.w	r2, r2, #1
 800261e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	681a      	ldr	r2, [r3, #0]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800262e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800263e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002640:	f001 fdf8 	bl	8004234 <HAL_RCC_GetPCLK1Freq>
 8002644:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	4a4e      	ldr	r2, [pc, #312]	@ (8002784 <HAL_I2C_Init+0x294>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d807      	bhi.n	8002660 <HAL_I2C_Init+0x170>
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	4a4d      	ldr	r2, [pc, #308]	@ (8002788 <HAL_I2C_Init+0x298>)
 8002654:	4293      	cmp	r3, r2
 8002656:	bf94      	ite	ls
 8002658:	2301      	movls	r3, #1
 800265a:	2300      	movhi	r3, #0
 800265c:	b2db      	uxtb	r3, r3
 800265e:	e006      	b.n	800266e <HAL_I2C_Init+0x17e>
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	4a4a      	ldr	r2, [pc, #296]	@ (800278c <HAL_I2C_Init+0x29c>)
 8002664:	4293      	cmp	r3, r2
 8002666:	bf94      	ite	ls
 8002668:	2301      	movls	r3, #1
 800266a:	2300      	movhi	r3, #0
 800266c:	b2db      	uxtb	r3, r3
 800266e:	2b00      	cmp	r3, #0
 8002670:	d001      	beq.n	8002676 <HAL_I2C_Init+0x186>
  {
    return HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	e0fa      	b.n	800286c <HAL_I2C_Init+0x37c>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	4a45      	ldr	r2, [pc, #276]	@ (8002790 <HAL_I2C_Init+0x2a0>)
 800267a:	fba2 2303 	umull	r2, r3, r2, r3
 800267e:	0c9b      	lsrs	r3, r3, #18
 8002680:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	68ba      	ldr	r2, [r7, #8]
 8002692:	430a      	orrs	r2, r1
 8002694:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	6a1b      	ldr	r3, [r3, #32]
 800269c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	4a37      	ldr	r2, [pc, #220]	@ (8002784 <HAL_I2C_Init+0x294>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d802      	bhi.n	80026b0 <HAL_I2C_Init+0x1c0>
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	3301      	adds	r3, #1
 80026ae:	e009      	b.n	80026c4 <HAL_I2C_Init+0x1d4>
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80026b6:	fb02 f303 	mul.w	r3, r2, r3
 80026ba:	4a36      	ldr	r2, [pc, #216]	@ (8002794 <HAL_I2C_Init+0x2a4>)
 80026bc:	fba2 2303 	umull	r2, r3, r2, r3
 80026c0:	099b      	lsrs	r3, r3, #6
 80026c2:	3301      	adds	r3, #1
 80026c4:	687a      	ldr	r2, [r7, #4]
 80026c6:	6812      	ldr	r2, [r2, #0]
 80026c8:	430b      	orrs	r3, r1
 80026ca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	69db      	ldr	r3, [r3, #28]
 80026d2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80026d6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	4929      	ldr	r1, [pc, #164]	@ (8002784 <HAL_I2C_Init+0x294>)
 80026e0:	428b      	cmp	r3, r1
 80026e2:	d819      	bhi.n	8002718 <HAL_I2C_Init+0x228>
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	1e59      	subs	r1, r3, #1
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	005b      	lsls	r3, r3, #1
 80026ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80026f2:	1c59      	adds	r1, r3, #1
 80026f4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80026f8:	400b      	ands	r3, r1
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d00a      	beq.n	8002714 <HAL_I2C_Init+0x224>
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	1e59      	subs	r1, r3, #1
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	005b      	lsls	r3, r3, #1
 8002708:	fbb1 f3f3 	udiv	r3, r1, r3
 800270c:	3301      	adds	r3, #1
 800270e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002712:	e064      	b.n	80027de <HAL_I2C_Init+0x2ee>
 8002714:	2304      	movs	r3, #4
 8002716:	e062      	b.n	80027de <HAL_I2C_Init+0x2ee>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d111      	bne.n	8002744 <HAL_I2C_Init+0x254>
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	1e58      	subs	r0, r3, #1
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6859      	ldr	r1, [r3, #4]
 8002728:	460b      	mov	r3, r1
 800272a:	005b      	lsls	r3, r3, #1
 800272c:	440b      	add	r3, r1
 800272e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002732:	3301      	adds	r3, #1
 8002734:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002738:	2b00      	cmp	r3, #0
 800273a:	bf0c      	ite	eq
 800273c:	2301      	moveq	r3, #1
 800273e:	2300      	movne	r3, #0
 8002740:	b2db      	uxtb	r3, r3
 8002742:	e012      	b.n	800276a <HAL_I2C_Init+0x27a>
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	1e58      	subs	r0, r3, #1
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6859      	ldr	r1, [r3, #4]
 800274c:	460b      	mov	r3, r1
 800274e:	009b      	lsls	r3, r3, #2
 8002750:	440b      	add	r3, r1
 8002752:	0099      	lsls	r1, r3, #2
 8002754:	440b      	add	r3, r1
 8002756:	fbb0 f3f3 	udiv	r3, r0, r3
 800275a:	3301      	adds	r3, #1
 800275c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002760:	2b00      	cmp	r3, #0
 8002762:	bf0c      	ite	eq
 8002764:	2301      	moveq	r3, #1
 8002766:	2300      	movne	r3, #0
 8002768:	b2db      	uxtb	r3, r3
 800276a:	2b00      	cmp	r3, #0
 800276c:	d014      	beq.n	8002798 <HAL_I2C_Init+0x2a8>
 800276e:	2301      	movs	r3, #1
 8002770:	e035      	b.n	80027de <HAL_I2C_Init+0x2ee>
 8002772:	bf00      	nop
 8002774:	40005400 	.word	0x40005400
 8002778:	40005800 	.word	0x40005800
 800277c:	080089d8 	.word	0x080089d8
 8002780:	00061a80 	.word	0x00061a80
 8002784:	000186a0 	.word	0x000186a0
 8002788:	001e847f 	.word	0x001e847f
 800278c:	003d08ff 	.word	0x003d08ff
 8002790:	431bde83 	.word	0x431bde83
 8002794:	10624dd3 	.word	0x10624dd3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d10e      	bne.n	80027be <HAL_I2C_Init+0x2ce>
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	1e58      	subs	r0, r3, #1
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6859      	ldr	r1, [r3, #4]
 80027a8:	460b      	mov	r3, r1
 80027aa:	005b      	lsls	r3, r3, #1
 80027ac:	440b      	add	r3, r1
 80027ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80027b2:	3301      	adds	r3, #1
 80027b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80027bc:	e00f      	b.n	80027de <HAL_I2C_Init+0x2ee>
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	1e58      	subs	r0, r3, #1
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6859      	ldr	r1, [r3, #4]
 80027c6:	460b      	mov	r3, r1
 80027c8:	009b      	lsls	r3, r3, #2
 80027ca:	440b      	add	r3, r1
 80027cc:	0099      	lsls	r1, r3, #2
 80027ce:	440b      	add	r3, r1
 80027d0:	fbb0 f3f3 	udiv	r3, r0, r3
 80027d4:	3301      	adds	r3, #1
 80027d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027da:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80027de:	6879      	ldr	r1, [r7, #4]
 80027e0:	6809      	ldr	r1, [r1, #0]
 80027e2:	4313      	orrs	r3, r2
 80027e4:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	69da      	ldr	r2, [r3, #28]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6a1b      	ldr	r3, [r3, #32]
 80027f8:	431a      	orrs	r2, r3
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	430a      	orrs	r2, r1
 8002800:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800280c:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002810:	687a      	ldr	r2, [r7, #4]
 8002812:	6911      	ldr	r1, [r2, #16]
 8002814:	687a      	ldr	r2, [r7, #4]
 8002816:	68d2      	ldr	r2, [r2, #12]
 8002818:	4311      	orrs	r1, r2
 800281a:	687a      	ldr	r2, [r7, #4]
 800281c:	6812      	ldr	r2, [r2, #0]
 800281e:	430b      	orrs	r3, r1
 8002820:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	68db      	ldr	r3, [r3, #12]
 8002828:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	695a      	ldr	r2, [r3, #20]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	699b      	ldr	r3, [r3, #24]
 8002834:	431a      	orrs	r2, r3
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	430a      	orrs	r2, r1
 800283c:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f042 0201 	orr.w	r2, r2, #1
 800284c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2200      	movs	r2, #0
 8002852:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2220      	movs	r2, #32
 8002858:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2200      	movs	r2, #0
 8002860:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2200      	movs	r2, #0
 8002866:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800286a:	2300      	movs	r3, #0
}
 800286c:	4618      	mov	r0, r3
 800286e:	3710      	adds	r7, #16
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}

08002874 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b082      	sub	sp, #8
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d101      	bne.n	8002886 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e030      	b.n	80028e8 <HAL_I2C_DeInit+0x74>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a19      	ldr	r2, [pc, #100]	@ (80028f0 <HAL_I2C_DeInit+0x7c>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d009      	beq.n	80028a4 <HAL_I2C_DeInit+0x30>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a17      	ldr	r2, [pc, #92]	@ (80028f4 <HAL_I2C_DeInit+0x80>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d004      	beq.n	80028a4 <HAL_I2C_DeInit+0x30>
 800289a:	f240 214b 	movw	r1, #587	@ 0x24b
 800289e:	4816      	ldr	r0, [pc, #88]	@ (80028f8 <HAL_I2C_DeInit+0x84>)
 80028a0:	f7fe f870 	bl	8000984 <assert_failed>

  hi2c->State = HAL_I2C_STATE_BUSY;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2224      	movs	r2, #36	@ 0x24
 80028a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f022 0201 	bic.w	r2, r2, #1
 80028ba:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80028bc:	6878      	ldr	r0, [r7, #4]
 80028be:	f7fd feb3 	bl	8000628 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2200      	movs	r2, #0
 80028c6:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2200      	movs	r2, #0
 80028cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2200      	movs	r2, #0
 80028d4:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2200      	movs	r2, #0
 80028da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80028e6:	2300      	movs	r3, #0
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3708      	adds	r7, #8
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}
 80028f0:	40005400 	.word	0x40005400
 80028f4:	40005800 	.word	0x40005800
 80028f8:	080089d8 	.word	0x080089d8

080028fc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b088      	sub	sp, #32
 8002900:	af02      	add	r7, sp, #8
 8002902:	60f8      	str	r0, [r7, #12]
 8002904:	4608      	mov	r0, r1
 8002906:	4611      	mov	r1, r2
 8002908:	461a      	mov	r2, r3
 800290a:	4603      	mov	r3, r0
 800290c:	817b      	strh	r3, [r7, #10]
 800290e:	460b      	mov	r3, r1
 8002910:	813b      	strh	r3, [r7, #8]
 8002912:	4613      	mov	r3, r2
 8002914:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002916:	f7fe fd63 	bl	80013e0 <HAL_GetTick>
 800291a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 800291c:	88fb      	ldrh	r3, [r7, #6]
 800291e:	2b01      	cmp	r3, #1
 8002920:	d007      	beq.n	8002932 <HAL_I2C_Mem_Write+0x36>
 8002922:	88fb      	ldrh	r3, [r7, #6]
 8002924:	2b10      	cmp	r3, #16
 8002926:	d004      	beq.n	8002932 <HAL_I2C_Mem_Write+0x36>
 8002928:	f640 2106 	movw	r1, #2566	@ 0xa06
 800292c:	4873      	ldr	r0, [pc, #460]	@ (8002afc <HAL_I2C_Mem_Write+0x200>)
 800292e:	f7fe f829 	bl	8000984 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002938:	b2db      	uxtb	r3, r3
 800293a:	2b20      	cmp	r3, #32
 800293c:	f040 80d9 	bne.w	8002af2 <HAL_I2C_Mem_Write+0x1f6>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	9300      	str	r3, [sp, #0]
 8002944:	2319      	movs	r3, #25
 8002946:	2201      	movs	r2, #1
 8002948:	496d      	ldr	r1, [pc, #436]	@ (8002b00 <HAL_I2C_Mem_Write+0x204>)
 800294a:	68f8      	ldr	r0, [r7, #12]
 800294c:	f000 fd3e 	bl	80033cc <I2C_WaitOnFlagUntilTimeout>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d001      	beq.n	800295a <HAL_I2C_Mem_Write+0x5e>
    {
      return HAL_BUSY;
 8002956:	2302      	movs	r3, #2
 8002958:	e0cc      	b.n	8002af4 <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002960:	2b01      	cmp	r3, #1
 8002962:	d101      	bne.n	8002968 <HAL_I2C_Mem_Write+0x6c>
 8002964:	2302      	movs	r3, #2
 8002966:	e0c5      	b.n	8002af4 <HAL_I2C_Mem_Write+0x1f8>
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	2201      	movs	r2, #1
 800296c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 0301 	and.w	r3, r3, #1
 800297a:	2b01      	cmp	r3, #1
 800297c:	d007      	beq.n	800298e <HAL_I2C_Mem_Write+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f042 0201 	orr.w	r2, r2, #1
 800298c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800299c:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	2221      	movs	r2, #33	@ 0x21
 80029a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	2240      	movs	r2, #64	@ 0x40
 80029aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	2200      	movs	r2, #0
 80029b2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	6a3a      	ldr	r2, [r7, #32]
 80029b8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80029be:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029c4:	b29a      	uxth	r2, r3
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	4a4d      	ldr	r2, [pc, #308]	@ (8002b04 <HAL_I2C_Mem_Write+0x208>)
 80029ce:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80029d0:	88f8      	ldrh	r0, [r7, #6]
 80029d2:	893a      	ldrh	r2, [r7, #8]
 80029d4:	8979      	ldrh	r1, [r7, #10]
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	9301      	str	r3, [sp, #4]
 80029da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029dc:	9300      	str	r3, [sp, #0]
 80029de:	4603      	mov	r3, r0
 80029e0:	68f8      	ldr	r0, [r7, #12]
 80029e2:	f000 fb47 	bl	8003074 <I2C_RequestMemoryWrite>
 80029e6:	4603      	mov	r3, r0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d052      	beq.n	8002a92 <HAL_I2C_Mem_Write+0x196>
    {
      return HAL_ERROR;
 80029ec:	2301      	movs	r3, #1
 80029ee:	e081      	b.n	8002af4 <HAL_I2C_Mem_Write+0x1f8>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029f0:	697a      	ldr	r2, [r7, #20]
 80029f2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80029f4:	68f8      	ldr	r0, [r7, #12]
 80029f6:	f000 fe03 	bl	8003600 <I2C_WaitOnTXEFlagUntilTimeout>
 80029fa:	4603      	mov	r3, r0
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d00d      	beq.n	8002a1c <HAL_I2C_Mem_Write+0x120>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a04:	2b04      	cmp	r3, #4
 8002a06:	d107      	bne.n	8002a18 <HAL_I2C_Mem_Write+0x11c>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a16:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e06b      	b.n	8002af4 <HAL_I2C_Mem_Write+0x1f8>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a20:	781a      	ldrb	r2, [r3, #0]
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a2c:	1c5a      	adds	r2, r3, #1
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a36:	3b01      	subs	r3, #1
 8002a38:	b29a      	uxth	r2, r3
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a42:	b29b      	uxth	r3, r3
 8002a44:	3b01      	subs	r3, #1
 8002a46:	b29a      	uxth	r2, r3
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	695b      	ldr	r3, [r3, #20]
 8002a52:	f003 0304 	and.w	r3, r3, #4
 8002a56:	2b04      	cmp	r3, #4
 8002a58:	d11b      	bne.n	8002a92 <HAL_I2C_Mem_Write+0x196>
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d017      	beq.n	8002a92 <HAL_I2C_Mem_Write+0x196>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a66:	781a      	ldrb	r2, [r3, #0]
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a72:	1c5a      	adds	r2, r3, #1
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a7c:	3b01      	subs	r3, #1
 8002a7e:	b29a      	uxth	r2, r3
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a88:	b29b      	uxth	r3, r3
 8002a8a:	3b01      	subs	r3, #1
 8002a8c:	b29a      	uxth	r2, r3
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d1aa      	bne.n	80029f0 <HAL_I2C_Mem_Write+0xf4>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a9a:	697a      	ldr	r2, [r7, #20]
 8002a9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002a9e:	68f8      	ldr	r0, [r7, #12]
 8002aa0:	f000 fdf6 	bl	8003690 <I2C_WaitOnBTFFlagUntilTimeout>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d00d      	beq.n	8002ac6 <HAL_I2C_Mem_Write+0x1ca>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aae:	2b04      	cmp	r3, #4
 8002ab0:	d107      	bne.n	8002ac2 <HAL_I2C_Mem_Write+0x1c6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ac0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e016      	b.n	8002af4 <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ad4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2220      	movs	r2, #32
 8002ada:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002aee:	2300      	movs	r3, #0
 8002af0:	e000      	b.n	8002af4 <HAL_I2C_Mem_Write+0x1f8>
  }
  else
  {
    return HAL_BUSY;
 8002af2:	2302      	movs	r3, #2
  }
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	3718      	adds	r7, #24
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	080089d8 	.word	0x080089d8
 8002b00:	00100002 	.word	0x00100002
 8002b04:	ffff0000 	.word	0xffff0000

08002b08 <HAL_I2C_Mem_Write_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b08a      	sub	sp, #40	@ 0x28
 8002b0c:	af02      	add	r7, sp, #8
 8002b0e:	60f8      	str	r0, [r7, #12]
 8002b10:	4608      	mov	r0, r1
 8002b12:	4611      	mov	r1, r2
 8002b14:	461a      	mov	r2, r3
 8002b16:	4603      	mov	r3, r0
 8002b18:	817b      	strh	r3, [r7, #10]
 8002b1a:	460b      	mov	r3, r1
 8002b1c:	813b      	strh	r3, [r7, #8]
 8002b1e:	4613      	mov	r3, r2
 8002b20:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002b22:	2300      	movs	r3, #0
 8002b24:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef dmaxferstatus;

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002b26:	f7fe fc5b 	bl	80013e0 <HAL_GetTick>
 8002b2a:	61f8      	str	r0, [r7, #28]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8002b2c:	88fb      	ldrh	r3, [r7, #6]
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d007      	beq.n	8002b42 <HAL_I2C_Mem_Write_DMA+0x3a>
 8002b32:	88fb      	ldrh	r3, [r7, #6]
 8002b34:	2b10      	cmp	r3, #16
 8002b36:	d004      	beq.n	8002b42 <HAL_I2C_Mem_Write_DMA+0x3a>
 8002b38:	f640 4161 	movw	r1, #3169	@ 0xc61
 8002b3c:	489e      	ldr	r0, [pc, #632]	@ (8002db8 <HAL_I2C_Mem_Write_DMA+0x2b0>)
 8002b3e:	f7fd ff21 	bl	8000984 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b48:	b2db      	uxtb	r3, r3
 8002b4a:	2b20      	cmp	r3, #32
 8002b4c:	f040 812e 	bne.w	8002dac <HAL_I2C_Mem_Write_DMA+0x2a4>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8002b50:	4b9a      	ldr	r3, [pc, #616]	@ (8002dbc <HAL_I2C_Mem_Write_DMA+0x2b4>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	08db      	lsrs	r3, r3, #3
 8002b56:	4a9a      	ldr	r2, [pc, #616]	@ (8002dc0 <HAL_I2C_Mem_Write_DMA+0x2b8>)
 8002b58:	fba2 2303 	umull	r2, r3, r2, r3
 8002b5c:	0a1a      	lsrs	r2, r3, #8
 8002b5e:	4613      	mov	r3, r2
 8002b60:	009b      	lsls	r3, r3, #2
 8002b62:	4413      	add	r3, r2
 8002b64:	009a      	lsls	r2, r3, #2
 8002b66:	4413      	add	r3, r2
 8002b68:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	3b01      	subs	r3, #1
 8002b6e:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d112      	bne.n	8002b9c <HAL_I2C_Mem_Write_DMA+0x94>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	2220      	movs	r2, #32
 8002b80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	2200      	movs	r2, #0
 8002b88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b90:	f043 0220 	orr.w	r2, r3, #32
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8002b98:	2302      	movs	r3, #2
 8002b9a:	e108      	b.n	8002dae <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	699b      	ldr	r3, [r3, #24]
 8002ba2:	f003 0302 	and.w	r3, r3, #2
 8002ba6:	2b02      	cmp	r3, #2
 8002ba8:	d0df      	beq.n	8002b6a <HAL_I2C_Mem_Write_DMA+0x62>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002bb0:	2b01      	cmp	r3, #1
 8002bb2:	d101      	bne.n	8002bb8 <HAL_I2C_Mem_Write_DMA+0xb0>
 8002bb4:	2302      	movs	r3, #2
 8002bb6:	e0fa      	b.n	8002dae <HAL_I2C_Mem_Write_DMA+0x2a6>
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2201      	movs	r2, #1
 8002bbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 0301 	and.w	r3, r3, #1
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d007      	beq.n	8002bde <HAL_I2C_Mem_Write_DMA+0xd6>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	681a      	ldr	r2, [r3, #0]
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f042 0201 	orr.w	r2, r2, #1
 8002bdc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002bec:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2221      	movs	r2, #33	@ 0x21
 8002bf2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2240      	movs	r2, #64	@ 0x40
 8002bfa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	2200      	movs	r2, #0
 8002c02:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002c08:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8002c0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c14:	b29a      	uxth	r2, r3
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	4a69      	ldr	r2, [pc, #420]	@ (8002dc4 <HAL_I2C_Mem_Write_DMA+0x2bc>)
 8002c1e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8002c20:	897a      	ldrh	r2, [r7, #10]
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8002c26:	893a      	ldrh	r2, [r7, #8]
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8002c2c:	88fa      	ldrh	r2, [r7, #6]
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	2200      	movs	r2, #0
 8002c36:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	f000 80a1 	beq.w	8002d84 <HAL_I2C_Mem_Write_DMA+0x27c>
    {
      if (hi2c->hdmatx != NULL)
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d022      	beq.n	8002c90 <HAL_I2C_Mem_Write_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c4e:	4a5e      	ldr	r2, [pc, #376]	@ (8002dc8 <HAL_I2C_Mem_Write_DMA+0x2c0>)
 8002c50:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c56:	4a5d      	ldr	r2, [pc, #372]	@ (8002dcc <HAL_I2C_Mem_Write_DMA+0x2c4>)
 8002c58:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c5e:	2200      	movs	r2, #0
 8002c60:	62da      	str	r2, [r3, #44]	@ 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c66:	2200      	movs	r2, #0
 8002c68:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c72:	4619      	mov	r1, r3
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	3310      	adds	r3, #16
 8002c7a:	461a      	mov	r2, r3
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c80:	f7fe fe7c 	bl	800197c <HAL_DMA_Start_IT>
 8002c84:	4603      	mov	r3, r0
 8002c86:	76fb      	strb	r3, [r7, #27]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8002c88:	7efb      	ldrb	r3, [r7, #27]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d166      	bne.n	8002d5c <HAL_I2C_Mem_Write_DMA+0x254>
 8002c8e:	e013      	b.n	8002cb8 <HAL_I2C_Mem_Write_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2220      	movs	r2, #32
 8002c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e07a      	b.n	8002dae <HAL_I2C_Mem_Write_DMA+0x2a6>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8002cb8:	88f8      	ldrh	r0, [r7, #6]
 8002cba:	893a      	ldrh	r2, [r7, #8]
 8002cbc:	8979      	ldrh	r1, [r7, #10]
 8002cbe:	69fb      	ldr	r3, [r7, #28]
 8002cc0:	9301      	str	r3, [sp, #4]
 8002cc2:	2323      	movs	r3, #35	@ 0x23
 8002cc4:	9300      	str	r3, [sp, #0]
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	68f8      	ldr	r0, [r7, #12]
 8002cca:	f000 f9d3 	bl	8003074 <I2C_RequestMemoryWrite>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d022      	beq.n	8002d1a <HAL_I2C_Mem_Write_DMA+0x212>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmatx);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f7fe febd 	bl	8001a58 <HAL_DMA_Abort_IT>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	76fb      	strb	r3, [r7, #27]

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmatx->XferCpltCallback = NULL;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002cf8:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2200      	movs	r2, #0
 8002d04:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f022 0201 	bic.w	r2, r2, #1
 8002d14:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	e049      	b.n	8002dae <HAL_I2C_Mem_Write_DMA+0x2a6>
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	613b      	str	r3, [r7, #16]
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	695b      	ldr	r3, [r3, #20]
 8002d24:	613b      	str	r3, [r7, #16]
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	699b      	ldr	r3, [r3, #24]
 8002d2c:	613b      	str	r3, [r7, #16]
 8002d2e:	693b      	ldr	r3, [r7, #16]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	2200      	movs	r2, #0
 8002d34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	685a      	ldr	r2, [r3, #4]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d46:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	685a      	ldr	r2, [r3, #4]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002d56:	605a      	str	r2, [r3, #4]

        return HAL_OK;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	e028      	b.n	8002dae <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2220      	movs	r2, #32
 8002d60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2200      	movs	r2, #0
 8002d68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d70:	f043 0210 	orr.w	r2, r3, #16
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e014      	b.n	8002dae <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	2220      	movs	r2, #32
 8002d88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	2200      	movs	r2, #0
 8002d90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_SIZE;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d98:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2200      	movs	r2, #0
 8002da4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	e000      	b.n	8002dae <HAL_I2C_Mem_Write_DMA+0x2a6>
    }
  }
  else
  {
    return HAL_BUSY;
 8002dac:	2302      	movs	r3, #2
  }
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3720      	adds	r7, #32
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	080089d8 	.word	0x080089d8
 8002dbc:	20000008 	.word	0x20000008
 8002dc0:	14f8b589 	.word	0x14f8b589
 8002dc4:	ffff0000 	.word	0xffff0000
 8002dc8:	080031a1 	.word	0x080031a1
 8002dcc:	0800335f 	.word	0x0800335f

08002dd0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b08a      	sub	sp, #40	@ 0x28
 8002dd4:	af02      	add	r7, sp, #8
 8002dd6:	60f8      	str	r0, [r7, #12]
 8002dd8:	607a      	str	r2, [r7, #4]
 8002dda:	603b      	str	r3, [r7, #0]
 8002ddc:	460b      	mov	r3, r1
 8002dde:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002de0:	f7fe fafe 	bl	80013e0 <HAL_GetTick>
 8002de4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002de6:	2300      	movs	r3, #0
 8002de8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	2b20      	cmp	r3, #32
 8002df4:	f040 8111 	bne.w	800301a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002df8:	69fb      	ldr	r3, [r7, #28]
 8002dfa:	9300      	str	r3, [sp, #0]
 8002dfc:	2319      	movs	r3, #25
 8002dfe:	2201      	movs	r2, #1
 8002e00:	4988      	ldr	r1, [pc, #544]	@ (8003024 <HAL_I2C_IsDeviceReady+0x254>)
 8002e02:	68f8      	ldr	r0, [r7, #12]
 8002e04:	f000 fae2 	bl	80033cc <I2C_WaitOnFlagUntilTimeout>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d001      	beq.n	8002e12 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002e0e:	2302      	movs	r3, #2
 8002e10:	e104      	b.n	800301c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e18:	2b01      	cmp	r3, #1
 8002e1a:	d101      	bne.n	8002e20 <HAL_I2C_IsDeviceReady+0x50>
 8002e1c:	2302      	movs	r3, #2
 8002e1e:	e0fd      	b.n	800301c <HAL_I2C_IsDeviceReady+0x24c>
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2201      	movs	r2, #1
 8002e24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 0301 	and.w	r3, r3, #1
 8002e32:	2b01      	cmp	r3, #1
 8002e34:	d007      	beq.n	8002e46 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f042 0201 	orr.w	r2, r2, #1
 8002e44:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e54:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	2224      	movs	r2, #36	@ 0x24
 8002e5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2200      	movs	r2, #0
 8002e62:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	4a70      	ldr	r2, [pc, #448]	@ (8003028 <HAL_I2C_IsDeviceReady+0x258>)
 8002e68:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e78:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	9300      	str	r3, [sp, #0]
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	2200      	movs	r2, #0
 8002e82:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002e86:	68f8      	ldr	r0, [r7, #12]
 8002e88:	f000 faa0 	bl	80033cc <I2C_WaitOnFlagUntilTimeout>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d00d      	beq.n	8002eae <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ea0:	d103      	bne.n	8002eaa <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ea8:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8002eaa:	2303      	movs	r3, #3
 8002eac:	e0b6      	b.n	800301c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002eae:	897b      	ldrh	r3, [r7, #10]
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	461a      	mov	r2, r3
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002ebc:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002ebe:	f7fe fa8f 	bl	80013e0 <HAL_GetTick>
 8002ec2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	695b      	ldr	r3, [r3, #20]
 8002eca:	f003 0302 	and.w	r3, r3, #2
 8002ece:	2b02      	cmp	r3, #2
 8002ed0:	bf0c      	ite	eq
 8002ed2:	2301      	moveq	r3, #1
 8002ed4:	2300      	movne	r3, #0
 8002ed6:	b2db      	uxtb	r3, r3
 8002ed8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	695b      	ldr	r3, [r3, #20]
 8002ee0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ee4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ee8:	bf0c      	ite	eq
 8002eea:	2301      	moveq	r3, #1
 8002eec:	2300      	movne	r3, #0
 8002eee:	b2db      	uxtb	r3, r3
 8002ef0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002ef2:	e025      	b.n	8002f40 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002ef4:	f7fe fa74 	bl	80013e0 <HAL_GetTick>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	683a      	ldr	r2, [r7, #0]
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d302      	bcc.n	8002f0a <HAL_I2C_IsDeviceReady+0x13a>
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d103      	bne.n	8002f12 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	22a0      	movs	r2, #160	@ 0xa0
 8002f0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	695b      	ldr	r3, [r3, #20]
 8002f18:	f003 0302 	and.w	r3, r3, #2
 8002f1c:	2b02      	cmp	r3, #2
 8002f1e:	bf0c      	ite	eq
 8002f20:	2301      	moveq	r3, #1
 8002f22:	2300      	movne	r3, #0
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	695b      	ldr	r3, [r3, #20]
 8002f2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f36:	bf0c      	ite	eq
 8002f38:	2301      	moveq	r3, #1
 8002f3a:	2300      	movne	r3, #0
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f46:	b2db      	uxtb	r3, r3
 8002f48:	2ba0      	cmp	r3, #160	@ 0xa0
 8002f4a:	d005      	beq.n	8002f58 <HAL_I2C_IsDeviceReady+0x188>
 8002f4c:	7dfb      	ldrb	r3, [r7, #23]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d102      	bne.n	8002f58 <HAL_I2C_IsDeviceReady+0x188>
 8002f52:	7dbb      	ldrb	r3, [r7, #22]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d0cd      	beq.n	8002ef4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	2220      	movs	r2, #32
 8002f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	695b      	ldr	r3, [r3, #20]
 8002f66:	f003 0302 	and.w	r3, r3, #2
 8002f6a:	2b02      	cmp	r3, #2
 8002f6c:	d129      	bne.n	8002fc2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f7c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f7e:	2300      	movs	r3, #0
 8002f80:	613b      	str	r3, [r7, #16]
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	695b      	ldr	r3, [r3, #20]
 8002f88:	613b      	str	r3, [r7, #16]
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	699b      	ldr	r3, [r3, #24]
 8002f90:	613b      	str	r3, [r7, #16]
 8002f92:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f94:	69fb      	ldr	r3, [r7, #28]
 8002f96:	9300      	str	r3, [sp, #0]
 8002f98:	2319      	movs	r3, #25
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	4921      	ldr	r1, [pc, #132]	@ (8003024 <HAL_I2C_IsDeviceReady+0x254>)
 8002f9e:	68f8      	ldr	r0, [r7, #12]
 8002fa0:	f000 fa14 	bl	80033cc <I2C_WaitOnFlagUntilTimeout>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d001      	beq.n	8002fae <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e036      	b.n	800301c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	2220      	movs	r2, #32
 8002fb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	e02c      	b.n	800301c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fd0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002fda:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002fdc:	69fb      	ldr	r3, [r7, #28]
 8002fde:	9300      	str	r3, [sp, #0]
 8002fe0:	2319      	movs	r3, #25
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	490f      	ldr	r1, [pc, #60]	@ (8003024 <HAL_I2C_IsDeviceReady+0x254>)
 8002fe6:	68f8      	ldr	r0, [r7, #12]
 8002fe8:	f000 f9f0 	bl	80033cc <I2C_WaitOnFlagUntilTimeout>
 8002fec:	4603      	mov	r3, r0
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d001      	beq.n	8002ff6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e012      	b.n	800301c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002ff6:	69bb      	ldr	r3, [r7, #24]
 8002ff8:	3301      	adds	r3, #1
 8002ffa:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002ffc:	69ba      	ldr	r2, [r7, #24]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	429a      	cmp	r2, r3
 8003002:	f4ff af32 	bcc.w	8002e6a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	2220      	movs	r2, #32
 800300a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	2200      	movs	r2, #0
 8003012:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003016:	2301      	movs	r3, #1
 8003018:	e000      	b.n	800301c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800301a:	2302      	movs	r3, #2
  }
}
 800301c:	4618      	mov	r0, r3
 800301e:	3720      	adds	r7, #32
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}
 8003024:	00100002 	.word	0x00100002
 8003028:	ffff0000 	.word	0xffff0000

0800302c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800302c:	b480      	push	{r7}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003034:	bf00      	nop
 8003036:	370c      	adds	r7, #12
 8003038:	46bd      	mov	sp, r7
 800303a:	bc80      	pop	{r7}
 800303c:	4770      	bx	lr

0800303e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800303e:	b480      	push	{r7}
 8003040:	b083      	sub	sp, #12
 8003042:	af00      	add	r7, sp, #0
 8003044:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003046:	bf00      	nop
 8003048:	370c      	adds	r7, #12
 800304a:	46bd      	mov	sp, r7
 800304c:	bc80      	pop	{r7}
 800304e:	4770      	bx	lr

08003050 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003050:	b480      	push	{r7}
 8003052:	b083      	sub	sp, #12
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003058:	bf00      	nop
 800305a:	370c      	adds	r7, #12
 800305c:	46bd      	mov	sp, r7
 800305e:	bc80      	pop	{r7}
 8003060:	4770      	bx	lr

08003062 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003062:	b480      	push	{r7}
 8003064:	b083      	sub	sp, #12
 8003066:	af00      	add	r7, sp, #0
 8003068:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800306a:	bf00      	nop
 800306c:	370c      	adds	r7, #12
 800306e:	46bd      	mov	sp, r7
 8003070:	bc80      	pop	{r7}
 8003072:	4770      	bx	lr

08003074 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b088      	sub	sp, #32
 8003078:	af02      	add	r7, sp, #8
 800307a:	60f8      	str	r0, [r7, #12]
 800307c:	4608      	mov	r0, r1
 800307e:	4611      	mov	r1, r2
 8003080:	461a      	mov	r2, r3
 8003082:	4603      	mov	r3, r0
 8003084:	817b      	strh	r3, [r7, #10]
 8003086:	460b      	mov	r3, r1
 8003088:	813b      	strh	r3, [r7, #8]
 800308a:	4613      	mov	r3, r2
 800308c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800309c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800309e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a0:	9300      	str	r3, [sp, #0]
 80030a2:	6a3b      	ldr	r3, [r7, #32]
 80030a4:	2200      	movs	r2, #0
 80030a6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80030aa:	68f8      	ldr	r0, [r7, #12]
 80030ac:	f000 f98e 	bl	80033cc <I2C_WaitOnFlagUntilTimeout>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d00d      	beq.n	80030d2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030c4:	d103      	bne.n	80030ce <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030cc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	e05f      	b.n	8003192 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80030d2:	897b      	ldrh	r3, [r7, #10]
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	461a      	mov	r2, r3
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80030e0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80030e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e4:	6a3a      	ldr	r2, [r7, #32]
 80030e6:	492d      	ldr	r1, [pc, #180]	@ (800319c <I2C_RequestMemoryWrite+0x128>)
 80030e8:	68f8      	ldr	r0, [r7, #12]
 80030ea:	f000 f9e9 	bl	80034c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80030ee:	4603      	mov	r3, r0
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d001      	beq.n	80030f8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	e04c      	b.n	8003192 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030f8:	2300      	movs	r3, #0
 80030fa:	617b      	str	r3, [r7, #20]
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	695b      	ldr	r3, [r3, #20]
 8003102:	617b      	str	r3, [r7, #20]
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	699b      	ldr	r3, [r3, #24]
 800310a:	617b      	str	r3, [r7, #20]
 800310c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800310e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003110:	6a39      	ldr	r1, [r7, #32]
 8003112:	68f8      	ldr	r0, [r7, #12]
 8003114:	f000 fa74 	bl	8003600 <I2C_WaitOnTXEFlagUntilTimeout>
 8003118:	4603      	mov	r3, r0
 800311a:	2b00      	cmp	r3, #0
 800311c:	d00d      	beq.n	800313a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003122:	2b04      	cmp	r3, #4
 8003124:	d107      	bne.n	8003136 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003134:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	e02b      	b.n	8003192 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800313a:	88fb      	ldrh	r3, [r7, #6]
 800313c:	2b01      	cmp	r3, #1
 800313e:	d105      	bne.n	800314c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003140:	893b      	ldrh	r3, [r7, #8]
 8003142:	b2da      	uxtb	r2, r3
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	611a      	str	r2, [r3, #16]
 800314a:	e021      	b.n	8003190 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800314c:	893b      	ldrh	r3, [r7, #8]
 800314e:	0a1b      	lsrs	r3, r3, #8
 8003150:	b29b      	uxth	r3, r3
 8003152:	b2da      	uxtb	r2, r3
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800315a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800315c:	6a39      	ldr	r1, [r7, #32]
 800315e:	68f8      	ldr	r0, [r7, #12]
 8003160:	f000 fa4e 	bl	8003600 <I2C_WaitOnTXEFlagUntilTimeout>
 8003164:	4603      	mov	r3, r0
 8003166:	2b00      	cmp	r3, #0
 8003168:	d00d      	beq.n	8003186 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800316e:	2b04      	cmp	r3, #4
 8003170:	d107      	bne.n	8003182 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003180:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	e005      	b.n	8003192 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003186:	893b      	ldrh	r3, [r7, #8]
 8003188:	b2da      	uxtb	r2, r3
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003190:	2300      	movs	r3, #0
}
 8003192:	4618      	mov	r0, r3
 8003194:	3718      	adds	r7, #24
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}
 800319a:	bf00      	nop
 800319c:	00010002 	.word	0x00010002

080031a0 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b086      	sub	sp, #24
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ac:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031b4:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80031bc:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031c2:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	685a      	ldr	r2, [r3, #4]
 80031ca:	697b      	ldr	r3, [r7, #20]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80031d2:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d003      	beq.n	80031e4 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031e0:	2200      	movs	r2, #0
 80031e2:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d003      	beq.n	80031f4 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80031ec:	697b      	ldr	r3, [r7, #20]
 80031ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031f0:	2200      	movs	r2, #0
 80031f2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 80031f4:	7cfb      	ldrb	r3, [r7, #19]
 80031f6:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 80031fa:	2b21      	cmp	r3, #33	@ 0x21
 80031fc:	d007      	beq.n	800320e <I2C_DMAXferCplt+0x6e>
 80031fe:	7cfb      	ldrb	r3, [r7, #19]
 8003200:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8003204:	2b22      	cmp	r3, #34	@ 0x22
 8003206:	d131      	bne.n	800326c <I2C_DMAXferCplt+0xcc>
 8003208:	7cbb      	ldrb	r3, [r7, #18]
 800320a:	2b20      	cmp	r3, #32
 800320c:	d12e      	bne.n	800326c <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	685a      	ldr	r2, [r3, #4]
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800321c:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	2200      	movs	r2, #0
 8003222:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8003224:	7cfb      	ldrb	r3, [r7, #19]
 8003226:	2b29      	cmp	r3, #41	@ 0x29
 8003228:	d10a      	bne.n	8003240 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800322a:	697b      	ldr	r3, [r7, #20]
 800322c:	2221      	movs	r2, #33	@ 0x21
 800322e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	2228      	movs	r2, #40	@ 0x28
 8003234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003238:	6978      	ldr	r0, [r7, #20]
 800323a:	f7ff ff00 	bl	800303e <HAL_I2C_SlaveTxCpltCallback>
 800323e:	e00c      	b.n	800325a <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003240:	7cfb      	ldrb	r3, [r7, #19]
 8003242:	2b2a      	cmp	r3, #42	@ 0x2a
 8003244:	d109      	bne.n	800325a <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	2222      	movs	r2, #34	@ 0x22
 800324a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	2228      	movs	r2, #40	@ 0x28
 8003250:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003254:	6978      	ldr	r0, [r7, #20]
 8003256:	f7ff fefb 	bl	8003050 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	685a      	ldr	r2, [r3, #4]
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003268:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800326a:	e074      	b.n	8003356 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003272:	b2db      	uxtb	r3, r3
 8003274:	2b00      	cmp	r3, #0
 8003276:	d06e      	beq.n	8003356 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800327c:	b29b      	uxth	r3, r3
 800327e:	2b01      	cmp	r3, #1
 8003280:	d107      	bne.n	8003292 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003282:	697b      	ldr	r3, [r7, #20]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003290:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	685a      	ldr	r2, [r3, #4]
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80032a0:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80032a8:	d009      	beq.n	80032be <I2C_DMAXferCplt+0x11e>
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2b08      	cmp	r3, #8
 80032ae:	d006      	beq.n	80032be <I2C_DMAXferCplt+0x11e>
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80032b6:	d002      	beq.n	80032be <I2C_DMAXferCplt+0x11e>
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	2b20      	cmp	r3, #32
 80032bc:	d107      	bne.n	80032ce <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032be:	697b      	ldr	r3, [r7, #20]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032cc:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	685a      	ldr	r2, [r3, #4]
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80032dc:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	685a      	ldr	r2, [r3, #4]
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80032ec:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	2200      	movs	r2, #0
 80032f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d003      	beq.n	8003304 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 80032fc:	6978      	ldr	r0, [r7, #20]
 80032fe:	f7fd fafb 	bl	80008f8 <HAL_I2C_ErrorCallback>
}
 8003302:	e028      	b.n	8003356 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	2220      	movs	r2, #32
 8003308:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003312:	b2db      	uxtb	r3, r3
 8003314:	2b40      	cmp	r3, #64	@ 0x40
 8003316:	d10a      	bne.n	800332e <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	2200      	movs	r2, #0
 800331c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	2200      	movs	r2, #0
 8003324:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8003326:	6978      	ldr	r0, [r7, #20]
 8003328:	f7ff fe9b 	bl	8003062 <HAL_I2C_MemRxCpltCallback>
}
 800332c:	e013      	b.n	8003356 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	2200      	movs	r2, #0
 8003332:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	2b08      	cmp	r3, #8
 800333a:	d002      	beq.n	8003342 <I2C_DMAXferCplt+0x1a2>
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2b20      	cmp	r3, #32
 8003340:	d103      	bne.n	800334a <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	2200      	movs	r2, #0
 8003346:	631a      	str	r2, [r3, #48]	@ 0x30
 8003348:	e002      	b.n	8003350 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	2212      	movs	r2, #18
 800334e:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8003350:	6978      	ldr	r0, [r7, #20]
 8003352:	f7ff fe6b 	bl	800302c <HAL_I2C_MasterRxCpltCallback>
}
 8003356:	bf00      	nop
 8003358:	3718      	adds	r7, #24
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}

0800335e <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800335e:	b580      	push	{r7, lr}
 8003360:	b084      	sub	sp, #16
 8003362:	af00      	add	r7, sp, #0
 8003364:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800336a:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003370:	2b00      	cmp	r3, #0
 8003372:	d003      	beq.n	800337c <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003378:	2200      	movs	r2, #0
 800337a:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003380:	2b00      	cmp	r3, #0
 8003382:	d003      	beq.n	800338c <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003388:	2200      	movs	r2, #0
 800338a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800339a:	601a      	str	r2, [r3, #0]

  hi2c->XferCount       = 0U;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2200      	movs	r2, #0
 80033a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2220      	movs	r2, #32
 80033a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2200      	movs	r2, #0
 80033ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b6:	f043 0210 	orr.w	r2, r3, #16
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ErrorCallback(hi2c);
#else
  HAL_I2C_ErrorCallback(hi2c);
 80033be:	68f8      	ldr	r0, [r7, #12]
 80033c0:	f7fd fa9a 	bl	80008f8 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80033c4:	bf00      	nop
 80033c6:	3710      	adds	r7, #16
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}

080033cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b084      	sub	sp, #16
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	60f8      	str	r0, [r7, #12]
 80033d4:	60b9      	str	r1, [r7, #8]
 80033d6:	603b      	str	r3, [r7, #0]
 80033d8:	4613      	mov	r3, r2
 80033da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033dc:	e048      	b.n	8003470 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033e4:	d044      	beq.n	8003470 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033e6:	f7fd fffb 	bl	80013e0 <HAL_GetTick>
 80033ea:	4602      	mov	r2, r0
 80033ec:	69bb      	ldr	r3, [r7, #24]
 80033ee:	1ad3      	subs	r3, r2, r3
 80033f0:	683a      	ldr	r2, [r7, #0]
 80033f2:	429a      	cmp	r2, r3
 80033f4:	d302      	bcc.n	80033fc <I2C_WaitOnFlagUntilTimeout+0x30>
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d139      	bne.n	8003470 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	0c1b      	lsrs	r3, r3, #16
 8003400:	b2db      	uxtb	r3, r3
 8003402:	2b01      	cmp	r3, #1
 8003404:	d10d      	bne.n	8003422 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	695b      	ldr	r3, [r3, #20]
 800340c:	43da      	mvns	r2, r3
 800340e:	68bb      	ldr	r3, [r7, #8]
 8003410:	4013      	ands	r3, r2
 8003412:	b29b      	uxth	r3, r3
 8003414:	2b00      	cmp	r3, #0
 8003416:	bf0c      	ite	eq
 8003418:	2301      	moveq	r3, #1
 800341a:	2300      	movne	r3, #0
 800341c:	b2db      	uxtb	r3, r3
 800341e:	461a      	mov	r2, r3
 8003420:	e00c      	b.n	800343c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	699b      	ldr	r3, [r3, #24]
 8003428:	43da      	mvns	r2, r3
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	4013      	ands	r3, r2
 800342e:	b29b      	uxth	r3, r3
 8003430:	2b00      	cmp	r3, #0
 8003432:	bf0c      	ite	eq
 8003434:	2301      	moveq	r3, #1
 8003436:	2300      	movne	r3, #0
 8003438:	b2db      	uxtb	r3, r3
 800343a:	461a      	mov	r2, r3
 800343c:	79fb      	ldrb	r3, [r7, #7]
 800343e:	429a      	cmp	r2, r3
 8003440:	d116      	bne.n	8003470 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2200      	movs	r2, #0
 8003446:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2220      	movs	r2, #32
 800344c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2200      	movs	r2, #0
 8003454:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800345c:	f043 0220 	orr.w	r2, r3, #32
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2200      	movs	r2, #0
 8003468:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	e023      	b.n	80034b8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	0c1b      	lsrs	r3, r3, #16
 8003474:	b2db      	uxtb	r3, r3
 8003476:	2b01      	cmp	r3, #1
 8003478:	d10d      	bne.n	8003496 <I2C_WaitOnFlagUntilTimeout+0xca>
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	695b      	ldr	r3, [r3, #20]
 8003480:	43da      	mvns	r2, r3
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	4013      	ands	r3, r2
 8003486:	b29b      	uxth	r3, r3
 8003488:	2b00      	cmp	r3, #0
 800348a:	bf0c      	ite	eq
 800348c:	2301      	moveq	r3, #1
 800348e:	2300      	movne	r3, #0
 8003490:	b2db      	uxtb	r3, r3
 8003492:	461a      	mov	r2, r3
 8003494:	e00c      	b.n	80034b0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	699b      	ldr	r3, [r3, #24]
 800349c:	43da      	mvns	r2, r3
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	4013      	ands	r3, r2
 80034a2:	b29b      	uxth	r3, r3
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	bf0c      	ite	eq
 80034a8:	2301      	moveq	r3, #1
 80034aa:	2300      	movne	r3, #0
 80034ac:	b2db      	uxtb	r3, r3
 80034ae:	461a      	mov	r2, r3
 80034b0:	79fb      	ldrb	r3, [r7, #7]
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d093      	beq.n	80033de <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80034b6:	2300      	movs	r3, #0
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	3710      	adds	r7, #16
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}

080034c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b084      	sub	sp, #16
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	60f8      	str	r0, [r7, #12]
 80034c8:	60b9      	str	r1, [r7, #8]
 80034ca:	607a      	str	r2, [r7, #4]
 80034cc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80034ce:	e071      	b.n	80035b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	695b      	ldr	r3, [r3, #20]
 80034d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034de:	d123      	bne.n	8003528 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034ee:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80034f8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2200      	movs	r2, #0
 80034fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2220      	movs	r2, #32
 8003504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2200      	movs	r2, #0
 800350c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003514:	f043 0204 	orr.w	r2, r3, #4
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2200      	movs	r2, #0
 8003520:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	e067      	b.n	80035f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800352e:	d041      	beq.n	80035b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003530:	f7fd ff56 	bl	80013e0 <HAL_GetTick>
 8003534:	4602      	mov	r2, r0
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	687a      	ldr	r2, [r7, #4]
 800353c:	429a      	cmp	r2, r3
 800353e:	d302      	bcc.n	8003546 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d136      	bne.n	80035b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	0c1b      	lsrs	r3, r3, #16
 800354a:	b2db      	uxtb	r3, r3
 800354c:	2b01      	cmp	r3, #1
 800354e:	d10c      	bne.n	800356a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	695b      	ldr	r3, [r3, #20]
 8003556:	43da      	mvns	r2, r3
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	4013      	ands	r3, r2
 800355c:	b29b      	uxth	r3, r3
 800355e:	2b00      	cmp	r3, #0
 8003560:	bf14      	ite	ne
 8003562:	2301      	movne	r3, #1
 8003564:	2300      	moveq	r3, #0
 8003566:	b2db      	uxtb	r3, r3
 8003568:	e00b      	b.n	8003582 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	699b      	ldr	r3, [r3, #24]
 8003570:	43da      	mvns	r2, r3
 8003572:	68bb      	ldr	r3, [r7, #8]
 8003574:	4013      	ands	r3, r2
 8003576:	b29b      	uxth	r3, r3
 8003578:	2b00      	cmp	r3, #0
 800357a:	bf14      	ite	ne
 800357c:	2301      	movne	r3, #1
 800357e:	2300      	moveq	r3, #0
 8003580:	b2db      	uxtb	r3, r3
 8003582:	2b00      	cmp	r3, #0
 8003584:	d016      	beq.n	80035b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2200      	movs	r2, #0
 800358a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2220      	movs	r2, #32
 8003590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2200      	movs	r2, #0
 8003598:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035a0:	f043 0220 	orr.w	r2, r3, #32
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	2200      	movs	r2, #0
 80035ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	e021      	b.n	80035f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	0c1b      	lsrs	r3, r3, #16
 80035b8:	b2db      	uxtb	r3, r3
 80035ba:	2b01      	cmp	r3, #1
 80035bc:	d10c      	bne.n	80035d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	695b      	ldr	r3, [r3, #20]
 80035c4:	43da      	mvns	r2, r3
 80035c6:	68bb      	ldr	r3, [r7, #8]
 80035c8:	4013      	ands	r3, r2
 80035ca:	b29b      	uxth	r3, r3
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	bf14      	ite	ne
 80035d0:	2301      	movne	r3, #1
 80035d2:	2300      	moveq	r3, #0
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	e00b      	b.n	80035f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	699b      	ldr	r3, [r3, #24]
 80035de:	43da      	mvns	r2, r3
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	4013      	ands	r3, r2
 80035e4:	b29b      	uxth	r3, r3
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	bf14      	ite	ne
 80035ea:	2301      	movne	r3, #1
 80035ec:	2300      	moveq	r3, #0
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	f47f af6d 	bne.w	80034d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80035f6:	2300      	movs	r3, #0
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3710      	adds	r7, #16
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}

08003600 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b084      	sub	sp, #16
 8003604:	af00      	add	r7, sp, #0
 8003606:	60f8      	str	r0, [r7, #12]
 8003608:	60b9      	str	r1, [r7, #8]
 800360a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800360c:	e034      	b.n	8003678 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800360e:	68f8      	ldr	r0, [r7, #12]
 8003610:	f000 f886 	bl	8003720 <I2C_IsAcknowledgeFailed>
 8003614:	4603      	mov	r3, r0
 8003616:	2b00      	cmp	r3, #0
 8003618:	d001      	beq.n	800361e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e034      	b.n	8003688 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003624:	d028      	beq.n	8003678 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003626:	f7fd fedb 	bl	80013e0 <HAL_GetTick>
 800362a:	4602      	mov	r2, r0
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	1ad3      	subs	r3, r2, r3
 8003630:	68ba      	ldr	r2, [r7, #8]
 8003632:	429a      	cmp	r2, r3
 8003634:	d302      	bcc.n	800363c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d11d      	bne.n	8003678 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	695b      	ldr	r3, [r3, #20]
 8003642:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003646:	2b80      	cmp	r3, #128	@ 0x80
 8003648:	d016      	beq.n	8003678 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2200      	movs	r2, #0
 800364e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2220      	movs	r2, #32
 8003654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2200      	movs	r2, #0
 800365c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003664:	f043 0220 	orr.w	r2, r3, #32
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2200      	movs	r2, #0
 8003670:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e007      	b.n	8003688 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	695b      	ldr	r3, [r3, #20]
 800367e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003682:	2b80      	cmp	r3, #128	@ 0x80
 8003684:	d1c3      	bne.n	800360e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003686:	2300      	movs	r3, #0
}
 8003688:	4618      	mov	r0, r3
 800368a:	3710      	adds	r7, #16
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}

08003690 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b084      	sub	sp, #16
 8003694:	af00      	add	r7, sp, #0
 8003696:	60f8      	str	r0, [r7, #12]
 8003698:	60b9      	str	r1, [r7, #8]
 800369a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800369c:	e034      	b.n	8003708 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800369e:	68f8      	ldr	r0, [r7, #12]
 80036a0:	f000 f83e 	bl	8003720 <I2C_IsAcknowledgeFailed>
 80036a4:	4603      	mov	r3, r0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d001      	beq.n	80036ae <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e034      	b.n	8003718 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036b4:	d028      	beq.n	8003708 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036b6:	f7fd fe93 	bl	80013e0 <HAL_GetTick>
 80036ba:	4602      	mov	r2, r0
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	1ad3      	subs	r3, r2, r3
 80036c0:	68ba      	ldr	r2, [r7, #8]
 80036c2:	429a      	cmp	r2, r3
 80036c4:	d302      	bcc.n	80036cc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d11d      	bne.n	8003708 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	695b      	ldr	r3, [r3, #20]
 80036d2:	f003 0304 	and.w	r3, r3, #4
 80036d6:	2b04      	cmp	r3, #4
 80036d8:	d016      	beq.n	8003708 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2200      	movs	r2, #0
 80036de:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2220      	movs	r2, #32
 80036e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2200      	movs	r2, #0
 80036ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036f4:	f043 0220 	orr.w	r2, r3, #32
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2200      	movs	r2, #0
 8003700:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	e007      	b.n	8003718 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	695b      	ldr	r3, [r3, #20]
 800370e:	f003 0304 	and.w	r3, r3, #4
 8003712:	2b04      	cmp	r3, #4
 8003714:	d1c3      	bne.n	800369e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003716:	2300      	movs	r3, #0
}
 8003718:	4618      	mov	r0, r3
 800371a:	3710      	adds	r7, #16
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}

08003720 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003720:	b480      	push	{r7}
 8003722:	b083      	sub	sp, #12
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	695b      	ldr	r3, [r3, #20]
 800372e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003732:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003736:	d11b      	bne.n	8003770 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003740:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2200      	movs	r2, #0
 8003746:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2220      	movs	r2, #32
 800374c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2200      	movs	r2, #0
 8003754:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800375c:	f043 0204 	orr.w	r2, r3, #4
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2200      	movs	r2, #0
 8003768:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e000      	b.n	8003772 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003770:	2300      	movs	r3, #0
}
 8003772:	4618      	mov	r0, r3
 8003774:	370c      	adds	r7, #12
 8003776:	46bd      	mov	sp, r7
 8003778:	bc80      	pop	{r7}
 800377a:	4770      	bx	lr

0800377c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b086      	sub	sp, #24
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d101      	bne.n	800378e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e35a      	b.n	8003e44 <HAL_RCC_OscConfig+0x6c8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d01c      	beq.n	80037d0 <HAL_RCC_OscConfig+0x54>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f003 0301 	and.w	r3, r3, #1
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d116      	bne.n	80037d0 <HAL_RCC_OscConfig+0x54>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 0302 	and.w	r3, r3, #2
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d110      	bne.n	80037d0 <HAL_RCC_OscConfig+0x54>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 0308 	and.w	r3, r3, #8
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d10a      	bne.n	80037d0 <HAL_RCC_OscConfig+0x54>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0304 	and.w	r3, r3, #4
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d104      	bne.n	80037d0 <HAL_RCC_OscConfig+0x54>
 80037c6:	f240 1165 	movw	r1, #357	@ 0x165
 80037ca:	488f      	ldr	r0, [pc, #572]	@ (8003a08 <HAL_RCC_OscConfig+0x28c>)
 80037cc:	f7fd f8da 	bl	8000984 <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 0301 	and.w	r3, r3, #1
 80037d8:	2b00      	cmp	r3, #0
 80037da:	f000 809a 	beq.w	8003912 <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d00e      	beq.n	8003804 <HAL_RCC_OscConfig+0x88>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037ee:	d009      	beq.n	8003804 <HAL_RCC_OscConfig+0x88>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80037f8:	d004      	beq.n	8003804 <HAL_RCC_OscConfig+0x88>
 80037fa:	f240 116b 	movw	r1, #363	@ 0x16b
 80037fe:	4882      	ldr	r0, [pc, #520]	@ (8003a08 <HAL_RCC_OscConfig+0x28c>)
 8003800:	f7fd f8c0 	bl	8000984 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003804:	4b81      	ldr	r3, [pc, #516]	@ (8003a0c <HAL_RCC_OscConfig+0x290>)
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	f003 030c 	and.w	r3, r3, #12
 800380c:	2b04      	cmp	r3, #4
 800380e:	d00c      	beq.n	800382a <HAL_RCC_OscConfig+0xae>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003810:	4b7e      	ldr	r3, [pc, #504]	@ (8003a0c <HAL_RCC_OscConfig+0x290>)
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	f003 030c 	and.w	r3, r3, #12
 8003818:	2b08      	cmp	r3, #8
 800381a:	d112      	bne.n	8003842 <HAL_RCC_OscConfig+0xc6>
 800381c:	4b7b      	ldr	r3, [pc, #492]	@ (8003a0c <HAL_RCC_OscConfig+0x290>)
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003824:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003828:	d10b      	bne.n	8003842 <HAL_RCC_OscConfig+0xc6>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800382a:	4b78      	ldr	r3, [pc, #480]	@ (8003a0c <HAL_RCC_OscConfig+0x290>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003832:	2b00      	cmp	r3, #0
 8003834:	d06c      	beq.n	8003910 <HAL_RCC_OscConfig+0x194>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d168      	bne.n	8003910 <HAL_RCC_OscConfig+0x194>
      {
        return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e300      	b.n	8003e44 <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800384a:	d106      	bne.n	800385a <HAL_RCC_OscConfig+0xde>
 800384c:	4b6f      	ldr	r3, [pc, #444]	@ (8003a0c <HAL_RCC_OscConfig+0x290>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a6e      	ldr	r2, [pc, #440]	@ (8003a0c <HAL_RCC_OscConfig+0x290>)
 8003852:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003856:	6013      	str	r3, [r2, #0]
 8003858:	e02e      	b.n	80038b8 <HAL_RCC_OscConfig+0x13c>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d10c      	bne.n	800387c <HAL_RCC_OscConfig+0x100>
 8003862:	4b6a      	ldr	r3, [pc, #424]	@ (8003a0c <HAL_RCC_OscConfig+0x290>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a69      	ldr	r2, [pc, #420]	@ (8003a0c <HAL_RCC_OscConfig+0x290>)
 8003868:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800386c:	6013      	str	r3, [r2, #0]
 800386e:	4b67      	ldr	r3, [pc, #412]	@ (8003a0c <HAL_RCC_OscConfig+0x290>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a66      	ldr	r2, [pc, #408]	@ (8003a0c <HAL_RCC_OscConfig+0x290>)
 8003874:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003878:	6013      	str	r3, [r2, #0]
 800387a:	e01d      	b.n	80038b8 <HAL_RCC_OscConfig+0x13c>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003884:	d10c      	bne.n	80038a0 <HAL_RCC_OscConfig+0x124>
 8003886:	4b61      	ldr	r3, [pc, #388]	@ (8003a0c <HAL_RCC_OscConfig+0x290>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4a60      	ldr	r2, [pc, #384]	@ (8003a0c <HAL_RCC_OscConfig+0x290>)
 800388c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003890:	6013      	str	r3, [r2, #0]
 8003892:	4b5e      	ldr	r3, [pc, #376]	@ (8003a0c <HAL_RCC_OscConfig+0x290>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a5d      	ldr	r2, [pc, #372]	@ (8003a0c <HAL_RCC_OscConfig+0x290>)
 8003898:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800389c:	6013      	str	r3, [r2, #0]
 800389e:	e00b      	b.n	80038b8 <HAL_RCC_OscConfig+0x13c>
 80038a0:	4b5a      	ldr	r3, [pc, #360]	@ (8003a0c <HAL_RCC_OscConfig+0x290>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a59      	ldr	r2, [pc, #356]	@ (8003a0c <HAL_RCC_OscConfig+0x290>)
 80038a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038aa:	6013      	str	r3, [r2, #0]
 80038ac:	4b57      	ldr	r3, [pc, #348]	@ (8003a0c <HAL_RCC_OscConfig+0x290>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a56      	ldr	r2, [pc, #344]	@ (8003a0c <HAL_RCC_OscConfig+0x290>)
 80038b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038b6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d013      	beq.n	80038e8 <HAL_RCC_OscConfig+0x16c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038c0:	f7fd fd8e 	bl	80013e0 <HAL_GetTick>
 80038c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038c6:	e008      	b.n	80038da <HAL_RCC_OscConfig+0x15e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038c8:	f7fd fd8a 	bl	80013e0 <HAL_GetTick>
 80038cc:	4602      	mov	r2, r0
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	2b64      	cmp	r3, #100	@ 0x64
 80038d4:	d901      	bls.n	80038da <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 80038d6:	2303      	movs	r3, #3
 80038d8:	e2b4      	b.n	8003e44 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038da:	4b4c      	ldr	r3, [pc, #304]	@ (8003a0c <HAL_RCC_OscConfig+0x290>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d0f0      	beq.n	80038c8 <HAL_RCC_OscConfig+0x14c>
 80038e6:	e014      	b.n	8003912 <HAL_RCC_OscConfig+0x196>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038e8:	f7fd fd7a 	bl	80013e0 <HAL_GetTick>
 80038ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038ee:	e008      	b.n	8003902 <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038f0:	f7fd fd76 	bl	80013e0 <HAL_GetTick>
 80038f4:	4602      	mov	r2, r0
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	1ad3      	subs	r3, r2, r3
 80038fa:	2b64      	cmp	r3, #100	@ 0x64
 80038fc:	d901      	bls.n	8003902 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80038fe:	2303      	movs	r3, #3
 8003900:	e2a0      	b.n	8003e44 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003902:	4b42      	ldr	r3, [pc, #264]	@ (8003a0c <HAL_RCC_OscConfig+0x290>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800390a:	2b00      	cmp	r3, #0
 800390c:	d1f0      	bne.n	80038f0 <HAL_RCC_OscConfig+0x174>
 800390e:	e000      	b.n	8003912 <HAL_RCC_OscConfig+0x196>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003910:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 0302 	and.w	r3, r3, #2
 800391a:	2b00      	cmp	r3, #0
 800391c:	f000 8080 	beq.w	8003a20 <HAL_RCC_OscConfig+0x2a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	691b      	ldr	r3, [r3, #16]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d008      	beq.n	800393a <HAL_RCC_OscConfig+0x1be>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	691b      	ldr	r3, [r3, #16]
 800392c:	2b01      	cmp	r3, #1
 800392e:	d004      	beq.n	800393a <HAL_RCC_OscConfig+0x1be>
 8003930:	f240 119f 	movw	r1, #415	@ 0x19f
 8003934:	4834      	ldr	r0, [pc, #208]	@ (8003a08 <HAL_RCC_OscConfig+0x28c>)
 8003936:	f7fd f825 	bl	8000984 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	695b      	ldr	r3, [r3, #20]
 800393e:	2b1f      	cmp	r3, #31
 8003940:	d904      	bls.n	800394c <HAL_RCC_OscConfig+0x1d0>
 8003942:	f44f 71d0 	mov.w	r1, #416	@ 0x1a0
 8003946:	4830      	ldr	r0, [pc, #192]	@ (8003a08 <HAL_RCC_OscConfig+0x28c>)
 8003948:	f7fd f81c 	bl	8000984 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800394c:	4b2f      	ldr	r3, [pc, #188]	@ (8003a0c <HAL_RCC_OscConfig+0x290>)
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	f003 030c 	and.w	r3, r3, #12
 8003954:	2b00      	cmp	r3, #0
 8003956:	d00b      	beq.n	8003970 <HAL_RCC_OscConfig+0x1f4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003958:	4b2c      	ldr	r3, [pc, #176]	@ (8003a0c <HAL_RCC_OscConfig+0x290>)
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	f003 030c 	and.w	r3, r3, #12
 8003960:	2b08      	cmp	r3, #8
 8003962:	d11c      	bne.n	800399e <HAL_RCC_OscConfig+0x222>
 8003964:	4b29      	ldr	r3, [pc, #164]	@ (8003a0c <HAL_RCC_OscConfig+0x290>)
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800396c:	2b00      	cmp	r3, #0
 800396e:	d116      	bne.n	800399e <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003970:	4b26      	ldr	r3, [pc, #152]	@ (8003a0c <HAL_RCC_OscConfig+0x290>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f003 0302 	and.w	r3, r3, #2
 8003978:	2b00      	cmp	r3, #0
 800397a:	d005      	beq.n	8003988 <HAL_RCC_OscConfig+0x20c>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	691b      	ldr	r3, [r3, #16]
 8003980:	2b01      	cmp	r3, #1
 8003982:	d001      	beq.n	8003988 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e25d      	b.n	8003e44 <HAL_RCC_OscConfig+0x6c8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003988:	4b20      	ldr	r3, [pc, #128]	@ (8003a0c <HAL_RCC_OscConfig+0x290>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	695b      	ldr	r3, [r3, #20]
 8003994:	00db      	lsls	r3, r3, #3
 8003996:	491d      	ldr	r1, [pc, #116]	@ (8003a0c <HAL_RCC_OscConfig+0x290>)
 8003998:	4313      	orrs	r3, r2
 800399a:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800399c:	e040      	b.n	8003a20 <HAL_RCC_OscConfig+0x2a4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	691b      	ldr	r3, [r3, #16]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d020      	beq.n	80039e8 <HAL_RCC_OscConfig+0x26c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039a6:	4b1a      	ldr	r3, [pc, #104]	@ (8003a10 <HAL_RCC_OscConfig+0x294>)
 80039a8:	2201      	movs	r2, #1
 80039aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039ac:	f7fd fd18 	bl	80013e0 <HAL_GetTick>
 80039b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039b2:	e008      	b.n	80039c6 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039b4:	f7fd fd14 	bl	80013e0 <HAL_GetTick>
 80039b8:	4602      	mov	r2, r0
 80039ba:	693b      	ldr	r3, [r7, #16]
 80039bc:	1ad3      	subs	r3, r2, r3
 80039be:	2b02      	cmp	r3, #2
 80039c0:	d901      	bls.n	80039c6 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 80039c2:	2303      	movs	r3, #3
 80039c4:	e23e      	b.n	8003e44 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039c6:	4b11      	ldr	r3, [pc, #68]	@ (8003a0c <HAL_RCC_OscConfig+0x290>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f003 0302 	and.w	r3, r3, #2
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d0f0      	beq.n	80039b4 <HAL_RCC_OscConfig+0x238>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039d2:	4b0e      	ldr	r3, [pc, #56]	@ (8003a0c <HAL_RCC_OscConfig+0x290>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	695b      	ldr	r3, [r3, #20]
 80039de:	00db      	lsls	r3, r3, #3
 80039e0:	490a      	ldr	r1, [pc, #40]	@ (8003a0c <HAL_RCC_OscConfig+0x290>)
 80039e2:	4313      	orrs	r3, r2
 80039e4:	600b      	str	r3, [r1, #0]
 80039e6:	e01b      	b.n	8003a20 <HAL_RCC_OscConfig+0x2a4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039e8:	4b09      	ldr	r3, [pc, #36]	@ (8003a10 <HAL_RCC_OscConfig+0x294>)
 80039ea:	2200      	movs	r2, #0
 80039ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039ee:	f7fd fcf7 	bl	80013e0 <HAL_GetTick>
 80039f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039f4:	e00e      	b.n	8003a14 <HAL_RCC_OscConfig+0x298>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039f6:	f7fd fcf3 	bl	80013e0 <HAL_GetTick>
 80039fa:	4602      	mov	r2, r0
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	1ad3      	subs	r3, r2, r3
 8003a00:	2b02      	cmp	r3, #2
 8003a02:	d907      	bls.n	8003a14 <HAL_RCC_OscConfig+0x298>
          {
            return HAL_TIMEOUT;
 8003a04:	2303      	movs	r3, #3
 8003a06:	e21d      	b.n	8003e44 <HAL_RCC_OscConfig+0x6c8>
 8003a08:	08008a10 	.word	0x08008a10
 8003a0c:	40021000 	.word	0x40021000
 8003a10:	42420000 	.word	0x42420000
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a14:	4b7d      	ldr	r3, [pc, #500]	@ (8003c0c <HAL_RCC_OscConfig+0x490>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f003 0302 	and.w	r3, r3, #2
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d1ea      	bne.n	80039f6 <HAL_RCC_OscConfig+0x27a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f003 0308 	and.w	r3, r3, #8
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d040      	beq.n	8003aae <HAL_RCC_OscConfig+0x332>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	699b      	ldr	r3, [r3, #24]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d008      	beq.n	8003a46 <HAL_RCC_OscConfig+0x2ca>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	699b      	ldr	r3, [r3, #24]
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d004      	beq.n	8003a46 <HAL_RCC_OscConfig+0x2ca>
 8003a3c:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8003a40:	4873      	ldr	r0, [pc, #460]	@ (8003c10 <HAL_RCC_OscConfig+0x494>)
 8003a42:	f7fc ff9f 	bl	8000984 <assert_failed>

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	699b      	ldr	r3, [r3, #24]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d019      	beq.n	8003a82 <HAL_RCC_OscConfig+0x306>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a4e:	4b71      	ldr	r3, [pc, #452]	@ (8003c14 <HAL_RCC_OscConfig+0x498>)
 8003a50:	2201      	movs	r2, #1
 8003a52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a54:	f7fd fcc4 	bl	80013e0 <HAL_GetTick>
 8003a58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a5a:	e008      	b.n	8003a6e <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a5c:	f7fd fcc0 	bl	80013e0 <HAL_GetTick>
 8003a60:	4602      	mov	r2, r0
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	1ad3      	subs	r3, r2, r3
 8003a66:	2b02      	cmp	r3, #2
 8003a68:	d901      	bls.n	8003a6e <HAL_RCC_OscConfig+0x2f2>
        {
          return HAL_TIMEOUT;
 8003a6a:	2303      	movs	r3, #3
 8003a6c:	e1ea      	b.n	8003e44 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a6e:	4b67      	ldr	r3, [pc, #412]	@ (8003c0c <HAL_RCC_OscConfig+0x490>)
 8003a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a72:	f003 0302 	and.w	r3, r3, #2
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d0f0      	beq.n	8003a5c <HAL_RCC_OscConfig+0x2e0>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003a7a:	2001      	movs	r0, #1
 8003a7c:	f000 fc44 	bl	8004308 <RCC_Delay>
 8003a80:	e015      	b.n	8003aae <HAL_RCC_OscConfig+0x332>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a82:	4b64      	ldr	r3, [pc, #400]	@ (8003c14 <HAL_RCC_OscConfig+0x498>)
 8003a84:	2200      	movs	r2, #0
 8003a86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a88:	f7fd fcaa 	bl	80013e0 <HAL_GetTick>
 8003a8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a8e:	e008      	b.n	8003aa2 <HAL_RCC_OscConfig+0x326>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a90:	f7fd fca6 	bl	80013e0 <HAL_GetTick>
 8003a94:	4602      	mov	r2, r0
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	1ad3      	subs	r3, r2, r3
 8003a9a:	2b02      	cmp	r3, #2
 8003a9c:	d901      	bls.n	8003aa2 <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 8003a9e:	2303      	movs	r3, #3
 8003aa0:	e1d0      	b.n	8003e44 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003aa2:	4b5a      	ldr	r3, [pc, #360]	@ (8003c0c <HAL_RCC_OscConfig+0x490>)
 8003aa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa6:	f003 0302 	and.w	r3, r3, #2
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d1f0      	bne.n	8003a90 <HAL_RCC_OscConfig+0x314>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0304 	and.w	r3, r3, #4
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	f000 80bf 	beq.w	8003c3a <HAL_RCC_OscConfig+0x4be>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003abc:	2300      	movs	r3, #0
 8003abe:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d00c      	beq.n	8003ae2 <HAL_RCC_OscConfig+0x366>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	68db      	ldr	r3, [r3, #12]
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d008      	beq.n	8003ae2 <HAL_RCC_OscConfig+0x366>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	68db      	ldr	r3, [r3, #12]
 8003ad4:	2b05      	cmp	r3, #5
 8003ad6:	d004      	beq.n	8003ae2 <HAL_RCC_OscConfig+0x366>
 8003ad8:	f240 210f 	movw	r1, #527	@ 0x20f
 8003adc:	484c      	ldr	r0, [pc, #304]	@ (8003c10 <HAL_RCC_OscConfig+0x494>)
 8003ade:	f7fc ff51 	bl	8000984 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ae2:	4b4a      	ldr	r3, [pc, #296]	@ (8003c0c <HAL_RCC_OscConfig+0x490>)
 8003ae4:	69db      	ldr	r3, [r3, #28]
 8003ae6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d10d      	bne.n	8003b0a <HAL_RCC_OscConfig+0x38e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003aee:	4b47      	ldr	r3, [pc, #284]	@ (8003c0c <HAL_RCC_OscConfig+0x490>)
 8003af0:	69db      	ldr	r3, [r3, #28]
 8003af2:	4a46      	ldr	r2, [pc, #280]	@ (8003c0c <HAL_RCC_OscConfig+0x490>)
 8003af4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003af8:	61d3      	str	r3, [r2, #28]
 8003afa:	4b44      	ldr	r3, [pc, #272]	@ (8003c0c <HAL_RCC_OscConfig+0x490>)
 8003afc:	69db      	ldr	r3, [r3, #28]
 8003afe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b02:	60bb      	str	r3, [r7, #8]
 8003b04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b06:	2301      	movs	r3, #1
 8003b08:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b0a:	4b43      	ldr	r3, [pc, #268]	@ (8003c18 <HAL_RCC_OscConfig+0x49c>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d118      	bne.n	8003b48 <HAL_RCC_OscConfig+0x3cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b16:	4b40      	ldr	r3, [pc, #256]	@ (8003c18 <HAL_RCC_OscConfig+0x49c>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a3f      	ldr	r2, [pc, #252]	@ (8003c18 <HAL_RCC_OscConfig+0x49c>)
 8003b1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b22:	f7fd fc5d 	bl	80013e0 <HAL_GetTick>
 8003b26:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b28:	e008      	b.n	8003b3c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b2a:	f7fd fc59 	bl	80013e0 <HAL_GetTick>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	1ad3      	subs	r3, r2, r3
 8003b34:	2b64      	cmp	r3, #100	@ 0x64
 8003b36:	d901      	bls.n	8003b3c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003b38:	2303      	movs	r3, #3
 8003b3a:	e183      	b.n	8003e44 <HAL_RCC_OscConfig+0x6c8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b3c:	4b36      	ldr	r3, [pc, #216]	@ (8003c18 <HAL_RCC_OscConfig+0x49c>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d0f0      	beq.n	8003b2a <HAL_RCC_OscConfig+0x3ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	68db      	ldr	r3, [r3, #12]
 8003b4c:	2b01      	cmp	r3, #1
 8003b4e:	d106      	bne.n	8003b5e <HAL_RCC_OscConfig+0x3e2>
 8003b50:	4b2e      	ldr	r3, [pc, #184]	@ (8003c0c <HAL_RCC_OscConfig+0x490>)
 8003b52:	6a1b      	ldr	r3, [r3, #32]
 8003b54:	4a2d      	ldr	r2, [pc, #180]	@ (8003c0c <HAL_RCC_OscConfig+0x490>)
 8003b56:	f043 0301 	orr.w	r3, r3, #1
 8003b5a:	6213      	str	r3, [r2, #32]
 8003b5c:	e02d      	b.n	8003bba <HAL_RCC_OscConfig+0x43e>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	68db      	ldr	r3, [r3, #12]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d10c      	bne.n	8003b80 <HAL_RCC_OscConfig+0x404>
 8003b66:	4b29      	ldr	r3, [pc, #164]	@ (8003c0c <HAL_RCC_OscConfig+0x490>)
 8003b68:	6a1b      	ldr	r3, [r3, #32]
 8003b6a:	4a28      	ldr	r2, [pc, #160]	@ (8003c0c <HAL_RCC_OscConfig+0x490>)
 8003b6c:	f023 0301 	bic.w	r3, r3, #1
 8003b70:	6213      	str	r3, [r2, #32]
 8003b72:	4b26      	ldr	r3, [pc, #152]	@ (8003c0c <HAL_RCC_OscConfig+0x490>)
 8003b74:	6a1b      	ldr	r3, [r3, #32]
 8003b76:	4a25      	ldr	r2, [pc, #148]	@ (8003c0c <HAL_RCC_OscConfig+0x490>)
 8003b78:	f023 0304 	bic.w	r3, r3, #4
 8003b7c:	6213      	str	r3, [r2, #32]
 8003b7e:	e01c      	b.n	8003bba <HAL_RCC_OscConfig+0x43e>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	68db      	ldr	r3, [r3, #12]
 8003b84:	2b05      	cmp	r3, #5
 8003b86:	d10c      	bne.n	8003ba2 <HAL_RCC_OscConfig+0x426>
 8003b88:	4b20      	ldr	r3, [pc, #128]	@ (8003c0c <HAL_RCC_OscConfig+0x490>)
 8003b8a:	6a1b      	ldr	r3, [r3, #32]
 8003b8c:	4a1f      	ldr	r2, [pc, #124]	@ (8003c0c <HAL_RCC_OscConfig+0x490>)
 8003b8e:	f043 0304 	orr.w	r3, r3, #4
 8003b92:	6213      	str	r3, [r2, #32]
 8003b94:	4b1d      	ldr	r3, [pc, #116]	@ (8003c0c <HAL_RCC_OscConfig+0x490>)
 8003b96:	6a1b      	ldr	r3, [r3, #32]
 8003b98:	4a1c      	ldr	r2, [pc, #112]	@ (8003c0c <HAL_RCC_OscConfig+0x490>)
 8003b9a:	f043 0301 	orr.w	r3, r3, #1
 8003b9e:	6213      	str	r3, [r2, #32]
 8003ba0:	e00b      	b.n	8003bba <HAL_RCC_OscConfig+0x43e>
 8003ba2:	4b1a      	ldr	r3, [pc, #104]	@ (8003c0c <HAL_RCC_OscConfig+0x490>)
 8003ba4:	6a1b      	ldr	r3, [r3, #32]
 8003ba6:	4a19      	ldr	r2, [pc, #100]	@ (8003c0c <HAL_RCC_OscConfig+0x490>)
 8003ba8:	f023 0301 	bic.w	r3, r3, #1
 8003bac:	6213      	str	r3, [r2, #32]
 8003bae:	4b17      	ldr	r3, [pc, #92]	@ (8003c0c <HAL_RCC_OscConfig+0x490>)
 8003bb0:	6a1b      	ldr	r3, [r3, #32]
 8003bb2:	4a16      	ldr	r2, [pc, #88]	@ (8003c0c <HAL_RCC_OscConfig+0x490>)
 8003bb4:	f023 0304 	bic.w	r3, r3, #4
 8003bb8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	68db      	ldr	r3, [r3, #12]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d015      	beq.n	8003bee <HAL_RCC_OscConfig+0x472>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bc2:	f7fd fc0d 	bl	80013e0 <HAL_GetTick>
 8003bc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bc8:	e00a      	b.n	8003be0 <HAL_RCC_OscConfig+0x464>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bca:	f7fd fc09 	bl	80013e0 <HAL_GetTick>
 8003bce:	4602      	mov	r2, r0
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	1ad3      	subs	r3, r2, r3
 8003bd4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d901      	bls.n	8003be0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003bdc:	2303      	movs	r3, #3
 8003bde:	e131      	b.n	8003e44 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003be0:	4b0a      	ldr	r3, [pc, #40]	@ (8003c0c <HAL_RCC_OscConfig+0x490>)
 8003be2:	6a1b      	ldr	r3, [r3, #32]
 8003be4:	f003 0302 	and.w	r3, r3, #2
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d0ee      	beq.n	8003bca <HAL_RCC_OscConfig+0x44e>
 8003bec:	e01c      	b.n	8003c28 <HAL_RCC_OscConfig+0x4ac>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bee:	f7fd fbf7 	bl	80013e0 <HAL_GetTick>
 8003bf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bf4:	e012      	b.n	8003c1c <HAL_RCC_OscConfig+0x4a0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bf6:	f7fd fbf3 	bl	80013e0 <HAL_GetTick>
 8003bfa:	4602      	mov	r2, r0
 8003bfc:	693b      	ldr	r3, [r7, #16]
 8003bfe:	1ad3      	subs	r3, r2, r3
 8003c00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d909      	bls.n	8003c1c <HAL_RCC_OscConfig+0x4a0>
        {
          return HAL_TIMEOUT;
 8003c08:	2303      	movs	r3, #3
 8003c0a:	e11b      	b.n	8003e44 <HAL_RCC_OscConfig+0x6c8>
 8003c0c:	40021000 	.word	0x40021000
 8003c10:	08008a10 	.word	0x08008a10
 8003c14:	42420480 	.word	0x42420480
 8003c18:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c1c:	4b8b      	ldr	r3, [pc, #556]	@ (8003e4c <HAL_RCC_OscConfig+0x6d0>)
 8003c1e:	6a1b      	ldr	r3, [r3, #32]
 8003c20:	f003 0302 	and.w	r3, r3, #2
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d1e6      	bne.n	8003bf6 <HAL_RCC_OscConfig+0x47a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003c28:	7dfb      	ldrb	r3, [r7, #23]
 8003c2a:	2b01      	cmp	r3, #1
 8003c2c:	d105      	bne.n	8003c3a <HAL_RCC_OscConfig+0x4be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c2e:	4b87      	ldr	r3, [pc, #540]	@ (8003e4c <HAL_RCC_OscConfig+0x6d0>)
 8003c30:	69db      	ldr	r3, [r3, #28]
 8003c32:	4a86      	ldr	r2, [pc, #536]	@ (8003e4c <HAL_RCC_OscConfig+0x6d0>)
 8003c34:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c38:	61d3      	str	r3, [r2, #28]
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	69db      	ldr	r3, [r3, #28]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d00c      	beq.n	8003c5c <HAL_RCC_OscConfig+0x4e0>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	69db      	ldr	r3, [r3, #28]
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d008      	beq.n	8003c5c <HAL_RCC_OscConfig+0x4e0>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	69db      	ldr	r3, [r3, #28]
 8003c4e:	2b02      	cmp	r3, #2
 8003c50:	d004      	beq.n	8003c5c <HAL_RCC_OscConfig+0x4e0>
 8003c52:	f240 21ad 	movw	r1, #685	@ 0x2ad
 8003c56:	487e      	ldr	r0, [pc, #504]	@ (8003e50 <HAL_RCC_OscConfig+0x6d4>)
 8003c58:	f7fc fe94 	bl	8000984 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	69db      	ldr	r3, [r3, #28]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	f000 80ee 	beq.w	8003e42 <HAL_RCC_OscConfig+0x6c6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c66:	4b79      	ldr	r3, [pc, #484]	@ (8003e4c <HAL_RCC_OscConfig+0x6d0>)
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	f003 030c 	and.w	r3, r3, #12
 8003c6e:	2b08      	cmp	r3, #8
 8003c70:	f000 80ce 	beq.w	8003e10 <HAL_RCC_OscConfig+0x694>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	69db      	ldr	r3, [r3, #28]
 8003c78:	2b02      	cmp	r3, #2
 8003c7a:	f040 80b2 	bne.w	8003de2 <HAL_RCC_OscConfig+0x666>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6a1b      	ldr	r3, [r3, #32]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d009      	beq.n	8003c9a <HAL_RCC_OscConfig+0x51e>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6a1b      	ldr	r3, [r3, #32]
 8003c8a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c8e:	d004      	beq.n	8003c9a <HAL_RCC_OscConfig+0x51e>
 8003c90:	f240 21b6 	movw	r1, #694	@ 0x2b6
 8003c94:	486e      	ldr	r0, [pc, #440]	@ (8003e50 <HAL_RCC_OscConfig+0x6d4>)
 8003c96:	f7fc fe75 	bl	8000984 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d04a      	beq.n	8003d38 <HAL_RCC_OscConfig+0x5bc>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ca6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003caa:	d045      	beq.n	8003d38 <HAL_RCC_OscConfig+0x5bc>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cb0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003cb4:	d040      	beq.n	8003d38 <HAL_RCC_OscConfig+0x5bc>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cba:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003cbe:	d03b      	beq.n	8003d38 <HAL_RCC_OscConfig+0x5bc>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cc4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003cc8:	d036      	beq.n	8003d38 <HAL_RCC_OscConfig+0x5bc>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cce:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003cd2:	d031      	beq.n	8003d38 <HAL_RCC_OscConfig+0x5bc>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd8:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003cdc:	d02c      	beq.n	8003d38 <HAL_RCC_OscConfig+0x5bc>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ce2:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003ce6:	d027      	beq.n	8003d38 <HAL_RCC_OscConfig+0x5bc>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003cf0:	d022      	beq.n	8003d38 <HAL_RCC_OscConfig+0x5bc>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cf6:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003cfa:	d01d      	beq.n	8003d38 <HAL_RCC_OscConfig+0x5bc>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d00:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003d04:	d018      	beq.n	8003d38 <HAL_RCC_OscConfig+0x5bc>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d0a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003d0e:	d013      	beq.n	8003d38 <HAL_RCC_OscConfig+0x5bc>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d14:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003d18:	d00e      	beq.n	8003d38 <HAL_RCC_OscConfig+0x5bc>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d1e:	f5b3 1f50 	cmp.w	r3, #3407872	@ 0x340000
 8003d22:	d009      	beq.n	8003d38 <HAL_RCC_OscConfig+0x5bc>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d28:	f5b3 1f60 	cmp.w	r3, #3670016	@ 0x380000
 8003d2c:	d004      	beq.n	8003d38 <HAL_RCC_OscConfig+0x5bc>
 8003d2e:	f240 21b7 	movw	r1, #695	@ 0x2b7
 8003d32:	4847      	ldr	r0, [pc, #284]	@ (8003e50 <HAL_RCC_OscConfig+0x6d4>)
 8003d34:	f7fc fe26 	bl	8000984 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d38:	4b46      	ldr	r3, [pc, #280]	@ (8003e54 <HAL_RCC_OscConfig+0x6d8>)
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d3e:	f7fd fb4f 	bl	80013e0 <HAL_GetTick>
 8003d42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d44:	e008      	b.n	8003d58 <HAL_RCC_OscConfig+0x5dc>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d46:	f7fd fb4b 	bl	80013e0 <HAL_GetTick>
 8003d4a:	4602      	mov	r2, r0
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	1ad3      	subs	r3, r2, r3
 8003d50:	2b02      	cmp	r3, #2
 8003d52:	d901      	bls.n	8003d58 <HAL_RCC_OscConfig+0x5dc>
          {
            return HAL_TIMEOUT;
 8003d54:	2303      	movs	r3, #3
 8003d56:	e075      	b.n	8003e44 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d58:	4b3c      	ldr	r3, [pc, #240]	@ (8003e4c <HAL_RCC_OscConfig+0x6d0>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d1f0      	bne.n	8003d46 <HAL_RCC_OscConfig+0x5ca>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6a1b      	ldr	r3, [r3, #32]
 8003d68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d6c:	d116      	bne.n	8003d9c <HAL_RCC_OscConfig+0x620>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	689b      	ldr	r3, [r3, #8]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d009      	beq.n	8003d8a <HAL_RCC_OscConfig+0x60e>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003d7e:	d004      	beq.n	8003d8a <HAL_RCC_OscConfig+0x60e>
 8003d80:	f240 21cd 	movw	r1, #717	@ 0x2cd
 8003d84:	4832      	ldr	r0, [pc, #200]	@ (8003e50 <HAL_RCC_OscConfig+0x6d4>)
 8003d86:	f7fc fdfd 	bl	8000984 <assert_failed>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003d8a:	4b30      	ldr	r3, [pc, #192]	@ (8003e4c <HAL_RCC_OscConfig+0x6d0>)
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	689b      	ldr	r3, [r3, #8]
 8003d96:	492d      	ldr	r1, [pc, #180]	@ (8003e4c <HAL_RCC_OscConfig+0x6d0>)
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d9c:	4b2b      	ldr	r3, [pc, #172]	@ (8003e4c <HAL_RCC_OscConfig+0x6d0>)
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6a19      	ldr	r1, [r3, #32]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dac:	430b      	orrs	r3, r1
 8003dae:	4927      	ldr	r1, [pc, #156]	@ (8003e4c <HAL_RCC_OscConfig+0x6d0>)
 8003db0:	4313      	orrs	r3, r2
 8003db2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003db4:	4b27      	ldr	r3, [pc, #156]	@ (8003e54 <HAL_RCC_OscConfig+0x6d8>)
 8003db6:	2201      	movs	r2, #1
 8003db8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dba:	f7fd fb11 	bl	80013e0 <HAL_GetTick>
 8003dbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003dc0:	e008      	b.n	8003dd4 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dc2:	f7fd fb0d 	bl	80013e0 <HAL_GetTick>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	1ad3      	subs	r3, r2, r3
 8003dcc:	2b02      	cmp	r3, #2
 8003dce:	d901      	bls.n	8003dd4 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8003dd0:	2303      	movs	r3, #3
 8003dd2:	e037      	b.n	8003e44 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003dd4:	4b1d      	ldr	r3, [pc, #116]	@ (8003e4c <HAL_RCC_OscConfig+0x6d0>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d0f0      	beq.n	8003dc2 <HAL_RCC_OscConfig+0x646>
 8003de0:	e02f      	b.n	8003e42 <HAL_RCC_OscConfig+0x6c6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003de2:	4b1c      	ldr	r3, [pc, #112]	@ (8003e54 <HAL_RCC_OscConfig+0x6d8>)
 8003de4:	2200      	movs	r2, #0
 8003de6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003de8:	f7fd fafa 	bl	80013e0 <HAL_GetTick>
 8003dec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003dee:	e008      	b.n	8003e02 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003df0:	f7fd faf6 	bl	80013e0 <HAL_GetTick>
 8003df4:	4602      	mov	r2, r0
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	2b02      	cmp	r3, #2
 8003dfc:	d901      	bls.n	8003e02 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003dfe:	2303      	movs	r3, #3
 8003e00:	e020      	b.n	8003e44 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e02:	4b12      	ldr	r3, [pc, #72]	@ (8003e4c <HAL_RCC_OscConfig+0x6d0>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d1f0      	bne.n	8003df0 <HAL_RCC_OscConfig+0x674>
 8003e0e:	e018      	b.n	8003e42 <HAL_RCC_OscConfig+0x6c6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	69db      	ldr	r3, [r3, #28]
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d101      	bne.n	8003e1c <HAL_RCC_OscConfig+0x6a0>
      {
        return HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e013      	b.n	8003e44 <HAL_RCC_OscConfig+0x6c8>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003e1c:	4b0b      	ldr	r3, [pc, #44]	@ (8003e4c <HAL_RCC_OscConfig+0x6d0>)
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6a1b      	ldr	r3, [r3, #32]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d106      	bne.n	8003e3e <HAL_RCC_OscConfig+0x6c2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d001      	beq.n	8003e42 <HAL_RCC_OscConfig+0x6c6>
        {
          return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e000      	b.n	8003e44 <HAL_RCC_OscConfig+0x6c8>
        }
      }
    }
  }

  return HAL_OK;
 8003e42:	2300      	movs	r3, #0
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	3718      	adds	r7, #24
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}
 8003e4c:	40021000 	.word	0x40021000
 8003e50:	08008a10 	.word	0x08008a10
 8003e54:	42420060 	.word	0x42420060

08003e58 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b084      	sub	sp, #16
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
 8003e60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d101      	bne.n	8003e6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e176      	b.n	800415a <HAL_RCC_ClockConfig+0x302>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f003 0301 	and.w	r3, r3, #1
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d116      	bne.n	8003ea6 <HAL_RCC_ClockConfig+0x4e>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 0302 	and.w	r3, r3, #2
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d110      	bne.n	8003ea6 <HAL_RCC_ClockConfig+0x4e>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f003 0304 	and.w	r3, r3, #4
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d10a      	bne.n	8003ea6 <HAL_RCC_ClockConfig+0x4e>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f003 0308 	and.w	r3, r3, #8
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d104      	bne.n	8003ea6 <HAL_RCC_ClockConfig+0x4e>
 8003e9c:	f240 3136 	movw	r1, #822	@ 0x336
 8003ea0:	4874      	ldr	r0, [pc, #464]	@ (8004074 <HAL_RCC_ClockConfig+0x21c>)
 8003ea2:	f7fc fd6f 	bl	8000984 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d00a      	beq.n	8003ec2 <HAL_RCC_ClockConfig+0x6a>
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	2b01      	cmp	r3, #1
 8003eb0:	d007      	beq.n	8003ec2 <HAL_RCC_ClockConfig+0x6a>
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	2b02      	cmp	r3, #2
 8003eb6:	d004      	beq.n	8003ec2 <HAL_RCC_ClockConfig+0x6a>
 8003eb8:	f240 3137 	movw	r1, #823	@ 0x337
 8003ebc:	486d      	ldr	r0, [pc, #436]	@ (8004074 <HAL_RCC_ClockConfig+0x21c>)
 8003ebe:	f7fc fd61 	bl	8000984 <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ec2:	4b6d      	ldr	r3, [pc, #436]	@ (8004078 <HAL_RCC_ClockConfig+0x220>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 0307 	and.w	r3, r3, #7
 8003eca:	683a      	ldr	r2, [r7, #0]
 8003ecc:	429a      	cmp	r2, r3
 8003ece:	d910      	bls.n	8003ef2 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ed0:	4b69      	ldr	r3, [pc, #420]	@ (8004078 <HAL_RCC_ClockConfig+0x220>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f023 0207 	bic.w	r2, r3, #7
 8003ed8:	4967      	ldr	r1, [pc, #412]	@ (8004078 <HAL_RCC_ClockConfig+0x220>)
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	4313      	orrs	r3, r2
 8003ede:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ee0:	4b65      	ldr	r3, [pc, #404]	@ (8004078 <HAL_RCC_ClockConfig+0x220>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f003 0307 	and.w	r3, r3, #7
 8003ee8:	683a      	ldr	r2, [r7, #0]
 8003eea:	429a      	cmp	r2, r3
 8003eec:	d001      	beq.n	8003ef2 <HAL_RCC_ClockConfig+0x9a>
  {
    return HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	e133      	b.n	800415a <HAL_RCC_ClockConfig+0x302>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 0302 	and.w	r3, r3, #2
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d049      	beq.n	8003f92 <HAL_RCC_ClockConfig+0x13a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f003 0304 	and.w	r3, r3, #4
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d005      	beq.n	8003f16 <HAL_RCC_ClockConfig+0xbe>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f0a:	4b5c      	ldr	r3, [pc, #368]	@ (800407c <HAL_RCC_ClockConfig+0x224>)
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	4a5b      	ldr	r2, [pc, #364]	@ (800407c <HAL_RCC_ClockConfig+0x224>)
 8003f10:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003f14:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 0308 	and.w	r3, r3, #8
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d005      	beq.n	8003f2e <HAL_RCC_ClockConfig+0xd6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f22:	4b56      	ldr	r3, [pc, #344]	@ (800407c <HAL_RCC_ClockConfig+0x224>)
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	4a55      	ldr	r2, [pc, #340]	@ (800407c <HAL_RCC_ClockConfig+0x224>)
 8003f28:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003f2c:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	689b      	ldr	r3, [r3, #8]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d024      	beq.n	8003f80 <HAL_RCC_ClockConfig+0x128>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	2b80      	cmp	r3, #128	@ 0x80
 8003f3c:	d020      	beq.n	8003f80 <HAL_RCC_ClockConfig+0x128>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	2b90      	cmp	r3, #144	@ 0x90
 8003f44:	d01c      	beq.n	8003f80 <HAL_RCC_ClockConfig+0x128>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	2ba0      	cmp	r3, #160	@ 0xa0
 8003f4c:	d018      	beq.n	8003f80 <HAL_RCC_ClockConfig+0x128>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	2bb0      	cmp	r3, #176	@ 0xb0
 8003f54:	d014      	beq.n	8003f80 <HAL_RCC_ClockConfig+0x128>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	2bc0      	cmp	r3, #192	@ 0xc0
 8003f5c:	d010      	beq.n	8003f80 <HAL_RCC_ClockConfig+0x128>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	2bd0      	cmp	r3, #208	@ 0xd0
 8003f64:	d00c      	beq.n	8003f80 <HAL_RCC_ClockConfig+0x128>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	2be0      	cmp	r3, #224	@ 0xe0
 8003f6c:	d008      	beq.n	8003f80 <HAL_RCC_ClockConfig+0x128>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	2bf0      	cmp	r3, #240	@ 0xf0
 8003f74:	d004      	beq.n	8003f80 <HAL_RCC_ClockConfig+0x128>
 8003f76:	f240 315d 	movw	r1, #861	@ 0x35d
 8003f7a:	483e      	ldr	r0, [pc, #248]	@ (8004074 <HAL_RCC_ClockConfig+0x21c>)
 8003f7c:	f7fc fd02 	bl	8000984 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f80:	4b3e      	ldr	r3, [pc, #248]	@ (800407c <HAL_RCC_ClockConfig+0x224>)
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	493b      	ldr	r1, [pc, #236]	@ (800407c <HAL_RCC_ClockConfig+0x224>)
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 0301 	and.w	r3, r3, #1
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d051      	beq.n	8004042 <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d00c      	beq.n	8003fc0 <HAL_RCC_ClockConfig+0x168>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d008      	beq.n	8003fc0 <HAL_RCC_ClockConfig+0x168>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	2b02      	cmp	r3, #2
 8003fb4:	d004      	beq.n	8003fc0 <HAL_RCC_ClockConfig+0x168>
 8003fb6:	f44f 7159 	mov.w	r1, #868	@ 0x364
 8003fba:	482e      	ldr	r0, [pc, #184]	@ (8004074 <HAL_RCC_ClockConfig+0x21c>)
 8003fbc:	f7fc fce2 	bl	8000984 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	d107      	bne.n	8003fd8 <HAL_RCC_ClockConfig+0x180>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fc8:	4b2c      	ldr	r3, [pc, #176]	@ (800407c <HAL_RCC_ClockConfig+0x224>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d115      	bne.n	8004000 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	e0c0      	b.n	800415a <HAL_RCC_ClockConfig+0x302>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	2b02      	cmp	r3, #2
 8003fde:	d107      	bne.n	8003ff0 <HAL_RCC_ClockConfig+0x198>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fe0:	4b26      	ldr	r3, [pc, #152]	@ (800407c <HAL_RCC_ClockConfig+0x224>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d109      	bne.n	8004000 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8003fec:	2301      	movs	r3, #1
 8003fee:	e0b4      	b.n	800415a <HAL_RCC_ClockConfig+0x302>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ff0:	4b22      	ldr	r3, [pc, #136]	@ (800407c <HAL_RCC_ClockConfig+0x224>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f003 0302 	and.w	r3, r3, #2
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d101      	bne.n	8004000 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	e0ac      	b.n	800415a <HAL_RCC_ClockConfig+0x302>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004000:	4b1e      	ldr	r3, [pc, #120]	@ (800407c <HAL_RCC_ClockConfig+0x224>)
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f023 0203 	bic.w	r2, r3, #3
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	491b      	ldr	r1, [pc, #108]	@ (800407c <HAL_RCC_ClockConfig+0x224>)
 800400e:	4313      	orrs	r3, r2
 8004010:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004012:	f7fd f9e5 	bl	80013e0 <HAL_GetTick>
 8004016:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004018:	e00a      	b.n	8004030 <HAL_RCC_ClockConfig+0x1d8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800401a:	f7fd f9e1 	bl	80013e0 <HAL_GetTick>
 800401e:	4602      	mov	r2, r0
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	1ad3      	subs	r3, r2, r3
 8004024:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004028:	4293      	cmp	r3, r2
 800402a:	d901      	bls.n	8004030 <HAL_RCC_ClockConfig+0x1d8>
      {
        return HAL_TIMEOUT;
 800402c:	2303      	movs	r3, #3
 800402e:	e094      	b.n	800415a <HAL_RCC_ClockConfig+0x302>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004030:	4b12      	ldr	r3, [pc, #72]	@ (800407c <HAL_RCC_ClockConfig+0x224>)
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	f003 020c 	and.w	r2, r3, #12
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	009b      	lsls	r3, r3, #2
 800403e:	429a      	cmp	r2, r3
 8004040:	d1eb      	bne.n	800401a <HAL_RCC_ClockConfig+0x1c2>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004042:	4b0d      	ldr	r3, [pc, #52]	@ (8004078 <HAL_RCC_ClockConfig+0x220>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0307 	and.w	r3, r3, #7
 800404a:	683a      	ldr	r2, [r7, #0]
 800404c:	429a      	cmp	r2, r3
 800404e:	d217      	bcs.n	8004080 <HAL_RCC_ClockConfig+0x228>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004050:	4b09      	ldr	r3, [pc, #36]	@ (8004078 <HAL_RCC_ClockConfig+0x220>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f023 0207 	bic.w	r2, r3, #7
 8004058:	4907      	ldr	r1, [pc, #28]	@ (8004078 <HAL_RCC_ClockConfig+0x220>)
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	4313      	orrs	r3, r2
 800405e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004060:	4b05      	ldr	r3, [pc, #20]	@ (8004078 <HAL_RCC_ClockConfig+0x220>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 0307 	and.w	r3, r3, #7
 8004068:	683a      	ldr	r2, [r7, #0]
 800406a:	429a      	cmp	r2, r3
 800406c:	d008      	beq.n	8004080 <HAL_RCC_ClockConfig+0x228>
  {
    return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e073      	b.n	800415a <HAL_RCC_ClockConfig+0x302>
 8004072:	bf00      	nop
 8004074:	08008a10 	.word	0x08008a10
 8004078:	40022000 	.word	0x40022000
 800407c:	40021000 	.word	0x40021000
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f003 0304 	and.w	r3, r3, #4
 8004088:	2b00      	cmp	r3, #0
 800408a:	d025      	beq.n	80040d8 <HAL_RCC_ClockConfig+0x280>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	68db      	ldr	r3, [r3, #12]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d018      	beq.n	80040c6 <HAL_RCC_ClockConfig+0x26e>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	68db      	ldr	r3, [r3, #12]
 8004098:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800409c:	d013      	beq.n	80040c6 <HAL_RCC_ClockConfig+0x26e>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	68db      	ldr	r3, [r3, #12]
 80040a2:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80040a6:	d00e      	beq.n	80040c6 <HAL_RCC_ClockConfig+0x26e>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	68db      	ldr	r3, [r3, #12]
 80040ac:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80040b0:	d009      	beq.n	80040c6 <HAL_RCC_ClockConfig+0x26e>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	68db      	ldr	r3, [r3, #12]
 80040b6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80040ba:	d004      	beq.n	80040c6 <HAL_RCC_ClockConfig+0x26e>
 80040bc:	f240 31a2 	movw	r1, #930	@ 0x3a2
 80040c0:	4828      	ldr	r0, [pc, #160]	@ (8004164 <HAL_RCC_ClockConfig+0x30c>)
 80040c2:	f7fc fc5f 	bl	8000984 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040c6:	4b28      	ldr	r3, [pc, #160]	@ (8004168 <HAL_RCC_ClockConfig+0x310>)
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	68db      	ldr	r3, [r3, #12]
 80040d2:	4925      	ldr	r1, [pc, #148]	@ (8004168 <HAL_RCC_ClockConfig+0x310>)
 80040d4:	4313      	orrs	r3, r2
 80040d6:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f003 0308 	and.w	r3, r3, #8
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d026      	beq.n	8004132 <HAL_RCC_ClockConfig+0x2da>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	691b      	ldr	r3, [r3, #16]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d018      	beq.n	800411e <HAL_RCC_ClockConfig+0x2c6>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	691b      	ldr	r3, [r3, #16]
 80040f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040f4:	d013      	beq.n	800411e <HAL_RCC_ClockConfig+0x2c6>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	691b      	ldr	r3, [r3, #16]
 80040fa:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80040fe:	d00e      	beq.n	800411e <HAL_RCC_ClockConfig+0x2c6>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	691b      	ldr	r3, [r3, #16]
 8004104:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004108:	d009      	beq.n	800411e <HAL_RCC_ClockConfig+0x2c6>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	691b      	ldr	r3, [r3, #16]
 800410e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004112:	d004      	beq.n	800411e <HAL_RCC_ClockConfig+0x2c6>
 8004114:	f240 31a9 	movw	r1, #937	@ 0x3a9
 8004118:	4812      	ldr	r0, [pc, #72]	@ (8004164 <HAL_RCC_ClockConfig+0x30c>)
 800411a:	f7fc fc33 	bl	8000984 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800411e:	4b12      	ldr	r3, [pc, #72]	@ (8004168 <HAL_RCC_ClockConfig+0x310>)
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	691b      	ldr	r3, [r3, #16]
 800412a:	00db      	lsls	r3, r3, #3
 800412c:	490e      	ldr	r1, [pc, #56]	@ (8004168 <HAL_RCC_ClockConfig+0x310>)
 800412e:	4313      	orrs	r3, r2
 8004130:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004132:	f000 f821 	bl	8004178 <HAL_RCC_GetSysClockFreq>
 8004136:	4602      	mov	r2, r0
 8004138:	4b0b      	ldr	r3, [pc, #44]	@ (8004168 <HAL_RCC_ClockConfig+0x310>)
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	091b      	lsrs	r3, r3, #4
 800413e:	f003 030f 	and.w	r3, r3, #15
 8004142:	490a      	ldr	r1, [pc, #40]	@ (800416c <HAL_RCC_ClockConfig+0x314>)
 8004144:	5ccb      	ldrb	r3, [r1, r3]
 8004146:	fa22 f303 	lsr.w	r3, r2, r3
 800414a:	4a09      	ldr	r2, [pc, #36]	@ (8004170 <HAL_RCC_ClockConfig+0x318>)
 800414c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800414e:	4b09      	ldr	r3, [pc, #36]	@ (8004174 <HAL_RCC_ClockConfig+0x31c>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4618      	mov	r0, r3
 8004154:	f7fc ffc0 	bl	80010d8 <HAL_InitTick>

  return HAL_OK;
 8004158:	2300      	movs	r3, #0
}
 800415a:	4618      	mov	r0, r3
 800415c:	3710      	adds	r7, #16
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}
 8004162:	bf00      	nop
 8004164:	08008a10 	.word	0x08008a10
 8004168:	40021000 	.word	0x40021000
 800416c:	08008d30 	.word	0x08008d30
 8004170:	20000008 	.word	0x20000008
 8004174:	2000000c 	.word	0x2000000c

08004178 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004178:	b480      	push	{r7}
 800417a:	b087      	sub	sp, #28
 800417c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800417e:	2300      	movs	r3, #0
 8004180:	60fb      	str	r3, [r7, #12]
 8004182:	2300      	movs	r3, #0
 8004184:	60bb      	str	r3, [r7, #8]
 8004186:	2300      	movs	r3, #0
 8004188:	617b      	str	r3, [r7, #20]
 800418a:	2300      	movs	r3, #0
 800418c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800418e:	2300      	movs	r3, #0
 8004190:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004192:	4b1e      	ldr	r3, [pc, #120]	@ (800420c <HAL_RCC_GetSysClockFreq+0x94>)
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	f003 030c 	and.w	r3, r3, #12
 800419e:	2b04      	cmp	r3, #4
 80041a0:	d002      	beq.n	80041a8 <HAL_RCC_GetSysClockFreq+0x30>
 80041a2:	2b08      	cmp	r3, #8
 80041a4:	d003      	beq.n	80041ae <HAL_RCC_GetSysClockFreq+0x36>
 80041a6:	e027      	b.n	80041f8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80041a8:	4b19      	ldr	r3, [pc, #100]	@ (8004210 <HAL_RCC_GetSysClockFreq+0x98>)
 80041aa:	613b      	str	r3, [r7, #16]
      break;
 80041ac:	e027      	b.n	80041fe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	0c9b      	lsrs	r3, r3, #18
 80041b2:	f003 030f 	and.w	r3, r3, #15
 80041b6:	4a17      	ldr	r2, [pc, #92]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x9c>)
 80041b8:	5cd3      	ldrb	r3, [r2, r3]
 80041ba:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d010      	beq.n	80041e8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80041c6:	4b11      	ldr	r3, [pc, #68]	@ (800420c <HAL_RCC_GetSysClockFreq+0x94>)
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	0c5b      	lsrs	r3, r3, #17
 80041cc:	f003 0301 	and.w	r3, r3, #1
 80041d0:	4a11      	ldr	r2, [pc, #68]	@ (8004218 <HAL_RCC_GetSysClockFreq+0xa0>)
 80041d2:	5cd3      	ldrb	r3, [r2, r3]
 80041d4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	4a0d      	ldr	r2, [pc, #52]	@ (8004210 <HAL_RCC_GetSysClockFreq+0x98>)
 80041da:	fb03 f202 	mul.w	r2, r3, r2
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e4:	617b      	str	r3, [r7, #20]
 80041e6:	e004      	b.n	80041f2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	4a0c      	ldr	r2, [pc, #48]	@ (800421c <HAL_RCC_GetSysClockFreq+0xa4>)
 80041ec:	fb02 f303 	mul.w	r3, r2, r3
 80041f0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	613b      	str	r3, [r7, #16]
      break;
 80041f6:	e002      	b.n	80041fe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80041f8:	4b05      	ldr	r3, [pc, #20]	@ (8004210 <HAL_RCC_GetSysClockFreq+0x98>)
 80041fa:	613b      	str	r3, [r7, #16]
      break;
 80041fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80041fe:	693b      	ldr	r3, [r7, #16]
}
 8004200:	4618      	mov	r0, r3
 8004202:	371c      	adds	r7, #28
 8004204:	46bd      	mov	sp, r7
 8004206:	bc80      	pop	{r7}
 8004208:	4770      	bx	lr
 800420a:	bf00      	nop
 800420c:	40021000 	.word	0x40021000
 8004210:	007a1200 	.word	0x007a1200
 8004214:	08008d48 	.word	0x08008d48
 8004218:	08008d58 	.word	0x08008d58
 800421c:	003d0900 	.word	0x003d0900

08004220 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004220:	b480      	push	{r7}
 8004222:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004224:	4b02      	ldr	r3, [pc, #8]	@ (8004230 <HAL_RCC_GetHCLKFreq+0x10>)
 8004226:	681b      	ldr	r3, [r3, #0]
}
 8004228:	4618      	mov	r0, r3
 800422a:	46bd      	mov	sp, r7
 800422c:	bc80      	pop	{r7}
 800422e:	4770      	bx	lr
 8004230:	20000008 	.word	0x20000008

08004234 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004238:	f7ff fff2 	bl	8004220 <HAL_RCC_GetHCLKFreq>
 800423c:	4602      	mov	r2, r0
 800423e:	4b05      	ldr	r3, [pc, #20]	@ (8004254 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	0a1b      	lsrs	r3, r3, #8
 8004244:	f003 0307 	and.w	r3, r3, #7
 8004248:	4903      	ldr	r1, [pc, #12]	@ (8004258 <HAL_RCC_GetPCLK1Freq+0x24>)
 800424a:	5ccb      	ldrb	r3, [r1, r3]
 800424c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004250:	4618      	mov	r0, r3
 8004252:	bd80      	pop	{r7, pc}
 8004254:	40021000 	.word	0x40021000
 8004258:	08008d40 	.word	0x08008d40

0800425c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004260:	f7ff ffde 	bl	8004220 <HAL_RCC_GetHCLKFreq>
 8004264:	4602      	mov	r2, r0
 8004266:	4b05      	ldr	r3, [pc, #20]	@ (800427c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	0adb      	lsrs	r3, r3, #11
 800426c:	f003 0307 	and.w	r3, r3, #7
 8004270:	4903      	ldr	r1, [pc, #12]	@ (8004280 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004272:	5ccb      	ldrb	r3, [r1, r3]
 8004274:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004278:	4618      	mov	r0, r3
 800427a:	bd80      	pop	{r7, pc}
 800427c:	40021000 	.word	0x40021000
 8004280:	08008d40 	.word	0x08008d40

08004284 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b082      	sub	sp, #8
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d104      	bne.n	800429e <HAL_RCC_GetClockConfig+0x1a>
 8004294:	f240 5121 	movw	r1, #1313	@ 0x521
 8004298:	4818      	ldr	r0, [pc, #96]	@ (80042fc <HAL_RCC_GetClockConfig+0x78>)
 800429a:	f7fc fb73 	bl	8000984 <assert_failed>
  assert_param(pFLatency != NULL);
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d104      	bne.n	80042ae <HAL_RCC_GetClockConfig+0x2a>
 80042a4:	f240 5122 	movw	r1, #1314	@ 0x522
 80042a8:	4814      	ldr	r0, [pc, #80]	@ (80042fc <HAL_RCC_GetClockConfig+0x78>)
 80042aa:	f7fc fb6b 	bl	8000984 <assert_failed>

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	220f      	movs	r2, #15
 80042b2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80042b4:	4b12      	ldr	r3, [pc, #72]	@ (8004300 <HAL_RCC_GetClockConfig+0x7c>)
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	f003 0203 	and.w	r2, r3, #3
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80042c0:	4b0f      	ldr	r3, [pc, #60]	@ (8004300 <HAL_RCC_GetClockConfig+0x7c>)
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80042cc:	4b0c      	ldr	r3, [pc, #48]	@ (8004300 <HAL_RCC_GetClockConfig+0x7c>)
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80042d8:	4b09      	ldr	r3, [pc, #36]	@ (8004300 <HAL_RCC_GetClockConfig+0x7c>)
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	08db      	lsrs	r3, r3, #3
 80042de:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80042e6:	4b07      	ldr	r3, [pc, #28]	@ (8004304 <HAL_RCC_GetClockConfig+0x80>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 0207 	and.w	r2, r3, #7
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80042f2:	bf00      	nop
 80042f4:	3708      	adds	r7, #8
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}
 80042fa:	bf00      	nop
 80042fc:	08008a10 	.word	0x08008a10
 8004300:	40021000 	.word	0x40021000
 8004304:	40022000 	.word	0x40022000

08004308 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004308:	b480      	push	{r7}
 800430a:	b085      	sub	sp, #20
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004310:	4b0a      	ldr	r3, [pc, #40]	@ (800433c <RCC_Delay+0x34>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a0a      	ldr	r2, [pc, #40]	@ (8004340 <RCC_Delay+0x38>)
 8004316:	fba2 2303 	umull	r2, r3, r2, r3
 800431a:	0a5b      	lsrs	r3, r3, #9
 800431c:	687a      	ldr	r2, [r7, #4]
 800431e:	fb02 f303 	mul.w	r3, r2, r3
 8004322:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004324:	bf00      	nop
  }
  while (Delay --);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	1e5a      	subs	r2, r3, #1
 800432a:	60fa      	str	r2, [r7, #12]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d1f9      	bne.n	8004324 <RCC_Delay+0x1c>
}
 8004330:	bf00      	nop
 8004332:	bf00      	nop
 8004334:	3714      	adds	r7, #20
 8004336:	46bd      	mov	sp, r7
 8004338:	bc80      	pop	{r7}
 800433a:	4770      	bx	lr
 800433c:	20000008 	.word	0x20000008
 8004340:	10624dd3 	.word	0x10624dd3

08004344 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b082      	sub	sp, #8
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d101      	bne.n	8004356 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e16d      	b.n	8004632 <HAL_SPI_Init+0x2ee>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a6b      	ldr	r2, [pc, #428]	@ (8004508 <HAL_SPI_Init+0x1c4>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d009      	beq.n	8004374 <HAL_SPI_Init+0x30>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a69      	ldr	r2, [pc, #420]	@ (800450c <HAL_SPI_Init+0x1c8>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d004      	beq.n	8004374 <HAL_SPI_Init+0x30>
 800436a:	f44f 71ac 	mov.w	r1, #344	@ 0x158
 800436e:	4868      	ldr	r0, [pc, #416]	@ (8004510 <HAL_SPI_Init+0x1cc>)
 8004370:	f7fc fb08 	bl	8000984 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d009      	beq.n	8004390 <HAL_SPI_Init+0x4c>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004384:	d004      	beq.n	8004390 <HAL_SPI_Init+0x4c>
 8004386:	f240 1159 	movw	r1, #345	@ 0x159
 800438a:	4861      	ldr	r0, [pc, #388]	@ (8004510 <HAL_SPI_Init+0x1cc>)
 800438c:	f7fc fafa 	bl	8000984 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d00e      	beq.n	80043b6 <HAL_SPI_Init+0x72>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043a0:	d009      	beq.n	80043b6 <HAL_SPI_Init+0x72>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043aa:	d004      	beq.n	80043b6 <HAL_SPI_Init+0x72>
 80043ac:	f44f 71ad 	mov.w	r1, #346	@ 0x15a
 80043b0:	4857      	ldr	r0, [pc, #348]	@ (8004510 <HAL_SPI_Init+0x1cc>)
 80043b2:	f7fc fae7 	bl	8000984 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	68db      	ldr	r3, [r3, #12]
 80043ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043be:	d008      	beq.n	80043d2 <HAL_SPI_Init+0x8e>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	68db      	ldr	r3, [r3, #12]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d004      	beq.n	80043d2 <HAL_SPI_Init+0x8e>
 80043c8:	f240 115b 	movw	r1, #347	@ 0x15b
 80043cc:	4850      	ldr	r0, [pc, #320]	@ (8004510 <HAL_SPI_Init+0x1cc>)
 80043ce:	f7fc fad9 	bl	8000984 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	699b      	ldr	r3, [r3, #24]
 80043d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043da:	d00d      	beq.n	80043f8 <HAL_SPI_Init+0xb4>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	699b      	ldr	r3, [r3, #24]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d009      	beq.n	80043f8 <HAL_SPI_Init+0xb4>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	699b      	ldr	r3, [r3, #24]
 80043e8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80043ec:	d004      	beq.n	80043f8 <HAL_SPI_Init+0xb4>
 80043ee:	f44f 71ae 	mov.w	r1, #348	@ 0x15c
 80043f2:	4847      	ldr	r0, [pc, #284]	@ (8004510 <HAL_SPI_Init+0x1cc>)
 80043f4:	f7fc fac6 	bl	8000984 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	69db      	ldr	r3, [r3, #28]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d020      	beq.n	8004442 <HAL_SPI_Init+0xfe>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	69db      	ldr	r3, [r3, #28]
 8004404:	2b08      	cmp	r3, #8
 8004406:	d01c      	beq.n	8004442 <HAL_SPI_Init+0xfe>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	69db      	ldr	r3, [r3, #28]
 800440c:	2b10      	cmp	r3, #16
 800440e:	d018      	beq.n	8004442 <HAL_SPI_Init+0xfe>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	69db      	ldr	r3, [r3, #28]
 8004414:	2b18      	cmp	r3, #24
 8004416:	d014      	beq.n	8004442 <HAL_SPI_Init+0xfe>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	69db      	ldr	r3, [r3, #28]
 800441c:	2b20      	cmp	r3, #32
 800441e:	d010      	beq.n	8004442 <HAL_SPI_Init+0xfe>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	69db      	ldr	r3, [r3, #28]
 8004424:	2b28      	cmp	r3, #40	@ 0x28
 8004426:	d00c      	beq.n	8004442 <HAL_SPI_Init+0xfe>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	69db      	ldr	r3, [r3, #28]
 800442c:	2b30      	cmp	r3, #48	@ 0x30
 800442e:	d008      	beq.n	8004442 <HAL_SPI_Init+0xfe>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	69db      	ldr	r3, [r3, #28]
 8004434:	2b38      	cmp	r3, #56	@ 0x38
 8004436:	d004      	beq.n	8004442 <HAL_SPI_Init+0xfe>
 8004438:	f240 115d 	movw	r1, #349	@ 0x15d
 800443c:	4834      	ldr	r0, [pc, #208]	@ (8004510 <HAL_SPI_Init+0x1cc>)
 800443e:	f7fc faa1 	bl	8000984 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6a1b      	ldr	r3, [r3, #32]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d008      	beq.n	800445c <HAL_SPI_Init+0x118>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6a1b      	ldr	r3, [r3, #32]
 800444e:	2b80      	cmp	r3, #128	@ 0x80
 8004450:	d004      	beq.n	800445c <HAL_SPI_Init+0x118>
 8004452:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 8004456:	482e      	ldr	r0, [pc, #184]	@ (8004510 <HAL_SPI_Init+0x1cc>)
 8004458:	f7fc fa94 	bl	8000984 <assert_failed>
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004460:	2b00      	cmp	r3, #0
 8004462:	d004      	beq.n	800446e <HAL_SPI_Init+0x12a>
 8004464:	f240 1161 	movw	r1, #353	@ 0x161
 8004468:	4829      	ldr	r0, [pc, #164]	@ (8004510 <HAL_SPI_Init+0x1cc>)
 800446a:	f7fc fa8b 	bl	8000984 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004472:	2b00      	cmp	r3, #0
 8004474:	d14e      	bne.n	8004514 <HAL_SPI_Init+0x1d0>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	691b      	ldr	r3, [r3, #16]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d008      	beq.n	8004490 <HAL_SPI_Init+0x14c>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	691b      	ldr	r3, [r3, #16]
 8004482:	2b02      	cmp	r3, #2
 8004484:	d004      	beq.n	8004490 <HAL_SPI_Init+0x14c>
 8004486:	f44f 71b2 	mov.w	r1, #356	@ 0x164
 800448a:	4821      	ldr	r0, [pc, #132]	@ (8004510 <HAL_SPI_Init+0x1cc>)
 800448c:	f7fc fa7a 	bl	8000984 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	695b      	ldr	r3, [r3, #20]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d008      	beq.n	80044aa <HAL_SPI_Init+0x166>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	695b      	ldr	r3, [r3, #20]
 800449c:	2b01      	cmp	r3, #1
 800449e:	d004      	beq.n	80044aa <HAL_SPI_Init+0x166>
 80044a0:	f240 1165 	movw	r1, #357	@ 0x165
 80044a4:	481a      	ldr	r0, [pc, #104]	@ (8004510 <HAL_SPI_Init+0x1cc>)
 80044a6:	f7fc fa6d 	bl	8000984 <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80044b2:	d125      	bne.n	8004500 <HAL_SPI_Init+0x1bc>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	69db      	ldr	r3, [r3, #28]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d056      	beq.n	800456a <HAL_SPI_Init+0x226>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	69db      	ldr	r3, [r3, #28]
 80044c0:	2b08      	cmp	r3, #8
 80044c2:	d052      	beq.n	800456a <HAL_SPI_Init+0x226>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	69db      	ldr	r3, [r3, #28]
 80044c8:	2b10      	cmp	r3, #16
 80044ca:	d04e      	beq.n	800456a <HAL_SPI_Init+0x226>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	69db      	ldr	r3, [r3, #28]
 80044d0:	2b18      	cmp	r3, #24
 80044d2:	d04a      	beq.n	800456a <HAL_SPI_Init+0x226>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	69db      	ldr	r3, [r3, #28]
 80044d8:	2b20      	cmp	r3, #32
 80044da:	d046      	beq.n	800456a <HAL_SPI_Init+0x226>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	69db      	ldr	r3, [r3, #28]
 80044e0:	2b28      	cmp	r3, #40	@ 0x28
 80044e2:	d042      	beq.n	800456a <HAL_SPI_Init+0x226>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	69db      	ldr	r3, [r3, #28]
 80044e8:	2b30      	cmp	r3, #48	@ 0x30
 80044ea:	d03e      	beq.n	800456a <HAL_SPI_Init+0x226>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	69db      	ldr	r3, [r3, #28]
 80044f0:	2b38      	cmp	r3, #56	@ 0x38
 80044f2:	d03a      	beq.n	800456a <HAL_SPI_Init+0x226>
 80044f4:	f240 1169 	movw	r1, #361	@ 0x169
 80044f8:	4805      	ldr	r0, [pc, #20]	@ (8004510 <HAL_SPI_Init+0x1cc>)
 80044fa:	f7fc fa43 	bl	8000984 <assert_failed>
 80044fe:	e034      	b.n	800456a <HAL_SPI_Init+0x226>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2200      	movs	r2, #0
 8004504:	61da      	str	r2, [r3, #28]
 8004506:	e030      	b.n	800456a <HAL_SPI_Init+0x226>
 8004508:	40013000 	.word	0x40013000
 800450c:	40003800 	.word	0x40003800
 8004510:	08008a48 	.word	0x08008a48
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	69db      	ldr	r3, [r3, #28]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d020      	beq.n	800455e <HAL_SPI_Init+0x21a>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	69db      	ldr	r3, [r3, #28]
 8004520:	2b08      	cmp	r3, #8
 8004522:	d01c      	beq.n	800455e <HAL_SPI_Init+0x21a>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	69db      	ldr	r3, [r3, #28]
 8004528:	2b10      	cmp	r3, #16
 800452a:	d018      	beq.n	800455e <HAL_SPI_Init+0x21a>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	69db      	ldr	r3, [r3, #28]
 8004530:	2b18      	cmp	r3, #24
 8004532:	d014      	beq.n	800455e <HAL_SPI_Init+0x21a>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	69db      	ldr	r3, [r3, #28]
 8004538:	2b20      	cmp	r3, #32
 800453a:	d010      	beq.n	800455e <HAL_SPI_Init+0x21a>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	69db      	ldr	r3, [r3, #28]
 8004540:	2b28      	cmp	r3, #40	@ 0x28
 8004542:	d00c      	beq.n	800455e <HAL_SPI_Init+0x21a>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	69db      	ldr	r3, [r3, #28]
 8004548:	2b30      	cmp	r3, #48	@ 0x30
 800454a:	d008      	beq.n	800455e <HAL_SPI_Init+0x21a>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	69db      	ldr	r3, [r3, #28]
 8004550:	2b38      	cmp	r3, #56	@ 0x38
 8004552:	d004      	beq.n	800455e <HAL_SPI_Init+0x21a>
 8004554:	f240 1173 	movw	r1, #371	@ 0x173
 8004558:	4838      	ldr	r0, [pc, #224]	@ (800463c <HAL_SPI_Init+0x2f8>)
 800455a:	f7fc fa13 	bl	8000984 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2200      	movs	r2, #0
 8004562:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2200      	movs	r2, #0
 8004568:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2200      	movs	r2, #0
 800456e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004576:	b2db      	uxtb	r3, r3
 8004578:	2b00      	cmp	r3, #0
 800457a:	d106      	bne.n	800458a <HAL_SPI_Init+0x246>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004584:	6878      	ldr	r0, [r7, #4]
 8004586:	f7fc fa3d 	bl	8000a04 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2202      	movs	r2, #2
 800458e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	681a      	ldr	r2, [r3, #0]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045a0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80045b2:	431a      	orrs	r2, r3
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	68db      	ldr	r3, [r3, #12]
 80045b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045bc:	431a      	orrs	r2, r3
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	691b      	ldr	r3, [r3, #16]
 80045c2:	f003 0302 	and.w	r3, r3, #2
 80045c6:	431a      	orrs	r2, r3
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	695b      	ldr	r3, [r3, #20]
 80045cc:	f003 0301 	and.w	r3, r3, #1
 80045d0:	431a      	orrs	r2, r3
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	699b      	ldr	r3, [r3, #24]
 80045d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80045da:	431a      	orrs	r2, r3
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	69db      	ldr	r3, [r3, #28]
 80045e0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80045e4:	431a      	orrs	r2, r3
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6a1b      	ldr	r3, [r3, #32]
 80045ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045ee:	ea42 0103 	orr.w	r1, r2, r3
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045f6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	430a      	orrs	r2, r1
 8004600:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	699b      	ldr	r3, [r3, #24]
 8004606:	0c1a      	lsrs	r2, r3, #16
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f002 0204 	and.w	r2, r2, #4
 8004610:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	69da      	ldr	r2, [r3, #28]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004620:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2200      	movs	r2, #0
 8004626:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2201      	movs	r2, #1
 800462c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004630:	2300      	movs	r3, #0
}
 8004632:	4618      	mov	r0, r3
 8004634:	3708      	adds	r7, #8
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}
 800463a:	bf00      	nop
 800463c:	08008a48 	.word	0x08008a48

08004640 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b082      	sub	sp, #8
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d101      	bne.n	8004652 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	e0a1      	b.n	8004796 <HAL_TIM_Base_Init+0x156>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a52      	ldr	r2, [pc, #328]	@ (80047a0 <HAL_TIM_Base_Init+0x160>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d013      	beq.n	8004684 <HAL_TIM_Base_Init+0x44>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004664:	d00e      	beq.n	8004684 <HAL_TIM_Base_Init+0x44>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4a4e      	ldr	r2, [pc, #312]	@ (80047a4 <HAL_TIM_Base_Init+0x164>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d009      	beq.n	8004684 <HAL_TIM_Base_Init+0x44>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4a4c      	ldr	r2, [pc, #304]	@ (80047a8 <HAL_TIM_Base_Init+0x168>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d004      	beq.n	8004684 <HAL_TIM_Base_Init+0x44>
 800467a:	f240 1113 	movw	r1, #275	@ 0x113
 800467e:	484b      	ldr	r0, [pc, #300]	@ (80047ac <HAL_TIM_Base_Init+0x16c>)
 8004680:	f7fc f980 	bl	8000984 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d014      	beq.n	80046b6 <HAL_TIM_Base_Init+0x76>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	2b10      	cmp	r3, #16
 8004692:	d010      	beq.n	80046b6 <HAL_TIM_Base_Init+0x76>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	2b20      	cmp	r3, #32
 800469a:	d00c      	beq.n	80046b6 <HAL_TIM_Base_Init+0x76>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	689b      	ldr	r3, [r3, #8]
 80046a0:	2b40      	cmp	r3, #64	@ 0x40
 80046a2:	d008      	beq.n	80046b6 <HAL_TIM_Base_Init+0x76>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	2b60      	cmp	r3, #96	@ 0x60
 80046aa:	d004      	beq.n	80046b6 <HAL_TIM_Base_Init+0x76>
 80046ac:	f44f 718a 	mov.w	r1, #276	@ 0x114
 80046b0:	483e      	ldr	r0, [pc, #248]	@ (80047ac <HAL_TIM_Base_Init+0x16c>)
 80046b2:	f7fc f967 	bl	8000984 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	691b      	ldr	r3, [r3, #16]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d00e      	beq.n	80046dc <HAL_TIM_Base_Init+0x9c>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	691b      	ldr	r3, [r3, #16]
 80046c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046c6:	d009      	beq.n	80046dc <HAL_TIM_Base_Init+0x9c>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	691b      	ldr	r3, [r3, #16]
 80046cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046d0:	d004      	beq.n	80046dc <HAL_TIM_Base_Init+0x9c>
 80046d2:	f240 1115 	movw	r1, #277	@ 0x115
 80046d6:	4835      	ldr	r0, [pc, #212]	@ (80047ac <HAL_TIM_Base_Init+0x16c>)
 80046d8:	f7fc f954 	bl	8000984 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	68db      	ldr	r3, [r3, #12]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d004      	beq.n	80046ee <HAL_TIM_Base_Init+0xae>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	68db      	ldr	r3, [r3, #12]
 80046e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046ec:	d304      	bcc.n	80046f8 <HAL_TIM_Base_Init+0xb8>
 80046ee:	f44f 718b 	mov.w	r1, #278	@ 0x116
 80046f2:	482e      	ldr	r0, [pc, #184]	@ (80047ac <HAL_TIM_Base_Init+0x16c>)
 80046f4:	f7fc f946 	bl	8000984 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	699b      	ldr	r3, [r3, #24]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d008      	beq.n	8004712 <HAL_TIM_Base_Init+0xd2>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	699b      	ldr	r3, [r3, #24]
 8004704:	2b80      	cmp	r3, #128	@ 0x80
 8004706:	d004      	beq.n	8004712 <HAL_TIM_Base_Init+0xd2>
 8004708:	f240 1117 	movw	r1, #279	@ 0x117
 800470c:	4827      	ldr	r0, [pc, #156]	@ (80047ac <HAL_TIM_Base_Init+0x16c>)
 800470e:	f7fc f939 	bl	8000984 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004718:	b2db      	uxtb	r3, r3
 800471a:	2b00      	cmp	r3, #0
 800471c:	d106      	bne.n	800472c <HAL_TIM_Base_Init+0xec>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f000 f842 	bl	80047b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2202      	movs	r2, #2
 8004730:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	3304      	adds	r3, #4
 800473c:	4619      	mov	r1, r3
 800473e:	4610      	mov	r0, r2
 8004740:	f000 f9c0 	bl	8004ac4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2201      	movs	r2, #1
 8004748:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2201      	movs	r2, #1
 8004750:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2201      	movs	r2, #1
 8004758:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2201      	movs	r2, #1
 8004768:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2201      	movs	r2, #1
 8004770:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2201      	movs	r2, #1
 8004778:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2201      	movs	r2, #1
 8004780:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2201      	movs	r2, #1
 8004788:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2201      	movs	r2, #1
 8004790:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004794:	2300      	movs	r3, #0
}
 8004796:	4618      	mov	r0, r3
 8004798:	3708      	adds	r7, #8
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}
 800479e:	bf00      	nop
 80047a0:	40012c00 	.word	0x40012c00
 80047a4:	40000400 	.word	0x40000400
 80047a8:	40000800 	.word	0x40000800
 80047ac:	08008a80 	.word	0x08008a80

080047b0 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b083      	sub	sp, #12
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80047b8:	bf00      	nop
 80047ba:	370c      	adds	r7, #12
 80047bc:	46bd      	mov	sp, r7
 80047be:	bc80      	pop	{r7}
 80047c0:	4770      	bx	lr
	...

080047c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b084      	sub	sp, #16
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a2e      	ldr	r2, [pc, #184]	@ (800488c <HAL_TIM_Base_Start_IT+0xc8>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d013      	beq.n	80047fe <HAL_TIM_Base_Start_IT+0x3a>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047de:	d00e      	beq.n	80047fe <HAL_TIM_Base_Start_IT+0x3a>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a2a      	ldr	r2, [pc, #168]	@ (8004890 <HAL_TIM_Base_Start_IT+0xcc>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d009      	beq.n	80047fe <HAL_TIM_Base_Start_IT+0x3a>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a29      	ldr	r2, [pc, #164]	@ (8004894 <HAL_TIM_Base_Start_IT+0xd0>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d004      	beq.n	80047fe <HAL_TIM_Base_Start_IT+0x3a>
 80047f4:	f44f 71e8 	mov.w	r1, #464	@ 0x1d0
 80047f8:	4827      	ldr	r0, [pc, #156]	@ (8004898 <HAL_TIM_Base_Start_IT+0xd4>)
 80047fa:	f7fc f8c3 	bl	8000984 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004804:	b2db      	uxtb	r3, r3
 8004806:	2b01      	cmp	r3, #1
 8004808:	d001      	beq.n	800480e <HAL_TIM_Base_Start_IT+0x4a>
  {
    return HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	e03a      	b.n	8004884 <HAL_TIM_Base_Start_IT+0xc0>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2202      	movs	r2, #2
 8004812:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	68da      	ldr	r2, [r3, #12]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f042 0201 	orr.w	r2, r2, #1
 8004824:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a18      	ldr	r2, [pc, #96]	@ (800488c <HAL_TIM_Base_Start_IT+0xc8>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d00e      	beq.n	800484e <HAL_TIM_Base_Start_IT+0x8a>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004838:	d009      	beq.n	800484e <HAL_TIM_Base_Start_IT+0x8a>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4a14      	ldr	r2, [pc, #80]	@ (8004890 <HAL_TIM_Base_Start_IT+0xcc>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d004      	beq.n	800484e <HAL_TIM_Base_Start_IT+0x8a>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a12      	ldr	r2, [pc, #72]	@ (8004894 <HAL_TIM_Base_Start_IT+0xd0>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d111      	bne.n	8004872 <HAL_TIM_Base_Start_IT+0xae>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	689b      	ldr	r3, [r3, #8]
 8004854:	f003 0307 	and.w	r3, r3, #7
 8004858:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2b06      	cmp	r3, #6
 800485e:	d010      	beq.n	8004882 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	681a      	ldr	r2, [r3, #0]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f042 0201 	orr.w	r2, r2, #1
 800486e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004870:	e007      	b.n	8004882 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	681a      	ldr	r2, [r3, #0]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f042 0201 	orr.w	r2, r2, #1
 8004880:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004882:	2300      	movs	r3, #0
}
 8004884:	4618      	mov	r0, r3
 8004886:	3710      	adds	r7, #16
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}
 800488c:	40012c00 	.word	0x40012c00
 8004890:	40000400 	.word	0x40000400
 8004894:	40000800 	.word	0x40000800
 8004898:	08008a80 	.word	0x08008a80

0800489c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b084      	sub	sp, #16
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	68db      	ldr	r3, [r3, #12]
 80048aa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	691b      	ldr	r3, [r3, #16]
 80048b2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	f003 0302 	and.w	r3, r3, #2
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d020      	beq.n	8004900 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	f003 0302 	and.w	r3, r3, #2
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d01b      	beq.n	8004900 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f06f 0202 	mvn.w	r2, #2
 80048d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2201      	movs	r2, #1
 80048d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	699b      	ldr	r3, [r3, #24]
 80048de:	f003 0303 	and.w	r3, r3, #3
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d003      	beq.n	80048ee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f000 f8d1 	bl	8004a8e <HAL_TIM_IC_CaptureCallback>
 80048ec:	e005      	b.n	80048fa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80048ee:	6878      	ldr	r0, [r7, #4]
 80048f0:	f000 f8c4 	bl	8004a7c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048f4:	6878      	ldr	r0, [r7, #4]
 80048f6:	f000 f8d3 	bl	8004aa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2200      	movs	r2, #0
 80048fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	f003 0304 	and.w	r3, r3, #4
 8004906:	2b00      	cmp	r3, #0
 8004908:	d020      	beq.n	800494c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	f003 0304 	and.w	r3, r3, #4
 8004910:	2b00      	cmp	r3, #0
 8004912:	d01b      	beq.n	800494c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f06f 0204 	mvn.w	r2, #4
 800491c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2202      	movs	r2, #2
 8004922:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	699b      	ldr	r3, [r3, #24]
 800492a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800492e:	2b00      	cmp	r3, #0
 8004930:	d003      	beq.n	800493a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004932:	6878      	ldr	r0, [r7, #4]
 8004934:	f000 f8ab 	bl	8004a8e <HAL_TIM_IC_CaptureCallback>
 8004938:	e005      	b.n	8004946 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f000 f89e 	bl	8004a7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004940:	6878      	ldr	r0, [r7, #4]
 8004942:	f000 f8ad 	bl	8004aa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2200      	movs	r2, #0
 800494a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	f003 0308 	and.w	r3, r3, #8
 8004952:	2b00      	cmp	r3, #0
 8004954:	d020      	beq.n	8004998 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	f003 0308 	and.w	r3, r3, #8
 800495c:	2b00      	cmp	r3, #0
 800495e:	d01b      	beq.n	8004998 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f06f 0208 	mvn.w	r2, #8
 8004968:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2204      	movs	r2, #4
 800496e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	69db      	ldr	r3, [r3, #28]
 8004976:	f003 0303 	and.w	r3, r3, #3
 800497a:	2b00      	cmp	r3, #0
 800497c:	d003      	beq.n	8004986 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800497e:	6878      	ldr	r0, [r7, #4]
 8004980:	f000 f885 	bl	8004a8e <HAL_TIM_IC_CaptureCallback>
 8004984:	e005      	b.n	8004992 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004986:	6878      	ldr	r0, [r7, #4]
 8004988:	f000 f878 	bl	8004a7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800498c:	6878      	ldr	r0, [r7, #4]
 800498e:	f000 f887 	bl	8004aa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2200      	movs	r2, #0
 8004996:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	f003 0310 	and.w	r3, r3, #16
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d020      	beq.n	80049e4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	f003 0310 	and.w	r3, r3, #16
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d01b      	beq.n	80049e4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f06f 0210 	mvn.w	r2, #16
 80049b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2208      	movs	r2, #8
 80049ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	69db      	ldr	r3, [r3, #28]
 80049c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d003      	beq.n	80049d2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f000 f85f 	bl	8004a8e <HAL_TIM_IC_CaptureCallback>
 80049d0:	e005      	b.n	80049de <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f000 f852 	bl	8004a7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049d8:	6878      	ldr	r0, [r7, #4]
 80049da:	f000 f861 	bl	8004aa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2200      	movs	r2, #0
 80049e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80049e4:	68bb      	ldr	r3, [r7, #8]
 80049e6:	f003 0301 	and.w	r3, r3, #1
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d00c      	beq.n	8004a08 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	f003 0301 	and.w	r3, r3, #1
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d007      	beq.n	8004a08 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f06f 0201 	mvn.w	r2, #1
 8004a00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a02:	6878      	ldr	r0, [r7, #4]
 8004a04:	f7fb ffa6 	bl	8000954 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d00c      	beq.n	8004a2c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d007      	beq.n	8004a2c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004a24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004a26:	6878      	ldr	r0, [r7, #4]
 8004a28:	f000 f8c3 	bl	8004bb2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d00c      	beq.n	8004a50 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d007      	beq.n	8004a50 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004a48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f000 f831 	bl	8004ab2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	f003 0320 	and.w	r3, r3, #32
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d00c      	beq.n	8004a74 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	f003 0320 	and.w	r3, r3, #32
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d007      	beq.n	8004a74 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f06f 0220 	mvn.w	r2, #32
 8004a6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	f000 f896 	bl	8004ba0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a74:	bf00      	nop
 8004a76:	3710      	adds	r7, #16
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bd80      	pop	{r7, pc}

08004a7c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b083      	sub	sp, #12
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a84:	bf00      	nop
 8004a86:	370c      	adds	r7, #12
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bc80      	pop	{r7}
 8004a8c:	4770      	bx	lr

08004a8e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a8e:	b480      	push	{r7}
 8004a90:	b083      	sub	sp, #12
 8004a92:	af00      	add	r7, sp, #0
 8004a94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a96:	bf00      	nop
 8004a98:	370c      	adds	r7, #12
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bc80      	pop	{r7}
 8004a9e:	4770      	bx	lr

08004aa0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b083      	sub	sp, #12
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004aa8:	bf00      	nop
 8004aaa:	370c      	adds	r7, #12
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bc80      	pop	{r7}
 8004ab0:	4770      	bx	lr

08004ab2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ab2:	b480      	push	{r7}
 8004ab4:	b083      	sub	sp, #12
 8004ab6:	af00      	add	r7, sp, #0
 8004ab8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004aba:	bf00      	nop
 8004abc:	370c      	adds	r7, #12
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bc80      	pop	{r7}
 8004ac2:	4770      	bx	lr

08004ac4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b085      	sub	sp, #20
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
 8004acc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	4a2f      	ldr	r2, [pc, #188]	@ (8004b94 <TIM_Base_SetConfig+0xd0>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d00b      	beq.n	8004af4 <TIM_Base_SetConfig+0x30>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ae2:	d007      	beq.n	8004af4 <TIM_Base_SetConfig+0x30>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	4a2c      	ldr	r2, [pc, #176]	@ (8004b98 <TIM_Base_SetConfig+0xd4>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d003      	beq.n	8004af4 <TIM_Base_SetConfig+0x30>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	4a2b      	ldr	r2, [pc, #172]	@ (8004b9c <TIM_Base_SetConfig+0xd8>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d108      	bne.n	8004b06 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004afa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	68fa      	ldr	r2, [r7, #12]
 8004b02:	4313      	orrs	r3, r2
 8004b04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	4a22      	ldr	r2, [pc, #136]	@ (8004b94 <TIM_Base_SetConfig+0xd0>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d00b      	beq.n	8004b26 <TIM_Base_SetConfig+0x62>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b14:	d007      	beq.n	8004b26 <TIM_Base_SetConfig+0x62>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	4a1f      	ldr	r2, [pc, #124]	@ (8004b98 <TIM_Base_SetConfig+0xd4>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d003      	beq.n	8004b26 <TIM_Base_SetConfig+0x62>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	4a1e      	ldr	r2, [pc, #120]	@ (8004b9c <TIM_Base_SetConfig+0xd8>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d108      	bne.n	8004b38 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	68db      	ldr	r3, [r3, #12]
 8004b32:	68fa      	ldr	r2, [r7, #12]
 8004b34:	4313      	orrs	r3, r2
 8004b36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	695b      	ldr	r3, [r3, #20]
 8004b42:	4313      	orrs	r3, r2
 8004b44:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	68fa      	ldr	r2, [r7, #12]
 8004b4a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	689a      	ldr	r2, [r3, #8]
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	681a      	ldr	r2, [r3, #0]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	4a0d      	ldr	r2, [pc, #52]	@ (8004b94 <TIM_Base_SetConfig+0xd0>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d103      	bne.n	8004b6c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	691a      	ldr	r2, [r3, #16]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	691b      	ldr	r3, [r3, #16]
 8004b76:	f003 0301 	and.w	r3, r3, #1
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d005      	beq.n	8004b8a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	691b      	ldr	r3, [r3, #16]
 8004b82:	f023 0201 	bic.w	r2, r3, #1
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	611a      	str	r2, [r3, #16]
  }
}
 8004b8a:	bf00      	nop
 8004b8c:	3714      	adds	r7, #20
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bc80      	pop	{r7}
 8004b92:	4770      	bx	lr
 8004b94:	40012c00 	.word	0x40012c00
 8004b98:	40000400 	.word	0x40000400
 8004b9c:	40000800 	.word	0x40000800

08004ba0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b083      	sub	sp, #12
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ba8:	bf00      	nop
 8004baa:	370c      	adds	r7, #12
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bc80      	pop	{r7}
 8004bb0:	4770      	bx	lr

08004bb2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004bb2:	b480      	push	{r7}
 8004bb4:	b083      	sub	sp, #12
 8004bb6:	af00      	add	r7, sp, #0
 8004bb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004bba:	bf00      	nop
 8004bbc:	370c      	adds	r7, #12
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bc80      	pop	{r7}
 8004bc2:	4770      	bx	lr

08004bc4 <__NVIC_SetPriority>:
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b083      	sub	sp, #12
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	4603      	mov	r3, r0
 8004bcc:	6039      	str	r1, [r7, #0]
 8004bce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004bd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	db0a      	blt.n	8004bee <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	b2da      	uxtb	r2, r3
 8004bdc:	490c      	ldr	r1, [pc, #48]	@ (8004c10 <__NVIC_SetPriority+0x4c>)
 8004bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004be2:	0112      	lsls	r2, r2, #4
 8004be4:	b2d2      	uxtb	r2, r2
 8004be6:	440b      	add	r3, r1
 8004be8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004bec:	e00a      	b.n	8004c04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	b2da      	uxtb	r2, r3
 8004bf2:	4908      	ldr	r1, [pc, #32]	@ (8004c14 <__NVIC_SetPriority+0x50>)
 8004bf4:	79fb      	ldrb	r3, [r7, #7]
 8004bf6:	f003 030f 	and.w	r3, r3, #15
 8004bfa:	3b04      	subs	r3, #4
 8004bfc:	0112      	lsls	r2, r2, #4
 8004bfe:	b2d2      	uxtb	r2, r2
 8004c00:	440b      	add	r3, r1
 8004c02:	761a      	strb	r2, [r3, #24]
}
 8004c04:	bf00      	nop
 8004c06:	370c      	adds	r7, #12
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bc80      	pop	{r7}
 8004c0c:	4770      	bx	lr
 8004c0e:	bf00      	nop
 8004c10:	e000e100 	.word	0xe000e100
 8004c14:	e000ed00 	.word	0xe000ed00

08004c18 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004c1c:	4b05      	ldr	r3, [pc, #20]	@ (8004c34 <SysTick_Handler+0x1c>)
 8004c1e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004c20:	f001 ffa0 	bl	8006b64 <xTaskGetSchedulerState>
 8004c24:	4603      	mov	r3, r0
 8004c26:	2b01      	cmp	r3, #1
 8004c28:	d001      	beq.n	8004c2e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004c2a:	f002 fe45 	bl	80078b8 <xPortSysTickHandler>
  }
}
 8004c2e:	bf00      	nop
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	bf00      	nop
 8004c34:	e000e010 	.word	0xe000e010

08004c38 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004c3c:	2100      	movs	r1, #0
 8004c3e:	f06f 0004 	mvn.w	r0, #4
 8004c42:	f7ff ffbf 	bl	8004bc4 <__NVIC_SetPriority>
#endif
}
 8004c46:	bf00      	nop
 8004c48:	bd80      	pop	{r7, pc}
	...

08004c4c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004c4c:	b480      	push	{r7}
 8004c4e:	b083      	sub	sp, #12
 8004c50:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c52:	f3ef 8305 	mrs	r3, IPSR
 8004c56:	603b      	str	r3, [r7, #0]
  return(result);
 8004c58:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d003      	beq.n	8004c66 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004c5e:	f06f 0305 	mvn.w	r3, #5
 8004c62:	607b      	str	r3, [r7, #4]
 8004c64:	e00c      	b.n	8004c80 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004c66:	4b09      	ldr	r3, [pc, #36]	@ (8004c8c <osKernelInitialize+0x40>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d105      	bne.n	8004c7a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004c6e:	4b07      	ldr	r3, [pc, #28]	@ (8004c8c <osKernelInitialize+0x40>)
 8004c70:	2201      	movs	r2, #1
 8004c72:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004c74:	2300      	movs	r3, #0
 8004c76:	607b      	str	r3, [r7, #4]
 8004c78:	e002      	b.n	8004c80 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8004c7e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004c80:	687b      	ldr	r3, [r7, #4]
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	370c      	adds	r7, #12
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bc80      	pop	{r7}
 8004c8a:	4770      	bx	lr
 8004c8c:	20000680 	.word	0x20000680

08004c90 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b082      	sub	sp, #8
 8004c94:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c96:	f3ef 8305 	mrs	r3, IPSR
 8004c9a:	603b      	str	r3, [r7, #0]
  return(result);
 8004c9c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d003      	beq.n	8004caa <osKernelStart+0x1a>
    stat = osErrorISR;
 8004ca2:	f06f 0305 	mvn.w	r3, #5
 8004ca6:	607b      	str	r3, [r7, #4]
 8004ca8:	e010      	b.n	8004ccc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004caa:	4b0b      	ldr	r3, [pc, #44]	@ (8004cd8 <osKernelStart+0x48>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	2b01      	cmp	r3, #1
 8004cb0:	d109      	bne.n	8004cc6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004cb2:	f7ff ffc1 	bl	8004c38 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004cb6:	4b08      	ldr	r3, [pc, #32]	@ (8004cd8 <osKernelStart+0x48>)
 8004cb8:	2202      	movs	r2, #2
 8004cba:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004cbc:	f001 faf2 	bl	80062a4 <vTaskStartScheduler>
      stat = osOK;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	607b      	str	r3, [r7, #4]
 8004cc4:	e002      	b.n	8004ccc <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004cc6:	f04f 33ff 	mov.w	r3, #4294967295
 8004cca:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004ccc:	687b      	ldr	r3, [r7, #4]
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	3708      	adds	r7, #8
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}
 8004cd6:	bf00      	nop
 8004cd8:	20000680 	.word	0x20000680

08004cdc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b08e      	sub	sp, #56	@ 0x38
 8004ce0:	af04      	add	r7, sp, #16
 8004ce2:	60f8      	str	r0, [r7, #12]
 8004ce4:	60b9      	str	r1, [r7, #8]
 8004ce6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004cec:	f3ef 8305 	mrs	r3, IPSR
 8004cf0:	617b      	str	r3, [r7, #20]
  return(result);
 8004cf2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d17e      	bne.n	8004df6 <osThreadNew+0x11a>
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d07b      	beq.n	8004df6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004cfe:	2380      	movs	r3, #128	@ 0x80
 8004d00:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004d02:	2318      	movs	r3, #24
 8004d04:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004d06:	2300      	movs	r3, #0
 8004d08:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004d0a:	f04f 33ff 	mov.w	r3, #4294967295
 8004d0e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d045      	beq.n	8004da2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d002      	beq.n	8004d24 <osThreadNew+0x48>
        name = attr->name;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	699b      	ldr	r3, [r3, #24]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d002      	beq.n	8004d32 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	699b      	ldr	r3, [r3, #24]
 8004d30:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004d32:	69fb      	ldr	r3, [r7, #28]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d008      	beq.n	8004d4a <osThreadNew+0x6e>
 8004d38:	69fb      	ldr	r3, [r7, #28]
 8004d3a:	2b38      	cmp	r3, #56	@ 0x38
 8004d3c:	d805      	bhi.n	8004d4a <osThreadNew+0x6e>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	f003 0301 	and.w	r3, r3, #1
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d001      	beq.n	8004d4e <osThreadNew+0x72>
        return (NULL);
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	e054      	b.n	8004df8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	695b      	ldr	r3, [r3, #20]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d003      	beq.n	8004d5e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	695b      	ldr	r3, [r3, #20]
 8004d5a:	089b      	lsrs	r3, r3, #2
 8004d5c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d00e      	beq.n	8004d84 <osThreadNew+0xa8>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	68db      	ldr	r3, [r3, #12]
 8004d6a:	2ba7      	cmp	r3, #167	@ 0xa7
 8004d6c:	d90a      	bls.n	8004d84 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d006      	beq.n	8004d84 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	695b      	ldr	r3, [r3, #20]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d002      	beq.n	8004d84 <osThreadNew+0xa8>
        mem = 1;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	61bb      	str	r3, [r7, #24]
 8004d82:	e010      	b.n	8004da6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d10c      	bne.n	8004da6 <osThreadNew+0xca>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	68db      	ldr	r3, [r3, #12]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d108      	bne.n	8004da6 <osThreadNew+0xca>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	691b      	ldr	r3, [r3, #16]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d104      	bne.n	8004da6 <osThreadNew+0xca>
          mem = 0;
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	61bb      	str	r3, [r7, #24]
 8004da0:	e001      	b.n	8004da6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004da2:	2300      	movs	r3, #0
 8004da4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004da6:	69bb      	ldr	r3, [r7, #24]
 8004da8:	2b01      	cmp	r3, #1
 8004daa:	d110      	bne.n	8004dce <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004db0:	687a      	ldr	r2, [r7, #4]
 8004db2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004db4:	9202      	str	r2, [sp, #8]
 8004db6:	9301      	str	r3, [sp, #4]
 8004db8:	69fb      	ldr	r3, [r7, #28]
 8004dba:	9300      	str	r3, [sp, #0]
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	6a3a      	ldr	r2, [r7, #32]
 8004dc0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004dc2:	68f8      	ldr	r0, [r7, #12]
 8004dc4:	f001 f806 	bl	8005dd4 <xTaskCreateStatic>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	613b      	str	r3, [r7, #16]
 8004dcc:	e013      	b.n	8004df6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004dce:	69bb      	ldr	r3, [r7, #24]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d110      	bne.n	8004df6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004dd4:	6a3b      	ldr	r3, [r7, #32]
 8004dd6:	b29a      	uxth	r2, r3
 8004dd8:	f107 0310 	add.w	r3, r7, #16
 8004ddc:	9301      	str	r3, [sp, #4]
 8004dde:	69fb      	ldr	r3, [r7, #28]
 8004de0:	9300      	str	r3, [sp, #0]
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004de6:	68f8      	ldr	r0, [r7, #12]
 8004de8:	f001 f854 	bl	8005e94 <xTaskCreate>
 8004dec:	4603      	mov	r3, r0
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d001      	beq.n	8004df6 <osThreadNew+0x11a>
            hTask = NULL;
 8004df2:	2300      	movs	r3, #0
 8004df4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004df6:	693b      	ldr	r3, [r7, #16]
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	3728      	adds	r7, #40	@ 0x28
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bd80      	pop	{r7, pc}

08004e00 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b084      	sub	sp, #16
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004e08:	f3ef 8305 	mrs	r3, IPSR
 8004e0c:	60bb      	str	r3, [r7, #8]
  return(result);
 8004e0e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d003      	beq.n	8004e1c <osDelay+0x1c>
    stat = osErrorISR;
 8004e14:	f06f 0305 	mvn.w	r3, #5
 8004e18:	60fb      	str	r3, [r7, #12]
 8004e1a:	e007      	b.n	8004e2c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d002      	beq.n	8004e2c <osDelay+0x2c>
      vTaskDelay(ticks);
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	f001 fa06 	bl	8006238 <vTaskDelay>
    }
  }

  return (stat);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	3710      	adds	r7, #16
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}
	...

08004e38 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004e38:	b480      	push	{r7}
 8004e3a:	b085      	sub	sp, #20
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	60f8      	str	r0, [r7, #12]
 8004e40:	60b9      	str	r1, [r7, #8]
 8004e42:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	4a06      	ldr	r2, [pc, #24]	@ (8004e60 <vApplicationGetIdleTaskMemory+0x28>)
 8004e48:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	4a05      	ldr	r2, [pc, #20]	@ (8004e64 <vApplicationGetIdleTaskMemory+0x2c>)
 8004e4e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2280      	movs	r2, #128	@ 0x80
 8004e54:	601a      	str	r2, [r3, #0]
}
 8004e56:	bf00      	nop
 8004e58:	3714      	adds	r7, #20
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bc80      	pop	{r7}
 8004e5e:	4770      	bx	lr
 8004e60:	20000684 	.word	0x20000684
 8004e64:	2000072c 	.word	0x2000072c

08004e68 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004e68:	b480      	push	{r7}
 8004e6a:	b085      	sub	sp, #20
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	60f8      	str	r0, [r7, #12]
 8004e70:	60b9      	str	r1, [r7, #8]
 8004e72:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	4a07      	ldr	r2, [pc, #28]	@ (8004e94 <vApplicationGetTimerTaskMemory+0x2c>)
 8004e78:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	4a06      	ldr	r2, [pc, #24]	@ (8004e98 <vApplicationGetTimerTaskMemory+0x30>)
 8004e7e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004e86:	601a      	str	r2, [r3, #0]
}
 8004e88:	bf00      	nop
 8004e8a:	3714      	adds	r7, #20
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	bc80      	pop	{r7}
 8004e90:	4770      	bx	lr
 8004e92:	bf00      	nop
 8004e94:	2000092c 	.word	0x2000092c
 8004e98:	200009d4 	.word	0x200009d4

08004e9c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b083      	sub	sp, #12
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	f103 0208 	add.w	r2, r3, #8
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	f04f 32ff 	mov.w	r2, #4294967295
 8004eb4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	f103 0208 	add.w	r2, r3, #8
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	f103 0208 	add.w	r2, r3, #8
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004ed0:	bf00      	nop
 8004ed2:	370c      	adds	r7, #12
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bc80      	pop	{r7}
 8004ed8:	4770      	bx	lr

08004eda <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004eda:	b480      	push	{r7}
 8004edc:	b083      	sub	sp, #12
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004ee8:	bf00      	nop
 8004eea:	370c      	adds	r7, #12
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bc80      	pop	{r7}
 8004ef0:	4770      	bx	lr

08004ef2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004ef2:	b480      	push	{r7}
 8004ef4:	b085      	sub	sp, #20
 8004ef6:	af00      	add	r7, sp, #0
 8004ef8:	6078      	str	r0, [r7, #4]
 8004efa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	68fa      	ldr	r2, [r7, #12]
 8004f06:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	689a      	ldr	r2, [r3, #8]
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	683a      	ldr	r2, [r7, #0]
 8004f16:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	683a      	ldr	r2, [r7, #0]
 8004f1c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	687a      	ldr	r2, [r7, #4]
 8004f22:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	1c5a      	adds	r2, r3, #1
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	601a      	str	r2, [r3, #0]
}
 8004f2e:	bf00      	nop
 8004f30:	3714      	adds	r7, #20
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bc80      	pop	{r7}
 8004f36:	4770      	bx	lr

08004f38 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004f38:	b480      	push	{r7}
 8004f3a:	b085      	sub	sp, #20
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
 8004f40:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f4e:	d103      	bne.n	8004f58 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	691b      	ldr	r3, [r3, #16]
 8004f54:	60fb      	str	r3, [r7, #12]
 8004f56:	e00c      	b.n	8004f72 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	3308      	adds	r3, #8
 8004f5c:	60fb      	str	r3, [r7, #12]
 8004f5e:	e002      	b.n	8004f66 <vListInsert+0x2e>
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	60fb      	str	r3, [r7, #12]
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	68ba      	ldr	r2, [r7, #8]
 8004f6e:	429a      	cmp	r2, r3
 8004f70:	d2f6      	bcs.n	8004f60 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	685a      	ldr	r2, [r3, #4]
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	683a      	ldr	r2, [r7, #0]
 8004f80:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	68fa      	ldr	r2, [r7, #12]
 8004f86:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	683a      	ldr	r2, [r7, #0]
 8004f8c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	687a      	ldr	r2, [r7, #4]
 8004f92:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	1c5a      	adds	r2, r3, #1
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	601a      	str	r2, [r3, #0]
}
 8004f9e:	bf00      	nop
 8004fa0:	3714      	adds	r7, #20
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bc80      	pop	{r7}
 8004fa6:	4770      	bx	lr

08004fa8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b085      	sub	sp, #20
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	691b      	ldr	r3, [r3, #16]
 8004fb4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	687a      	ldr	r2, [r7, #4]
 8004fbc:	6892      	ldr	r2, [r2, #8]
 8004fbe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	687a      	ldr	r2, [r7, #4]
 8004fc6:	6852      	ldr	r2, [r2, #4]
 8004fc8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	687a      	ldr	r2, [r7, #4]
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d103      	bne.n	8004fdc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	689a      	ldr	r2, [r3, #8]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	1e5a      	subs	r2, r3, #1
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	3714      	adds	r7, #20
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bc80      	pop	{r7}
 8004ff8:	4770      	bx	lr
	...

08004ffc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b084      	sub	sp, #16
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
 8005004:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d10b      	bne.n	8005028 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005014:	f383 8811 	msr	BASEPRI, r3
 8005018:	f3bf 8f6f 	isb	sy
 800501c:	f3bf 8f4f 	dsb	sy
 8005020:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005022:	bf00      	nop
 8005024:	bf00      	nop
 8005026:	e7fd      	b.n	8005024 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005028:	f002 fbc8 	bl	80077bc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681a      	ldr	r2, [r3, #0]
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005034:	68f9      	ldr	r1, [r7, #12]
 8005036:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005038:	fb01 f303 	mul.w	r3, r1, r3
 800503c:	441a      	add	r2, r3
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2200      	movs	r2, #0
 8005046:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681a      	ldr	r2, [r3, #0]
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005058:	3b01      	subs	r3, #1
 800505a:	68f9      	ldr	r1, [r7, #12]
 800505c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800505e:	fb01 f303 	mul.w	r3, r1, r3
 8005062:	441a      	add	r2, r3
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	22ff      	movs	r2, #255	@ 0xff
 800506c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	22ff      	movs	r2, #255	@ 0xff
 8005074:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d114      	bne.n	80050a8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	691b      	ldr	r3, [r3, #16]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d01a      	beq.n	80050bc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	3310      	adds	r3, #16
 800508a:	4618      	mov	r0, r3
 800508c:	f001 fba4 	bl	80067d8 <xTaskRemoveFromEventList>
 8005090:	4603      	mov	r3, r0
 8005092:	2b00      	cmp	r3, #0
 8005094:	d012      	beq.n	80050bc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005096:	4b0d      	ldr	r3, [pc, #52]	@ (80050cc <xQueueGenericReset+0xd0>)
 8005098:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800509c:	601a      	str	r2, [r3, #0]
 800509e:	f3bf 8f4f 	dsb	sy
 80050a2:	f3bf 8f6f 	isb	sy
 80050a6:	e009      	b.n	80050bc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	3310      	adds	r3, #16
 80050ac:	4618      	mov	r0, r3
 80050ae:	f7ff fef5 	bl	8004e9c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	3324      	adds	r3, #36	@ 0x24
 80050b6:	4618      	mov	r0, r3
 80050b8:	f7ff fef0 	bl	8004e9c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80050bc:	f002 fbae 	bl	800781c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80050c0:	2301      	movs	r3, #1
}
 80050c2:	4618      	mov	r0, r3
 80050c4:	3710      	adds	r7, #16
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bd80      	pop	{r7, pc}
 80050ca:	bf00      	nop
 80050cc:	e000ed04 	.word	0xe000ed04

080050d0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b08e      	sub	sp, #56	@ 0x38
 80050d4:	af02      	add	r7, sp, #8
 80050d6:	60f8      	str	r0, [r7, #12]
 80050d8:	60b9      	str	r1, [r7, #8]
 80050da:	607a      	str	r2, [r7, #4]
 80050dc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d10b      	bne.n	80050fc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80050e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050e8:	f383 8811 	msr	BASEPRI, r3
 80050ec:	f3bf 8f6f 	isb	sy
 80050f0:	f3bf 8f4f 	dsb	sy
 80050f4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80050f6:	bf00      	nop
 80050f8:	bf00      	nop
 80050fa:	e7fd      	b.n	80050f8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d10b      	bne.n	800511a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005102:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005106:	f383 8811 	msr	BASEPRI, r3
 800510a:	f3bf 8f6f 	isb	sy
 800510e:	f3bf 8f4f 	dsb	sy
 8005112:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005114:	bf00      	nop
 8005116:	bf00      	nop
 8005118:	e7fd      	b.n	8005116 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d002      	beq.n	8005126 <xQueueGenericCreateStatic+0x56>
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d001      	beq.n	800512a <xQueueGenericCreateStatic+0x5a>
 8005126:	2301      	movs	r3, #1
 8005128:	e000      	b.n	800512c <xQueueGenericCreateStatic+0x5c>
 800512a:	2300      	movs	r3, #0
 800512c:	2b00      	cmp	r3, #0
 800512e:	d10b      	bne.n	8005148 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005130:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005134:	f383 8811 	msr	BASEPRI, r3
 8005138:	f3bf 8f6f 	isb	sy
 800513c:	f3bf 8f4f 	dsb	sy
 8005140:	623b      	str	r3, [r7, #32]
}
 8005142:	bf00      	nop
 8005144:	bf00      	nop
 8005146:	e7fd      	b.n	8005144 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d102      	bne.n	8005154 <xQueueGenericCreateStatic+0x84>
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d101      	bne.n	8005158 <xQueueGenericCreateStatic+0x88>
 8005154:	2301      	movs	r3, #1
 8005156:	e000      	b.n	800515a <xQueueGenericCreateStatic+0x8a>
 8005158:	2300      	movs	r3, #0
 800515a:	2b00      	cmp	r3, #0
 800515c:	d10b      	bne.n	8005176 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800515e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005162:	f383 8811 	msr	BASEPRI, r3
 8005166:	f3bf 8f6f 	isb	sy
 800516a:	f3bf 8f4f 	dsb	sy
 800516e:	61fb      	str	r3, [r7, #28]
}
 8005170:	bf00      	nop
 8005172:	bf00      	nop
 8005174:	e7fd      	b.n	8005172 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005176:	2350      	movs	r3, #80	@ 0x50
 8005178:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	2b50      	cmp	r3, #80	@ 0x50
 800517e:	d00b      	beq.n	8005198 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005184:	f383 8811 	msr	BASEPRI, r3
 8005188:	f3bf 8f6f 	isb	sy
 800518c:	f3bf 8f4f 	dsb	sy
 8005190:	61bb      	str	r3, [r7, #24]
}
 8005192:	bf00      	nop
 8005194:	bf00      	nop
 8005196:	e7fd      	b.n	8005194 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005198:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800519e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d00d      	beq.n	80051c0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80051a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051a6:	2201      	movs	r2, #1
 80051a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80051ac:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80051b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051b2:	9300      	str	r3, [sp, #0]
 80051b4:	4613      	mov	r3, r2
 80051b6:	687a      	ldr	r2, [r7, #4]
 80051b8:	68b9      	ldr	r1, [r7, #8]
 80051ba:	68f8      	ldr	r0, [r7, #12]
 80051bc:	f000 f840 	bl	8005240 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80051c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3730      	adds	r7, #48	@ 0x30
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}

080051ca <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80051ca:	b580      	push	{r7, lr}
 80051cc:	b08a      	sub	sp, #40	@ 0x28
 80051ce:	af02      	add	r7, sp, #8
 80051d0:	60f8      	str	r0, [r7, #12]
 80051d2:	60b9      	str	r1, [r7, #8]
 80051d4:	4613      	mov	r3, r2
 80051d6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d10b      	bne.n	80051f6 <xQueueGenericCreate+0x2c>
	__asm volatile
 80051de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051e2:	f383 8811 	msr	BASEPRI, r3
 80051e6:	f3bf 8f6f 	isb	sy
 80051ea:	f3bf 8f4f 	dsb	sy
 80051ee:	613b      	str	r3, [r7, #16]
}
 80051f0:	bf00      	nop
 80051f2:	bf00      	nop
 80051f4:	e7fd      	b.n	80051f2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	68ba      	ldr	r2, [r7, #8]
 80051fa:	fb02 f303 	mul.w	r3, r2, r3
 80051fe:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005200:	69fb      	ldr	r3, [r7, #28]
 8005202:	3350      	adds	r3, #80	@ 0x50
 8005204:	4618      	mov	r0, r3
 8005206:	f002 fbdb 	bl	80079c0 <pvPortMalloc>
 800520a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800520c:	69bb      	ldr	r3, [r7, #24]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d011      	beq.n	8005236 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005212:	69bb      	ldr	r3, [r7, #24]
 8005214:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	3350      	adds	r3, #80	@ 0x50
 800521a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800521c:	69bb      	ldr	r3, [r7, #24]
 800521e:	2200      	movs	r2, #0
 8005220:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005224:	79fa      	ldrb	r2, [r7, #7]
 8005226:	69bb      	ldr	r3, [r7, #24]
 8005228:	9300      	str	r3, [sp, #0]
 800522a:	4613      	mov	r3, r2
 800522c:	697a      	ldr	r2, [r7, #20]
 800522e:	68b9      	ldr	r1, [r7, #8]
 8005230:	68f8      	ldr	r0, [r7, #12]
 8005232:	f000 f805 	bl	8005240 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005236:	69bb      	ldr	r3, [r7, #24]
	}
 8005238:	4618      	mov	r0, r3
 800523a:	3720      	adds	r7, #32
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}

08005240 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b084      	sub	sp, #16
 8005244:	af00      	add	r7, sp, #0
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	60b9      	str	r1, [r7, #8]
 800524a:	607a      	str	r2, [r7, #4]
 800524c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d103      	bne.n	800525c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005254:	69bb      	ldr	r3, [r7, #24]
 8005256:	69ba      	ldr	r2, [r7, #24]
 8005258:	601a      	str	r2, [r3, #0]
 800525a:	e002      	b.n	8005262 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800525c:	69bb      	ldr	r3, [r7, #24]
 800525e:	687a      	ldr	r2, [r7, #4]
 8005260:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005262:	69bb      	ldr	r3, [r7, #24]
 8005264:	68fa      	ldr	r2, [r7, #12]
 8005266:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005268:	69bb      	ldr	r3, [r7, #24]
 800526a:	68ba      	ldr	r2, [r7, #8]
 800526c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800526e:	2101      	movs	r1, #1
 8005270:	69b8      	ldr	r0, [r7, #24]
 8005272:	f7ff fec3 	bl	8004ffc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005276:	69bb      	ldr	r3, [r7, #24]
 8005278:	78fa      	ldrb	r2, [r7, #3]
 800527a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800527e:	bf00      	nop
 8005280:	3710      	adds	r7, #16
 8005282:	46bd      	mov	sp, r7
 8005284:	bd80      	pop	{r7, pc}
	...

08005288 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b08e      	sub	sp, #56	@ 0x38
 800528c:	af00      	add	r7, sp, #0
 800528e:	60f8      	str	r0, [r7, #12]
 8005290:	60b9      	str	r1, [r7, #8]
 8005292:	607a      	str	r2, [r7, #4]
 8005294:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005296:	2300      	movs	r3, #0
 8005298:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800529e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d10b      	bne.n	80052bc <xQueueGenericSend+0x34>
	__asm volatile
 80052a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052a8:	f383 8811 	msr	BASEPRI, r3
 80052ac:	f3bf 8f6f 	isb	sy
 80052b0:	f3bf 8f4f 	dsb	sy
 80052b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80052b6:	bf00      	nop
 80052b8:	bf00      	nop
 80052ba:	e7fd      	b.n	80052b8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d103      	bne.n	80052ca <xQueueGenericSend+0x42>
 80052c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d101      	bne.n	80052ce <xQueueGenericSend+0x46>
 80052ca:	2301      	movs	r3, #1
 80052cc:	e000      	b.n	80052d0 <xQueueGenericSend+0x48>
 80052ce:	2300      	movs	r3, #0
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d10b      	bne.n	80052ec <xQueueGenericSend+0x64>
	__asm volatile
 80052d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052d8:	f383 8811 	msr	BASEPRI, r3
 80052dc:	f3bf 8f6f 	isb	sy
 80052e0:	f3bf 8f4f 	dsb	sy
 80052e4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80052e6:	bf00      	nop
 80052e8:	bf00      	nop
 80052ea:	e7fd      	b.n	80052e8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	2b02      	cmp	r3, #2
 80052f0:	d103      	bne.n	80052fa <xQueueGenericSend+0x72>
 80052f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052f6:	2b01      	cmp	r3, #1
 80052f8:	d101      	bne.n	80052fe <xQueueGenericSend+0x76>
 80052fa:	2301      	movs	r3, #1
 80052fc:	e000      	b.n	8005300 <xQueueGenericSend+0x78>
 80052fe:	2300      	movs	r3, #0
 8005300:	2b00      	cmp	r3, #0
 8005302:	d10b      	bne.n	800531c <xQueueGenericSend+0x94>
	__asm volatile
 8005304:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005308:	f383 8811 	msr	BASEPRI, r3
 800530c:	f3bf 8f6f 	isb	sy
 8005310:	f3bf 8f4f 	dsb	sy
 8005314:	623b      	str	r3, [r7, #32]
}
 8005316:	bf00      	nop
 8005318:	bf00      	nop
 800531a:	e7fd      	b.n	8005318 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800531c:	f001 fc22 	bl	8006b64 <xTaskGetSchedulerState>
 8005320:	4603      	mov	r3, r0
 8005322:	2b00      	cmp	r3, #0
 8005324:	d102      	bne.n	800532c <xQueueGenericSend+0xa4>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d101      	bne.n	8005330 <xQueueGenericSend+0xa8>
 800532c:	2301      	movs	r3, #1
 800532e:	e000      	b.n	8005332 <xQueueGenericSend+0xaa>
 8005330:	2300      	movs	r3, #0
 8005332:	2b00      	cmp	r3, #0
 8005334:	d10b      	bne.n	800534e <xQueueGenericSend+0xc6>
	__asm volatile
 8005336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800533a:	f383 8811 	msr	BASEPRI, r3
 800533e:	f3bf 8f6f 	isb	sy
 8005342:	f3bf 8f4f 	dsb	sy
 8005346:	61fb      	str	r3, [r7, #28]
}
 8005348:	bf00      	nop
 800534a:	bf00      	nop
 800534c:	e7fd      	b.n	800534a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800534e:	f002 fa35 	bl	80077bc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005354:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005358:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800535a:	429a      	cmp	r2, r3
 800535c:	d302      	bcc.n	8005364 <xQueueGenericSend+0xdc>
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	2b02      	cmp	r3, #2
 8005362:	d129      	bne.n	80053b8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005364:	683a      	ldr	r2, [r7, #0]
 8005366:	68b9      	ldr	r1, [r7, #8]
 8005368:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800536a:	f000 fbc6 	bl	8005afa <prvCopyDataToQueue>
 800536e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005374:	2b00      	cmp	r3, #0
 8005376:	d010      	beq.n	800539a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800537a:	3324      	adds	r3, #36	@ 0x24
 800537c:	4618      	mov	r0, r3
 800537e:	f001 fa2b 	bl	80067d8 <xTaskRemoveFromEventList>
 8005382:	4603      	mov	r3, r0
 8005384:	2b00      	cmp	r3, #0
 8005386:	d013      	beq.n	80053b0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005388:	4b3f      	ldr	r3, [pc, #252]	@ (8005488 <xQueueGenericSend+0x200>)
 800538a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800538e:	601a      	str	r2, [r3, #0]
 8005390:	f3bf 8f4f 	dsb	sy
 8005394:	f3bf 8f6f 	isb	sy
 8005398:	e00a      	b.n	80053b0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800539a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800539c:	2b00      	cmp	r3, #0
 800539e:	d007      	beq.n	80053b0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80053a0:	4b39      	ldr	r3, [pc, #228]	@ (8005488 <xQueueGenericSend+0x200>)
 80053a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053a6:	601a      	str	r2, [r3, #0]
 80053a8:	f3bf 8f4f 	dsb	sy
 80053ac:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80053b0:	f002 fa34 	bl	800781c <vPortExitCritical>
				return pdPASS;
 80053b4:	2301      	movs	r3, #1
 80053b6:	e063      	b.n	8005480 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d103      	bne.n	80053c6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80053be:	f002 fa2d 	bl	800781c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80053c2:	2300      	movs	r3, #0
 80053c4:	e05c      	b.n	8005480 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80053c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d106      	bne.n	80053da <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80053cc:	f107 0314 	add.w	r3, r7, #20
 80053d0:	4618      	mov	r0, r3
 80053d2:	f001 fa65 	bl	80068a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80053d6:	2301      	movs	r3, #1
 80053d8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80053da:	f002 fa1f 	bl	800781c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80053de:	f000 ffd1 	bl	8006384 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80053e2:	f002 f9eb 	bl	80077bc <vPortEnterCritical>
 80053e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80053ec:	b25b      	sxtb	r3, r3
 80053ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053f2:	d103      	bne.n	80053fc <xQueueGenericSend+0x174>
 80053f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053f6:	2200      	movs	r2, #0
 80053f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80053fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005402:	b25b      	sxtb	r3, r3
 8005404:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005408:	d103      	bne.n	8005412 <xQueueGenericSend+0x18a>
 800540a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800540c:	2200      	movs	r2, #0
 800540e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005412:	f002 fa03 	bl	800781c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005416:	1d3a      	adds	r2, r7, #4
 8005418:	f107 0314 	add.w	r3, r7, #20
 800541c:	4611      	mov	r1, r2
 800541e:	4618      	mov	r0, r3
 8005420:	f001 fa54 	bl	80068cc <xTaskCheckForTimeOut>
 8005424:	4603      	mov	r3, r0
 8005426:	2b00      	cmp	r3, #0
 8005428:	d124      	bne.n	8005474 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800542a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800542c:	f000 fc5d 	bl	8005cea <prvIsQueueFull>
 8005430:	4603      	mov	r3, r0
 8005432:	2b00      	cmp	r3, #0
 8005434:	d018      	beq.n	8005468 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005438:	3310      	adds	r3, #16
 800543a:	687a      	ldr	r2, [r7, #4]
 800543c:	4611      	mov	r1, r2
 800543e:	4618      	mov	r0, r3
 8005440:	f001 f978 	bl	8006734 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005444:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005446:	f000 fbe8 	bl	8005c1a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800544a:	f000 ffa9 	bl	80063a0 <xTaskResumeAll>
 800544e:	4603      	mov	r3, r0
 8005450:	2b00      	cmp	r3, #0
 8005452:	f47f af7c 	bne.w	800534e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005456:	4b0c      	ldr	r3, [pc, #48]	@ (8005488 <xQueueGenericSend+0x200>)
 8005458:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800545c:	601a      	str	r2, [r3, #0]
 800545e:	f3bf 8f4f 	dsb	sy
 8005462:	f3bf 8f6f 	isb	sy
 8005466:	e772      	b.n	800534e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005468:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800546a:	f000 fbd6 	bl	8005c1a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800546e:	f000 ff97 	bl	80063a0 <xTaskResumeAll>
 8005472:	e76c      	b.n	800534e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005474:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005476:	f000 fbd0 	bl	8005c1a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800547a:	f000 ff91 	bl	80063a0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800547e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005480:	4618      	mov	r0, r3
 8005482:	3738      	adds	r7, #56	@ 0x38
 8005484:	46bd      	mov	sp, r7
 8005486:	bd80      	pop	{r7, pc}
 8005488:	e000ed04 	.word	0xe000ed04

0800548c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b090      	sub	sp, #64	@ 0x40
 8005490:	af00      	add	r7, sp, #0
 8005492:	60f8      	str	r0, [r7, #12]
 8005494:	60b9      	str	r1, [r7, #8]
 8005496:	607a      	str	r2, [r7, #4]
 8005498:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800549e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d10b      	bne.n	80054bc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80054a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054a8:	f383 8811 	msr	BASEPRI, r3
 80054ac:	f3bf 8f6f 	isb	sy
 80054b0:	f3bf 8f4f 	dsb	sy
 80054b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80054b6:	bf00      	nop
 80054b8:	bf00      	nop
 80054ba:	e7fd      	b.n	80054b8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d103      	bne.n	80054ca <xQueueGenericSendFromISR+0x3e>
 80054c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d101      	bne.n	80054ce <xQueueGenericSendFromISR+0x42>
 80054ca:	2301      	movs	r3, #1
 80054cc:	e000      	b.n	80054d0 <xQueueGenericSendFromISR+0x44>
 80054ce:	2300      	movs	r3, #0
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d10b      	bne.n	80054ec <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80054d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054d8:	f383 8811 	msr	BASEPRI, r3
 80054dc:	f3bf 8f6f 	isb	sy
 80054e0:	f3bf 8f4f 	dsb	sy
 80054e4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80054e6:	bf00      	nop
 80054e8:	bf00      	nop
 80054ea:	e7fd      	b.n	80054e8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	2b02      	cmp	r3, #2
 80054f0:	d103      	bne.n	80054fa <xQueueGenericSendFromISR+0x6e>
 80054f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054f6:	2b01      	cmp	r3, #1
 80054f8:	d101      	bne.n	80054fe <xQueueGenericSendFromISR+0x72>
 80054fa:	2301      	movs	r3, #1
 80054fc:	e000      	b.n	8005500 <xQueueGenericSendFromISR+0x74>
 80054fe:	2300      	movs	r3, #0
 8005500:	2b00      	cmp	r3, #0
 8005502:	d10b      	bne.n	800551c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005504:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005508:	f383 8811 	msr	BASEPRI, r3
 800550c:	f3bf 8f6f 	isb	sy
 8005510:	f3bf 8f4f 	dsb	sy
 8005514:	623b      	str	r3, [r7, #32]
}
 8005516:	bf00      	nop
 8005518:	bf00      	nop
 800551a:	e7fd      	b.n	8005518 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800551c:	f002 fa10 	bl	8007940 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005520:	f3ef 8211 	mrs	r2, BASEPRI
 8005524:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005528:	f383 8811 	msr	BASEPRI, r3
 800552c:	f3bf 8f6f 	isb	sy
 8005530:	f3bf 8f4f 	dsb	sy
 8005534:	61fa      	str	r2, [r7, #28]
 8005536:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005538:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800553a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800553c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800553e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005540:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005542:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005544:	429a      	cmp	r2, r3
 8005546:	d302      	bcc.n	800554e <xQueueGenericSendFromISR+0xc2>
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	2b02      	cmp	r3, #2
 800554c:	d12f      	bne.n	80055ae <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800554e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005550:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005554:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005558:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800555a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800555c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800555e:	683a      	ldr	r2, [r7, #0]
 8005560:	68b9      	ldr	r1, [r7, #8]
 8005562:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005564:	f000 fac9 	bl	8005afa <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005568:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800556c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005570:	d112      	bne.n	8005598 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005572:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005576:	2b00      	cmp	r3, #0
 8005578:	d016      	beq.n	80055a8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800557a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800557c:	3324      	adds	r3, #36	@ 0x24
 800557e:	4618      	mov	r0, r3
 8005580:	f001 f92a 	bl	80067d8 <xTaskRemoveFromEventList>
 8005584:	4603      	mov	r3, r0
 8005586:	2b00      	cmp	r3, #0
 8005588:	d00e      	beq.n	80055a8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d00b      	beq.n	80055a8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2201      	movs	r2, #1
 8005594:	601a      	str	r2, [r3, #0]
 8005596:	e007      	b.n	80055a8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005598:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800559c:	3301      	adds	r3, #1
 800559e:	b2db      	uxtb	r3, r3
 80055a0:	b25a      	sxtb	r2, r3
 80055a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80055a8:	2301      	movs	r3, #1
 80055aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80055ac:	e001      	b.n	80055b2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80055ae:	2300      	movs	r3, #0
 80055b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055b4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80055b6:	697b      	ldr	r3, [r7, #20]
 80055b8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80055bc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80055be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80055c0:	4618      	mov	r0, r3
 80055c2:	3740      	adds	r7, #64	@ 0x40
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}

080055c8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b08e      	sub	sp, #56	@ 0x38
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
 80055d0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80055d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d10b      	bne.n	80055f4 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80055dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055e0:	f383 8811 	msr	BASEPRI, r3
 80055e4:	f3bf 8f6f 	isb	sy
 80055e8:	f3bf 8f4f 	dsb	sy
 80055ec:	623b      	str	r3, [r7, #32]
}
 80055ee:	bf00      	nop
 80055f0:	bf00      	nop
 80055f2:	e7fd      	b.n	80055f0 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80055f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d00b      	beq.n	8005614 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80055fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005600:	f383 8811 	msr	BASEPRI, r3
 8005604:	f3bf 8f6f 	isb	sy
 8005608:	f3bf 8f4f 	dsb	sy
 800560c:	61fb      	str	r3, [r7, #28]
}
 800560e:	bf00      	nop
 8005610:	bf00      	nop
 8005612:	e7fd      	b.n	8005610 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d103      	bne.n	8005624 <xQueueGiveFromISR+0x5c>
 800561c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800561e:	689b      	ldr	r3, [r3, #8]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d101      	bne.n	8005628 <xQueueGiveFromISR+0x60>
 8005624:	2301      	movs	r3, #1
 8005626:	e000      	b.n	800562a <xQueueGiveFromISR+0x62>
 8005628:	2300      	movs	r3, #0
 800562a:	2b00      	cmp	r3, #0
 800562c:	d10b      	bne.n	8005646 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800562e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005632:	f383 8811 	msr	BASEPRI, r3
 8005636:	f3bf 8f6f 	isb	sy
 800563a:	f3bf 8f4f 	dsb	sy
 800563e:	61bb      	str	r3, [r7, #24]
}
 8005640:	bf00      	nop
 8005642:	bf00      	nop
 8005644:	e7fd      	b.n	8005642 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005646:	f002 f97b 	bl	8007940 <vPortValidateInterruptPriority>
	__asm volatile
 800564a:	f3ef 8211 	mrs	r2, BASEPRI
 800564e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005652:	f383 8811 	msr	BASEPRI, r3
 8005656:	f3bf 8f6f 	isb	sy
 800565a:	f3bf 8f4f 	dsb	sy
 800565e:	617a      	str	r2, [r7, #20]
 8005660:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8005662:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005664:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005668:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800566a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800566c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800566e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005670:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005672:	429a      	cmp	r2, r3
 8005674:	d22b      	bcs.n	80056ce <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005678:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800567c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005680:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005682:	1c5a      	adds	r2, r3, #1
 8005684:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005686:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005688:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800568c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005690:	d112      	bne.n	80056b8 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005696:	2b00      	cmp	r3, #0
 8005698:	d016      	beq.n	80056c8 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800569a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800569c:	3324      	adds	r3, #36	@ 0x24
 800569e:	4618      	mov	r0, r3
 80056a0:	f001 f89a 	bl	80067d8 <xTaskRemoveFromEventList>
 80056a4:	4603      	mov	r3, r0
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d00e      	beq.n	80056c8 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d00b      	beq.n	80056c8 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	2201      	movs	r2, #1
 80056b4:	601a      	str	r2, [r3, #0]
 80056b6:	e007      	b.n	80056c8 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80056b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80056bc:	3301      	adds	r3, #1
 80056be:	b2db      	uxtb	r3, r3
 80056c0:	b25a      	sxtb	r2, r3
 80056c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80056c8:	2301      	movs	r3, #1
 80056ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80056cc:	e001      	b.n	80056d2 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80056ce:	2300      	movs	r3, #0
 80056d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80056d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056d4:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	f383 8811 	msr	BASEPRI, r3
}
 80056dc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80056de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	3738      	adds	r7, #56	@ 0x38
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}

080056e8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b08c      	sub	sp, #48	@ 0x30
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	60f8      	str	r0, [r7, #12]
 80056f0:	60b9      	str	r1, [r7, #8]
 80056f2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80056f4:	2300      	movs	r3, #0
 80056f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80056fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d10b      	bne.n	800571a <xQueueReceive+0x32>
	__asm volatile
 8005702:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005706:	f383 8811 	msr	BASEPRI, r3
 800570a:	f3bf 8f6f 	isb	sy
 800570e:	f3bf 8f4f 	dsb	sy
 8005712:	623b      	str	r3, [r7, #32]
}
 8005714:	bf00      	nop
 8005716:	bf00      	nop
 8005718:	e7fd      	b.n	8005716 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d103      	bne.n	8005728 <xQueueReceive+0x40>
 8005720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005724:	2b00      	cmp	r3, #0
 8005726:	d101      	bne.n	800572c <xQueueReceive+0x44>
 8005728:	2301      	movs	r3, #1
 800572a:	e000      	b.n	800572e <xQueueReceive+0x46>
 800572c:	2300      	movs	r3, #0
 800572e:	2b00      	cmp	r3, #0
 8005730:	d10b      	bne.n	800574a <xQueueReceive+0x62>
	__asm volatile
 8005732:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005736:	f383 8811 	msr	BASEPRI, r3
 800573a:	f3bf 8f6f 	isb	sy
 800573e:	f3bf 8f4f 	dsb	sy
 8005742:	61fb      	str	r3, [r7, #28]
}
 8005744:	bf00      	nop
 8005746:	bf00      	nop
 8005748:	e7fd      	b.n	8005746 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800574a:	f001 fa0b 	bl	8006b64 <xTaskGetSchedulerState>
 800574e:	4603      	mov	r3, r0
 8005750:	2b00      	cmp	r3, #0
 8005752:	d102      	bne.n	800575a <xQueueReceive+0x72>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d101      	bne.n	800575e <xQueueReceive+0x76>
 800575a:	2301      	movs	r3, #1
 800575c:	e000      	b.n	8005760 <xQueueReceive+0x78>
 800575e:	2300      	movs	r3, #0
 8005760:	2b00      	cmp	r3, #0
 8005762:	d10b      	bne.n	800577c <xQueueReceive+0x94>
	__asm volatile
 8005764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005768:	f383 8811 	msr	BASEPRI, r3
 800576c:	f3bf 8f6f 	isb	sy
 8005770:	f3bf 8f4f 	dsb	sy
 8005774:	61bb      	str	r3, [r7, #24]
}
 8005776:	bf00      	nop
 8005778:	bf00      	nop
 800577a:	e7fd      	b.n	8005778 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800577c:	f002 f81e 	bl	80077bc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005782:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005784:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005788:	2b00      	cmp	r3, #0
 800578a:	d01f      	beq.n	80057cc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800578c:	68b9      	ldr	r1, [r7, #8]
 800578e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005790:	f000 fa1d 	bl	8005bce <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005796:	1e5a      	subs	r2, r3, #1
 8005798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800579a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800579c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800579e:	691b      	ldr	r3, [r3, #16]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d00f      	beq.n	80057c4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80057a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057a6:	3310      	adds	r3, #16
 80057a8:	4618      	mov	r0, r3
 80057aa:	f001 f815 	bl	80067d8 <xTaskRemoveFromEventList>
 80057ae:	4603      	mov	r3, r0
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d007      	beq.n	80057c4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80057b4:	4b3c      	ldr	r3, [pc, #240]	@ (80058a8 <xQueueReceive+0x1c0>)
 80057b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80057ba:	601a      	str	r2, [r3, #0]
 80057bc:	f3bf 8f4f 	dsb	sy
 80057c0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80057c4:	f002 f82a 	bl	800781c <vPortExitCritical>
				return pdPASS;
 80057c8:	2301      	movs	r3, #1
 80057ca:	e069      	b.n	80058a0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d103      	bne.n	80057da <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80057d2:	f002 f823 	bl	800781c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80057d6:	2300      	movs	r3, #0
 80057d8:	e062      	b.n	80058a0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80057da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d106      	bne.n	80057ee <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80057e0:	f107 0310 	add.w	r3, r7, #16
 80057e4:	4618      	mov	r0, r3
 80057e6:	f001 f85b 	bl	80068a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80057ea:	2301      	movs	r3, #1
 80057ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80057ee:	f002 f815 	bl	800781c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80057f2:	f000 fdc7 	bl	8006384 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80057f6:	f001 ffe1 	bl	80077bc <vPortEnterCritical>
 80057fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005800:	b25b      	sxtb	r3, r3
 8005802:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005806:	d103      	bne.n	8005810 <xQueueReceive+0x128>
 8005808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800580a:	2200      	movs	r2, #0
 800580c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005812:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005816:	b25b      	sxtb	r3, r3
 8005818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800581c:	d103      	bne.n	8005826 <xQueueReceive+0x13e>
 800581e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005820:	2200      	movs	r2, #0
 8005822:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005826:	f001 fff9 	bl	800781c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800582a:	1d3a      	adds	r2, r7, #4
 800582c:	f107 0310 	add.w	r3, r7, #16
 8005830:	4611      	mov	r1, r2
 8005832:	4618      	mov	r0, r3
 8005834:	f001 f84a 	bl	80068cc <xTaskCheckForTimeOut>
 8005838:	4603      	mov	r3, r0
 800583a:	2b00      	cmp	r3, #0
 800583c:	d123      	bne.n	8005886 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800583e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005840:	f000 fa3d 	bl	8005cbe <prvIsQueueEmpty>
 8005844:	4603      	mov	r3, r0
 8005846:	2b00      	cmp	r3, #0
 8005848:	d017      	beq.n	800587a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800584a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800584c:	3324      	adds	r3, #36	@ 0x24
 800584e:	687a      	ldr	r2, [r7, #4]
 8005850:	4611      	mov	r1, r2
 8005852:	4618      	mov	r0, r3
 8005854:	f000 ff6e 	bl	8006734 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005858:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800585a:	f000 f9de 	bl	8005c1a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800585e:	f000 fd9f 	bl	80063a0 <xTaskResumeAll>
 8005862:	4603      	mov	r3, r0
 8005864:	2b00      	cmp	r3, #0
 8005866:	d189      	bne.n	800577c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005868:	4b0f      	ldr	r3, [pc, #60]	@ (80058a8 <xQueueReceive+0x1c0>)
 800586a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800586e:	601a      	str	r2, [r3, #0]
 8005870:	f3bf 8f4f 	dsb	sy
 8005874:	f3bf 8f6f 	isb	sy
 8005878:	e780      	b.n	800577c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800587a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800587c:	f000 f9cd 	bl	8005c1a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005880:	f000 fd8e 	bl	80063a0 <xTaskResumeAll>
 8005884:	e77a      	b.n	800577c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005886:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005888:	f000 f9c7 	bl	8005c1a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800588c:	f000 fd88 	bl	80063a0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005890:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005892:	f000 fa14 	bl	8005cbe <prvIsQueueEmpty>
 8005896:	4603      	mov	r3, r0
 8005898:	2b00      	cmp	r3, #0
 800589a:	f43f af6f 	beq.w	800577c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800589e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	3730      	adds	r7, #48	@ 0x30
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}
 80058a8:	e000ed04 	.word	0xe000ed04

080058ac <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b08e      	sub	sp, #56	@ 0x38
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
 80058b4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80058b6:	2300      	movs	r3, #0
 80058b8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80058be:	2300      	movs	r3, #0
 80058c0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80058c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d10b      	bne.n	80058e0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80058c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058cc:	f383 8811 	msr	BASEPRI, r3
 80058d0:	f3bf 8f6f 	isb	sy
 80058d4:	f3bf 8f4f 	dsb	sy
 80058d8:	623b      	str	r3, [r7, #32]
}
 80058da:	bf00      	nop
 80058dc:	bf00      	nop
 80058de:	e7fd      	b.n	80058dc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80058e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d00b      	beq.n	8005900 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80058e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058ec:	f383 8811 	msr	BASEPRI, r3
 80058f0:	f3bf 8f6f 	isb	sy
 80058f4:	f3bf 8f4f 	dsb	sy
 80058f8:	61fb      	str	r3, [r7, #28]
}
 80058fa:	bf00      	nop
 80058fc:	bf00      	nop
 80058fe:	e7fd      	b.n	80058fc <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005900:	f001 f930 	bl	8006b64 <xTaskGetSchedulerState>
 8005904:	4603      	mov	r3, r0
 8005906:	2b00      	cmp	r3, #0
 8005908:	d102      	bne.n	8005910 <xQueueSemaphoreTake+0x64>
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d101      	bne.n	8005914 <xQueueSemaphoreTake+0x68>
 8005910:	2301      	movs	r3, #1
 8005912:	e000      	b.n	8005916 <xQueueSemaphoreTake+0x6a>
 8005914:	2300      	movs	r3, #0
 8005916:	2b00      	cmp	r3, #0
 8005918:	d10b      	bne.n	8005932 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800591a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800591e:	f383 8811 	msr	BASEPRI, r3
 8005922:	f3bf 8f6f 	isb	sy
 8005926:	f3bf 8f4f 	dsb	sy
 800592a:	61bb      	str	r3, [r7, #24]
}
 800592c:	bf00      	nop
 800592e:	bf00      	nop
 8005930:	e7fd      	b.n	800592e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005932:	f001 ff43 	bl	80077bc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005936:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005938:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800593a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800593c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800593e:	2b00      	cmp	r3, #0
 8005940:	d024      	beq.n	800598c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005942:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005944:	1e5a      	subs	r2, r3, #1
 8005946:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005948:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800594a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d104      	bne.n	800595c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005952:	f001 fa81 	bl	8006e58 <pvTaskIncrementMutexHeldCount>
 8005956:	4602      	mov	r2, r0
 8005958:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800595a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800595c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800595e:	691b      	ldr	r3, [r3, #16]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d00f      	beq.n	8005984 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005964:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005966:	3310      	adds	r3, #16
 8005968:	4618      	mov	r0, r3
 800596a:	f000 ff35 	bl	80067d8 <xTaskRemoveFromEventList>
 800596e:	4603      	mov	r3, r0
 8005970:	2b00      	cmp	r3, #0
 8005972:	d007      	beq.n	8005984 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005974:	4b54      	ldr	r3, [pc, #336]	@ (8005ac8 <xQueueSemaphoreTake+0x21c>)
 8005976:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800597a:	601a      	str	r2, [r3, #0]
 800597c:	f3bf 8f4f 	dsb	sy
 8005980:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005984:	f001 ff4a 	bl	800781c <vPortExitCritical>
				return pdPASS;
 8005988:	2301      	movs	r3, #1
 800598a:	e098      	b.n	8005abe <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d112      	bne.n	80059b8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005994:	2b00      	cmp	r3, #0
 8005996:	d00b      	beq.n	80059b0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8005998:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800599c:	f383 8811 	msr	BASEPRI, r3
 80059a0:	f3bf 8f6f 	isb	sy
 80059a4:	f3bf 8f4f 	dsb	sy
 80059a8:	617b      	str	r3, [r7, #20]
}
 80059aa:	bf00      	nop
 80059ac:	bf00      	nop
 80059ae:	e7fd      	b.n	80059ac <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80059b0:	f001 ff34 	bl	800781c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80059b4:	2300      	movs	r3, #0
 80059b6:	e082      	b.n	8005abe <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80059b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d106      	bne.n	80059cc <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80059be:	f107 030c 	add.w	r3, r7, #12
 80059c2:	4618      	mov	r0, r3
 80059c4:	f000 ff6c 	bl	80068a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80059c8:	2301      	movs	r3, #1
 80059ca:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80059cc:	f001 ff26 	bl	800781c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80059d0:	f000 fcd8 	bl	8006384 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80059d4:	f001 fef2 	bl	80077bc <vPortEnterCritical>
 80059d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059da:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80059de:	b25b      	sxtb	r3, r3
 80059e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059e4:	d103      	bne.n	80059ee <xQueueSemaphoreTake+0x142>
 80059e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059e8:	2200      	movs	r2, #0
 80059ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80059ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059f0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80059f4:	b25b      	sxtb	r3, r3
 80059f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059fa:	d103      	bne.n	8005a04 <xQueueSemaphoreTake+0x158>
 80059fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059fe:	2200      	movs	r2, #0
 8005a00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005a04:	f001 ff0a 	bl	800781c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005a08:	463a      	mov	r2, r7
 8005a0a:	f107 030c 	add.w	r3, r7, #12
 8005a0e:	4611      	mov	r1, r2
 8005a10:	4618      	mov	r0, r3
 8005a12:	f000 ff5b 	bl	80068cc <xTaskCheckForTimeOut>
 8005a16:	4603      	mov	r3, r0
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d132      	bne.n	8005a82 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005a1c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005a1e:	f000 f94e 	bl	8005cbe <prvIsQueueEmpty>
 8005a22:	4603      	mov	r3, r0
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d026      	beq.n	8005a76 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005a28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d109      	bne.n	8005a44 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005a30:	f001 fec4 	bl	80077bc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005a34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	4618      	mov	r0, r3
 8005a3a:	f001 f8b1 	bl	8006ba0 <xTaskPriorityInherit>
 8005a3e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8005a40:	f001 feec 	bl	800781c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a46:	3324      	adds	r3, #36	@ 0x24
 8005a48:	683a      	ldr	r2, [r7, #0]
 8005a4a:	4611      	mov	r1, r2
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	f000 fe71 	bl	8006734 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005a52:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005a54:	f000 f8e1 	bl	8005c1a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005a58:	f000 fca2 	bl	80063a0 <xTaskResumeAll>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	f47f af67 	bne.w	8005932 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005a64:	4b18      	ldr	r3, [pc, #96]	@ (8005ac8 <xQueueSemaphoreTake+0x21c>)
 8005a66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a6a:	601a      	str	r2, [r3, #0]
 8005a6c:	f3bf 8f4f 	dsb	sy
 8005a70:	f3bf 8f6f 	isb	sy
 8005a74:	e75d      	b.n	8005932 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005a76:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005a78:	f000 f8cf 	bl	8005c1a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005a7c:	f000 fc90 	bl	80063a0 <xTaskResumeAll>
 8005a80:	e757      	b.n	8005932 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005a82:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005a84:	f000 f8c9 	bl	8005c1a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005a88:	f000 fc8a 	bl	80063a0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005a8c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005a8e:	f000 f916 	bl	8005cbe <prvIsQueueEmpty>
 8005a92:	4603      	mov	r3, r0
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	f43f af4c 	beq.w	8005932 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d00d      	beq.n	8005abc <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8005aa0:	f001 fe8c 	bl	80077bc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005aa4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005aa6:	f000 f811 	bl	8005acc <prvGetDisinheritPriorityAfterTimeout>
 8005aaa:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005aac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aae:	689b      	ldr	r3, [r3, #8]
 8005ab0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f001 f94c 	bl	8006d50 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005ab8:	f001 feb0 	bl	800781c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005abc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005abe:	4618      	mov	r0, r3
 8005ac0:	3738      	adds	r7, #56	@ 0x38
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bd80      	pop	{r7, pc}
 8005ac6:	bf00      	nop
 8005ac8:	e000ed04 	.word	0xe000ed04

08005acc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005acc:	b480      	push	{r7}
 8005ace:	b085      	sub	sp, #20
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d006      	beq.n	8005aea <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8005ae6:	60fb      	str	r3, [r7, #12]
 8005ae8:	e001      	b.n	8005aee <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005aea:	2300      	movs	r3, #0
 8005aec:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005aee:	68fb      	ldr	r3, [r7, #12]
	}
 8005af0:	4618      	mov	r0, r3
 8005af2:	3714      	adds	r7, #20
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bc80      	pop	{r7}
 8005af8:	4770      	bx	lr

08005afa <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005afa:	b580      	push	{r7, lr}
 8005afc:	b086      	sub	sp, #24
 8005afe:	af00      	add	r7, sp, #0
 8005b00:	60f8      	str	r0, [r7, #12]
 8005b02:	60b9      	str	r1, [r7, #8]
 8005b04:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005b06:	2300      	movs	r3, #0
 8005b08:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b0e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d10d      	bne.n	8005b34 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d14d      	bne.n	8005bbc <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	689b      	ldr	r3, [r3, #8]
 8005b24:	4618      	mov	r0, r3
 8005b26:	f001 f8a3 	bl	8006c70 <xTaskPriorityDisinherit>
 8005b2a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	609a      	str	r2, [r3, #8]
 8005b32:	e043      	b.n	8005bbc <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d119      	bne.n	8005b6e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	6858      	ldr	r0, [r3, #4]
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b42:	461a      	mov	r2, r3
 8005b44:	68b9      	ldr	r1, [r7, #8]
 8005b46:	f002 fb1b 	bl	8008180 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	685a      	ldr	r2, [r3, #4]
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b52:	441a      	add	r2, r3
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	685a      	ldr	r2, [r3, #4]
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	689b      	ldr	r3, [r3, #8]
 8005b60:	429a      	cmp	r2, r3
 8005b62:	d32b      	bcc.n	8005bbc <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	605a      	str	r2, [r3, #4]
 8005b6c:	e026      	b.n	8005bbc <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	68d8      	ldr	r0, [r3, #12]
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b76:	461a      	mov	r2, r3
 8005b78:	68b9      	ldr	r1, [r7, #8]
 8005b7a:	f002 fb01 	bl	8008180 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	68da      	ldr	r2, [r3, #12]
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b86:	425b      	negs	r3, r3
 8005b88:	441a      	add	r2, r3
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	68da      	ldr	r2, [r3, #12]
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	429a      	cmp	r2, r3
 8005b98:	d207      	bcs.n	8005baa <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	689a      	ldr	r2, [r3, #8]
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ba2:	425b      	negs	r3, r3
 8005ba4:	441a      	add	r2, r3
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2b02      	cmp	r3, #2
 8005bae:	d105      	bne.n	8005bbc <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d002      	beq.n	8005bbc <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	3b01      	subs	r3, #1
 8005bba:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	1c5a      	adds	r2, r3, #1
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005bc4:	697b      	ldr	r3, [r7, #20]
}
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	3718      	adds	r7, #24
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bd80      	pop	{r7, pc}

08005bce <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005bce:	b580      	push	{r7, lr}
 8005bd0:	b082      	sub	sp, #8
 8005bd2:	af00      	add	r7, sp, #0
 8005bd4:	6078      	str	r0, [r7, #4]
 8005bd6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d018      	beq.n	8005c12 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	68da      	ldr	r2, [r3, #12]
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005be8:	441a      	add	r2, r3
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	68da      	ldr	r2, [r3, #12]
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	689b      	ldr	r3, [r3, #8]
 8005bf6:	429a      	cmp	r2, r3
 8005bf8:	d303      	bcc.n	8005c02 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681a      	ldr	r2, [r3, #0]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	68d9      	ldr	r1, [r3, #12]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c0a:	461a      	mov	r2, r3
 8005c0c:	6838      	ldr	r0, [r7, #0]
 8005c0e:	f002 fab7 	bl	8008180 <memcpy>
	}
}
 8005c12:	bf00      	nop
 8005c14:	3708      	adds	r7, #8
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}

08005c1a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005c1a:	b580      	push	{r7, lr}
 8005c1c:	b084      	sub	sp, #16
 8005c1e:	af00      	add	r7, sp, #0
 8005c20:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005c22:	f001 fdcb 	bl	80077bc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005c2c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005c2e:	e011      	b.n	8005c54 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d012      	beq.n	8005c5e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	3324      	adds	r3, #36	@ 0x24
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	f000 fdcb 	bl	80067d8 <xTaskRemoveFromEventList>
 8005c42:	4603      	mov	r3, r0
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d001      	beq.n	8005c4c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005c48:	f000 fea4 	bl	8006994 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005c4c:	7bfb      	ldrb	r3, [r7, #15]
 8005c4e:	3b01      	subs	r3, #1
 8005c50:	b2db      	uxtb	r3, r3
 8005c52:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005c54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	dce9      	bgt.n	8005c30 <prvUnlockQueue+0x16>
 8005c5c:	e000      	b.n	8005c60 <prvUnlockQueue+0x46>
					break;
 8005c5e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	22ff      	movs	r2, #255	@ 0xff
 8005c64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005c68:	f001 fdd8 	bl	800781c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005c6c:	f001 fda6 	bl	80077bc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005c76:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005c78:	e011      	b.n	8005c9e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	691b      	ldr	r3, [r3, #16]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d012      	beq.n	8005ca8 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	3310      	adds	r3, #16
 8005c86:	4618      	mov	r0, r3
 8005c88:	f000 fda6 	bl	80067d8 <xTaskRemoveFromEventList>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d001      	beq.n	8005c96 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005c92:	f000 fe7f 	bl	8006994 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005c96:	7bbb      	ldrb	r3, [r7, #14]
 8005c98:	3b01      	subs	r3, #1
 8005c9a:	b2db      	uxtb	r3, r3
 8005c9c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005c9e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	dce9      	bgt.n	8005c7a <prvUnlockQueue+0x60>
 8005ca6:	e000      	b.n	8005caa <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005ca8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	22ff      	movs	r2, #255	@ 0xff
 8005cae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005cb2:	f001 fdb3 	bl	800781c <vPortExitCritical>
}
 8005cb6:	bf00      	nop
 8005cb8:	3710      	adds	r7, #16
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	bd80      	pop	{r7, pc}

08005cbe <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005cbe:	b580      	push	{r7, lr}
 8005cc0:	b084      	sub	sp, #16
 8005cc2:	af00      	add	r7, sp, #0
 8005cc4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005cc6:	f001 fd79 	bl	80077bc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d102      	bne.n	8005cd8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	60fb      	str	r3, [r7, #12]
 8005cd6:	e001      	b.n	8005cdc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005cd8:	2300      	movs	r3, #0
 8005cda:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005cdc:	f001 fd9e 	bl	800781c <vPortExitCritical>

	return xReturn;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
}
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	3710      	adds	r7, #16
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}

08005cea <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005cea:	b580      	push	{r7, lr}
 8005cec:	b084      	sub	sp, #16
 8005cee:	af00      	add	r7, sp, #0
 8005cf0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005cf2:	f001 fd63 	bl	80077bc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cfe:	429a      	cmp	r2, r3
 8005d00:	d102      	bne.n	8005d08 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005d02:	2301      	movs	r3, #1
 8005d04:	60fb      	str	r3, [r7, #12]
 8005d06:	e001      	b.n	8005d0c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005d08:	2300      	movs	r3, #0
 8005d0a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005d0c:	f001 fd86 	bl	800781c <vPortExitCritical>

	return xReturn;
 8005d10:	68fb      	ldr	r3, [r7, #12]
}
 8005d12:	4618      	mov	r0, r3
 8005d14:	3710      	adds	r7, #16
 8005d16:	46bd      	mov	sp, r7
 8005d18:	bd80      	pop	{r7, pc}
	...

08005d1c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b085      	sub	sp, #20
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
 8005d24:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005d26:	2300      	movs	r3, #0
 8005d28:	60fb      	str	r3, [r7, #12]
 8005d2a:	e014      	b.n	8005d56 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005d2c:	4a0e      	ldr	r2, [pc, #56]	@ (8005d68 <vQueueAddToRegistry+0x4c>)
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d10b      	bne.n	8005d50 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005d38:	490b      	ldr	r1, [pc, #44]	@ (8005d68 <vQueueAddToRegistry+0x4c>)
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	683a      	ldr	r2, [r7, #0]
 8005d3e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005d42:	4a09      	ldr	r2, [pc, #36]	@ (8005d68 <vQueueAddToRegistry+0x4c>)
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	00db      	lsls	r3, r3, #3
 8005d48:	4413      	add	r3, r2
 8005d4a:	687a      	ldr	r2, [r7, #4]
 8005d4c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005d4e:	e006      	b.n	8005d5e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	3301      	adds	r3, #1
 8005d54:	60fb      	str	r3, [r7, #12]
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	2b07      	cmp	r3, #7
 8005d5a:	d9e7      	bls.n	8005d2c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005d5c:	bf00      	nop
 8005d5e:	bf00      	nop
 8005d60:	3714      	adds	r7, #20
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bc80      	pop	{r7}
 8005d66:	4770      	bx	lr
 8005d68:	20000dd4 	.word	0x20000dd4

08005d6c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b086      	sub	sp, #24
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	60f8      	str	r0, [r7, #12]
 8005d74:	60b9      	str	r1, [r7, #8]
 8005d76:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005d7c:	f001 fd1e 	bl	80077bc <vPortEnterCritical>
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005d86:	b25b      	sxtb	r3, r3
 8005d88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d8c:	d103      	bne.n	8005d96 <vQueueWaitForMessageRestricted+0x2a>
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	2200      	movs	r2, #0
 8005d92:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d96:	697b      	ldr	r3, [r7, #20]
 8005d98:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005d9c:	b25b      	sxtb	r3, r3
 8005d9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005da2:	d103      	bne.n	8005dac <vQueueWaitForMessageRestricted+0x40>
 8005da4:	697b      	ldr	r3, [r7, #20]
 8005da6:	2200      	movs	r2, #0
 8005da8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005dac:	f001 fd36 	bl	800781c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d106      	bne.n	8005dc6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005db8:	697b      	ldr	r3, [r7, #20]
 8005dba:	3324      	adds	r3, #36	@ 0x24
 8005dbc:	687a      	ldr	r2, [r7, #4]
 8005dbe:	68b9      	ldr	r1, [r7, #8]
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f000 fcdd 	bl	8006780 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005dc6:	6978      	ldr	r0, [r7, #20]
 8005dc8:	f7ff ff27 	bl	8005c1a <prvUnlockQueue>
	}
 8005dcc:	bf00      	nop
 8005dce:	3718      	adds	r7, #24
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bd80      	pop	{r7, pc}

08005dd4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b08e      	sub	sp, #56	@ 0x38
 8005dd8:	af04      	add	r7, sp, #16
 8005dda:	60f8      	str	r0, [r7, #12]
 8005ddc:	60b9      	str	r1, [r7, #8]
 8005dde:	607a      	str	r2, [r7, #4]
 8005de0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005de2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d10b      	bne.n	8005e00 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005de8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dec:	f383 8811 	msr	BASEPRI, r3
 8005df0:	f3bf 8f6f 	isb	sy
 8005df4:	f3bf 8f4f 	dsb	sy
 8005df8:	623b      	str	r3, [r7, #32]
}
 8005dfa:	bf00      	nop
 8005dfc:	bf00      	nop
 8005dfe:	e7fd      	b.n	8005dfc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005e00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d10b      	bne.n	8005e1e <xTaskCreateStatic+0x4a>
	__asm volatile
 8005e06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e0a:	f383 8811 	msr	BASEPRI, r3
 8005e0e:	f3bf 8f6f 	isb	sy
 8005e12:	f3bf 8f4f 	dsb	sy
 8005e16:	61fb      	str	r3, [r7, #28]
}
 8005e18:	bf00      	nop
 8005e1a:	bf00      	nop
 8005e1c:	e7fd      	b.n	8005e1a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005e1e:	23a8      	movs	r3, #168	@ 0xa8
 8005e20:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	2ba8      	cmp	r3, #168	@ 0xa8
 8005e26:	d00b      	beq.n	8005e40 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005e28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e2c:	f383 8811 	msr	BASEPRI, r3
 8005e30:	f3bf 8f6f 	isb	sy
 8005e34:	f3bf 8f4f 	dsb	sy
 8005e38:	61bb      	str	r3, [r7, #24]
}
 8005e3a:	bf00      	nop
 8005e3c:	bf00      	nop
 8005e3e:	e7fd      	b.n	8005e3c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005e40:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005e42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d01e      	beq.n	8005e86 <xTaskCreateStatic+0xb2>
 8005e48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d01b      	beq.n	8005e86 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005e4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e50:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e54:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005e56:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e5a:	2202      	movs	r2, #2
 8005e5c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005e60:	2300      	movs	r3, #0
 8005e62:	9303      	str	r3, [sp, #12]
 8005e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e66:	9302      	str	r3, [sp, #8]
 8005e68:	f107 0314 	add.w	r3, r7, #20
 8005e6c:	9301      	str	r3, [sp, #4]
 8005e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e70:	9300      	str	r3, [sp, #0]
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	687a      	ldr	r2, [r7, #4]
 8005e76:	68b9      	ldr	r1, [r7, #8]
 8005e78:	68f8      	ldr	r0, [r7, #12]
 8005e7a:	f000 f851 	bl	8005f20 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005e7e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005e80:	f000 f8f6 	bl	8006070 <prvAddNewTaskToReadyList>
 8005e84:	e001      	b.n	8005e8a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005e86:	2300      	movs	r3, #0
 8005e88:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005e8a:	697b      	ldr	r3, [r7, #20]
	}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	3728      	adds	r7, #40	@ 0x28
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bd80      	pop	{r7, pc}

08005e94 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b08c      	sub	sp, #48	@ 0x30
 8005e98:	af04      	add	r7, sp, #16
 8005e9a:	60f8      	str	r0, [r7, #12]
 8005e9c:	60b9      	str	r1, [r7, #8]
 8005e9e:	603b      	str	r3, [r7, #0]
 8005ea0:	4613      	mov	r3, r2
 8005ea2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005ea4:	88fb      	ldrh	r3, [r7, #6]
 8005ea6:	009b      	lsls	r3, r3, #2
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	f001 fd89 	bl	80079c0 <pvPortMalloc>
 8005eae:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d00e      	beq.n	8005ed4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005eb6:	20a8      	movs	r0, #168	@ 0xa8
 8005eb8:	f001 fd82 	bl	80079c0 <pvPortMalloc>
 8005ebc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005ebe:	69fb      	ldr	r3, [r7, #28]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d003      	beq.n	8005ecc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005ec4:	69fb      	ldr	r3, [r7, #28]
 8005ec6:	697a      	ldr	r2, [r7, #20]
 8005ec8:	631a      	str	r2, [r3, #48]	@ 0x30
 8005eca:	e005      	b.n	8005ed8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005ecc:	6978      	ldr	r0, [r7, #20]
 8005ece:	f001 fe45 	bl	8007b5c <vPortFree>
 8005ed2:	e001      	b.n	8005ed8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005ed8:	69fb      	ldr	r3, [r7, #28]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d017      	beq.n	8005f0e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005ede:	69fb      	ldr	r3, [r7, #28]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005ee6:	88fa      	ldrh	r2, [r7, #6]
 8005ee8:	2300      	movs	r3, #0
 8005eea:	9303      	str	r3, [sp, #12]
 8005eec:	69fb      	ldr	r3, [r7, #28]
 8005eee:	9302      	str	r3, [sp, #8]
 8005ef0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ef2:	9301      	str	r3, [sp, #4]
 8005ef4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ef6:	9300      	str	r3, [sp, #0]
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	68b9      	ldr	r1, [r7, #8]
 8005efc:	68f8      	ldr	r0, [r7, #12]
 8005efe:	f000 f80f 	bl	8005f20 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005f02:	69f8      	ldr	r0, [r7, #28]
 8005f04:	f000 f8b4 	bl	8006070 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005f08:	2301      	movs	r3, #1
 8005f0a:	61bb      	str	r3, [r7, #24]
 8005f0c:	e002      	b.n	8005f14 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005f0e:	f04f 33ff 	mov.w	r3, #4294967295
 8005f12:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005f14:	69bb      	ldr	r3, [r7, #24]
	}
 8005f16:	4618      	mov	r0, r3
 8005f18:	3720      	adds	r7, #32
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	bd80      	pop	{r7, pc}
	...

08005f20 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b088      	sub	sp, #32
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	60f8      	str	r0, [r7, #12]
 8005f28:	60b9      	str	r1, [r7, #8]
 8005f2a:	607a      	str	r2, [r7, #4]
 8005f2c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f30:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	009b      	lsls	r3, r3, #2
 8005f36:	461a      	mov	r2, r3
 8005f38:	21a5      	movs	r1, #165	@ 0xa5
 8005f3a:	f002 f83b 	bl	8007fb4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005f3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f40:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005f48:	3b01      	subs	r3, #1
 8005f4a:	009b      	lsls	r3, r3, #2
 8005f4c:	4413      	add	r3, r2
 8005f4e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005f50:	69bb      	ldr	r3, [r7, #24]
 8005f52:	f023 0307 	bic.w	r3, r3, #7
 8005f56:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005f58:	69bb      	ldr	r3, [r7, #24]
 8005f5a:	f003 0307 	and.w	r3, r3, #7
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d00b      	beq.n	8005f7a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f66:	f383 8811 	msr	BASEPRI, r3
 8005f6a:	f3bf 8f6f 	isb	sy
 8005f6e:	f3bf 8f4f 	dsb	sy
 8005f72:	617b      	str	r3, [r7, #20]
}
 8005f74:	bf00      	nop
 8005f76:	bf00      	nop
 8005f78:	e7fd      	b.n	8005f76 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005f7a:	68bb      	ldr	r3, [r7, #8]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d01f      	beq.n	8005fc0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005f80:	2300      	movs	r3, #0
 8005f82:	61fb      	str	r3, [r7, #28]
 8005f84:	e012      	b.n	8005fac <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005f86:	68ba      	ldr	r2, [r7, #8]
 8005f88:	69fb      	ldr	r3, [r7, #28]
 8005f8a:	4413      	add	r3, r2
 8005f8c:	7819      	ldrb	r1, [r3, #0]
 8005f8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f90:	69fb      	ldr	r3, [r7, #28]
 8005f92:	4413      	add	r3, r2
 8005f94:	3334      	adds	r3, #52	@ 0x34
 8005f96:	460a      	mov	r2, r1
 8005f98:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005f9a:	68ba      	ldr	r2, [r7, #8]
 8005f9c:	69fb      	ldr	r3, [r7, #28]
 8005f9e:	4413      	add	r3, r2
 8005fa0:	781b      	ldrb	r3, [r3, #0]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d006      	beq.n	8005fb4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005fa6:	69fb      	ldr	r3, [r7, #28]
 8005fa8:	3301      	adds	r3, #1
 8005faa:	61fb      	str	r3, [r7, #28]
 8005fac:	69fb      	ldr	r3, [r7, #28]
 8005fae:	2b0f      	cmp	r3, #15
 8005fb0:	d9e9      	bls.n	8005f86 <prvInitialiseNewTask+0x66>
 8005fb2:	e000      	b.n	8005fb6 <prvInitialiseNewTask+0x96>
			{
				break;
 8005fb4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005fb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fb8:	2200      	movs	r2, #0
 8005fba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005fbe:	e003      	b.n	8005fc8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005fc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fca:	2b37      	cmp	r3, #55	@ 0x37
 8005fcc:	d901      	bls.n	8005fd2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005fce:	2337      	movs	r3, #55	@ 0x37
 8005fd0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005fd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fd4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005fd6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005fd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fda:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005fdc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fe6:	3304      	adds	r3, #4
 8005fe8:	4618      	mov	r0, r3
 8005fea:	f7fe ff76 	bl	8004eda <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005fee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ff0:	3318      	adds	r3, #24
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	f7fe ff71 	bl	8004eda <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005ff8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ffa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ffc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ffe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006000:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006006:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800600a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800600c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800600e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006010:	2200      	movs	r2, #0
 8006012:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006018:	2200      	movs	r2, #0
 800601a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800601e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006020:	3354      	adds	r3, #84	@ 0x54
 8006022:	224c      	movs	r2, #76	@ 0x4c
 8006024:	2100      	movs	r1, #0
 8006026:	4618      	mov	r0, r3
 8006028:	f001 ffc4 	bl	8007fb4 <memset>
 800602c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800602e:	4a0d      	ldr	r2, [pc, #52]	@ (8006064 <prvInitialiseNewTask+0x144>)
 8006030:	659a      	str	r2, [r3, #88]	@ 0x58
 8006032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006034:	4a0c      	ldr	r2, [pc, #48]	@ (8006068 <prvInitialiseNewTask+0x148>)
 8006036:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006038:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800603a:	4a0c      	ldr	r2, [pc, #48]	@ (800606c <prvInitialiseNewTask+0x14c>)
 800603c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800603e:	683a      	ldr	r2, [r7, #0]
 8006040:	68f9      	ldr	r1, [r7, #12]
 8006042:	69b8      	ldr	r0, [r7, #24]
 8006044:	f001 fac8 	bl	80075d8 <pxPortInitialiseStack>
 8006048:	4602      	mov	r2, r0
 800604a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800604c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800604e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006050:	2b00      	cmp	r3, #0
 8006052:	d002      	beq.n	800605a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006056:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006058:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800605a:	bf00      	nop
 800605c:	3720      	adds	r7, #32
 800605e:	46bd      	mov	sp, r7
 8006060:	bd80      	pop	{r7, pc}
 8006062:	bf00      	nop
 8006064:	20002074 	.word	0x20002074
 8006068:	200020dc 	.word	0x200020dc
 800606c:	20002144 	.word	0x20002144

08006070 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b082      	sub	sp, #8
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006078:	f001 fba0 	bl	80077bc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800607c:	4b2d      	ldr	r3, [pc, #180]	@ (8006134 <prvAddNewTaskToReadyList+0xc4>)
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	3301      	adds	r3, #1
 8006082:	4a2c      	ldr	r2, [pc, #176]	@ (8006134 <prvAddNewTaskToReadyList+0xc4>)
 8006084:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006086:	4b2c      	ldr	r3, [pc, #176]	@ (8006138 <prvAddNewTaskToReadyList+0xc8>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d109      	bne.n	80060a2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800608e:	4a2a      	ldr	r2, [pc, #168]	@ (8006138 <prvAddNewTaskToReadyList+0xc8>)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006094:	4b27      	ldr	r3, [pc, #156]	@ (8006134 <prvAddNewTaskToReadyList+0xc4>)
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	2b01      	cmp	r3, #1
 800609a:	d110      	bne.n	80060be <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800609c:	f000 fc9e 	bl	80069dc <prvInitialiseTaskLists>
 80060a0:	e00d      	b.n	80060be <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80060a2:	4b26      	ldr	r3, [pc, #152]	@ (800613c <prvAddNewTaskToReadyList+0xcc>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d109      	bne.n	80060be <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80060aa:	4b23      	ldr	r3, [pc, #140]	@ (8006138 <prvAddNewTaskToReadyList+0xc8>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060b4:	429a      	cmp	r2, r3
 80060b6:	d802      	bhi.n	80060be <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80060b8:	4a1f      	ldr	r2, [pc, #124]	@ (8006138 <prvAddNewTaskToReadyList+0xc8>)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80060be:	4b20      	ldr	r3, [pc, #128]	@ (8006140 <prvAddNewTaskToReadyList+0xd0>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	3301      	adds	r3, #1
 80060c4:	4a1e      	ldr	r2, [pc, #120]	@ (8006140 <prvAddNewTaskToReadyList+0xd0>)
 80060c6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80060c8:	4b1d      	ldr	r3, [pc, #116]	@ (8006140 <prvAddNewTaskToReadyList+0xd0>)
 80060ca:	681a      	ldr	r2, [r3, #0]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060d4:	4b1b      	ldr	r3, [pc, #108]	@ (8006144 <prvAddNewTaskToReadyList+0xd4>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	429a      	cmp	r2, r3
 80060da:	d903      	bls.n	80060e4 <prvAddNewTaskToReadyList+0x74>
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060e0:	4a18      	ldr	r2, [pc, #96]	@ (8006144 <prvAddNewTaskToReadyList+0xd4>)
 80060e2:	6013      	str	r3, [r2, #0]
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060e8:	4613      	mov	r3, r2
 80060ea:	009b      	lsls	r3, r3, #2
 80060ec:	4413      	add	r3, r2
 80060ee:	009b      	lsls	r3, r3, #2
 80060f0:	4a15      	ldr	r2, [pc, #84]	@ (8006148 <prvAddNewTaskToReadyList+0xd8>)
 80060f2:	441a      	add	r2, r3
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	3304      	adds	r3, #4
 80060f8:	4619      	mov	r1, r3
 80060fa:	4610      	mov	r0, r2
 80060fc:	f7fe fef9 	bl	8004ef2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006100:	f001 fb8c 	bl	800781c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006104:	4b0d      	ldr	r3, [pc, #52]	@ (800613c <prvAddNewTaskToReadyList+0xcc>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d00e      	beq.n	800612a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800610c:	4b0a      	ldr	r3, [pc, #40]	@ (8006138 <prvAddNewTaskToReadyList+0xc8>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006116:	429a      	cmp	r2, r3
 8006118:	d207      	bcs.n	800612a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800611a:	4b0c      	ldr	r3, [pc, #48]	@ (800614c <prvAddNewTaskToReadyList+0xdc>)
 800611c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006120:	601a      	str	r2, [r3, #0]
 8006122:	f3bf 8f4f 	dsb	sy
 8006126:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800612a:	bf00      	nop
 800612c:	3708      	adds	r7, #8
 800612e:	46bd      	mov	sp, r7
 8006130:	bd80      	pop	{r7, pc}
 8006132:	bf00      	nop
 8006134:	200012e8 	.word	0x200012e8
 8006138:	20000e14 	.word	0x20000e14
 800613c:	200012f4 	.word	0x200012f4
 8006140:	20001304 	.word	0x20001304
 8006144:	200012f0 	.word	0x200012f0
 8006148:	20000e18 	.word	0x20000e18
 800614c:	e000ed04 	.word	0xe000ed04

08006150 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8006150:	b580      	push	{r7, lr}
 8006152:	b084      	sub	sp, #16
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8006158:	f001 fb30 	bl	80077bc <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d102      	bne.n	8006168 <vTaskDelete+0x18>
 8006162:	4b2d      	ldr	r3, [pc, #180]	@ (8006218 <vTaskDelete+0xc8>)
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	e000      	b.n	800616a <vTaskDelete+0x1a>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	3304      	adds	r3, #4
 8006170:	4618      	mov	r0, r3
 8006172:	f7fe ff19 	bl	8004fa8 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800617a:	2b00      	cmp	r3, #0
 800617c:	d004      	beq.n	8006188 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	3318      	adds	r3, #24
 8006182:	4618      	mov	r0, r3
 8006184:	f7fe ff10 	bl	8004fa8 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8006188:	4b24      	ldr	r3, [pc, #144]	@ (800621c <vTaskDelete+0xcc>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	3301      	adds	r3, #1
 800618e:	4a23      	ldr	r2, [pc, #140]	@ (800621c <vTaskDelete+0xcc>)
 8006190:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8006192:	4b21      	ldr	r3, [pc, #132]	@ (8006218 <vTaskDelete+0xc8>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	68fa      	ldr	r2, [r7, #12]
 8006198:	429a      	cmp	r2, r3
 800619a:	d10b      	bne.n	80061b4 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	3304      	adds	r3, #4
 80061a0:	4619      	mov	r1, r3
 80061a2:	481f      	ldr	r0, [pc, #124]	@ (8006220 <vTaskDelete+0xd0>)
 80061a4:	f7fe fea5 	bl	8004ef2 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80061a8:	4b1e      	ldr	r3, [pc, #120]	@ (8006224 <vTaskDelete+0xd4>)
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	3301      	adds	r3, #1
 80061ae:	4a1d      	ldr	r2, [pc, #116]	@ (8006224 <vTaskDelete+0xd4>)
 80061b0:	6013      	str	r3, [r2, #0]
 80061b2:	e009      	b.n	80061c8 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80061b4:	4b1c      	ldr	r3, [pc, #112]	@ (8006228 <vTaskDelete+0xd8>)
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	3b01      	subs	r3, #1
 80061ba:	4a1b      	ldr	r2, [pc, #108]	@ (8006228 <vTaskDelete+0xd8>)
 80061bc:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 80061be:	68f8      	ldr	r0, [r7, #12]
 80061c0:	f000 fc7a 	bl	8006ab8 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80061c4:	f000 fcae 	bl	8006b24 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 80061c8:	f001 fb28 	bl	800781c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80061cc:	4b17      	ldr	r3, [pc, #92]	@ (800622c <vTaskDelete+0xdc>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d01c      	beq.n	800620e <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 80061d4:	4b10      	ldr	r3, [pc, #64]	@ (8006218 <vTaskDelete+0xc8>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	68fa      	ldr	r2, [r7, #12]
 80061da:	429a      	cmp	r2, r3
 80061dc:	d117      	bne.n	800620e <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80061de:	4b14      	ldr	r3, [pc, #80]	@ (8006230 <vTaskDelete+0xe0>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d00b      	beq.n	80061fe <vTaskDelete+0xae>
	__asm volatile
 80061e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061ea:	f383 8811 	msr	BASEPRI, r3
 80061ee:	f3bf 8f6f 	isb	sy
 80061f2:	f3bf 8f4f 	dsb	sy
 80061f6:	60bb      	str	r3, [r7, #8]
}
 80061f8:	bf00      	nop
 80061fa:	bf00      	nop
 80061fc:	e7fd      	b.n	80061fa <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 80061fe:	4b0d      	ldr	r3, [pc, #52]	@ (8006234 <vTaskDelete+0xe4>)
 8006200:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006204:	601a      	str	r2, [r3, #0]
 8006206:	f3bf 8f4f 	dsb	sy
 800620a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800620e:	bf00      	nop
 8006210:	3710      	adds	r7, #16
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}
 8006216:	bf00      	nop
 8006218:	20000e14 	.word	0x20000e14
 800621c:	20001304 	.word	0x20001304
 8006220:	200012bc 	.word	0x200012bc
 8006224:	200012d0 	.word	0x200012d0
 8006228:	200012e8 	.word	0x200012e8
 800622c:	200012f4 	.word	0x200012f4
 8006230:	20001310 	.word	0x20001310
 8006234:	e000ed04 	.word	0xe000ed04

08006238 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006238:	b580      	push	{r7, lr}
 800623a:	b084      	sub	sp, #16
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006240:	2300      	movs	r3, #0
 8006242:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d018      	beq.n	800627c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800624a:	4b14      	ldr	r3, [pc, #80]	@ (800629c <vTaskDelay+0x64>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d00b      	beq.n	800626a <vTaskDelay+0x32>
	__asm volatile
 8006252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006256:	f383 8811 	msr	BASEPRI, r3
 800625a:	f3bf 8f6f 	isb	sy
 800625e:	f3bf 8f4f 	dsb	sy
 8006262:	60bb      	str	r3, [r7, #8]
}
 8006264:	bf00      	nop
 8006266:	bf00      	nop
 8006268:	e7fd      	b.n	8006266 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800626a:	f000 f88b 	bl	8006384 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800626e:	2100      	movs	r1, #0
 8006270:	6878      	ldr	r0, [r7, #4]
 8006272:	f000 fe05 	bl	8006e80 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006276:	f000 f893 	bl	80063a0 <xTaskResumeAll>
 800627a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d107      	bne.n	8006292 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006282:	4b07      	ldr	r3, [pc, #28]	@ (80062a0 <vTaskDelay+0x68>)
 8006284:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006288:	601a      	str	r2, [r3, #0]
 800628a:	f3bf 8f4f 	dsb	sy
 800628e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006292:	bf00      	nop
 8006294:	3710      	adds	r7, #16
 8006296:	46bd      	mov	sp, r7
 8006298:	bd80      	pop	{r7, pc}
 800629a:	bf00      	nop
 800629c:	20001310 	.word	0x20001310
 80062a0:	e000ed04 	.word	0xe000ed04

080062a4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b08a      	sub	sp, #40	@ 0x28
 80062a8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80062aa:	2300      	movs	r3, #0
 80062ac:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80062ae:	2300      	movs	r3, #0
 80062b0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80062b2:	463a      	mov	r2, r7
 80062b4:	1d39      	adds	r1, r7, #4
 80062b6:	f107 0308 	add.w	r3, r7, #8
 80062ba:	4618      	mov	r0, r3
 80062bc:	f7fe fdbc 	bl	8004e38 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80062c0:	6839      	ldr	r1, [r7, #0]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	68ba      	ldr	r2, [r7, #8]
 80062c6:	9202      	str	r2, [sp, #8]
 80062c8:	9301      	str	r3, [sp, #4]
 80062ca:	2300      	movs	r3, #0
 80062cc:	9300      	str	r3, [sp, #0]
 80062ce:	2300      	movs	r3, #0
 80062d0:	460a      	mov	r2, r1
 80062d2:	4924      	ldr	r1, [pc, #144]	@ (8006364 <vTaskStartScheduler+0xc0>)
 80062d4:	4824      	ldr	r0, [pc, #144]	@ (8006368 <vTaskStartScheduler+0xc4>)
 80062d6:	f7ff fd7d 	bl	8005dd4 <xTaskCreateStatic>
 80062da:	4603      	mov	r3, r0
 80062dc:	4a23      	ldr	r2, [pc, #140]	@ (800636c <vTaskStartScheduler+0xc8>)
 80062de:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80062e0:	4b22      	ldr	r3, [pc, #136]	@ (800636c <vTaskStartScheduler+0xc8>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d002      	beq.n	80062ee <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80062e8:	2301      	movs	r3, #1
 80062ea:	617b      	str	r3, [r7, #20]
 80062ec:	e001      	b.n	80062f2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80062ee:	2300      	movs	r3, #0
 80062f0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	2b01      	cmp	r3, #1
 80062f6:	d102      	bne.n	80062fe <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80062f8:	f000 fe16 	bl	8006f28 <xTimerCreateTimerTask>
 80062fc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	2b01      	cmp	r3, #1
 8006302:	d11b      	bne.n	800633c <vTaskStartScheduler+0x98>
	__asm volatile
 8006304:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006308:	f383 8811 	msr	BASEPRI, r3
 800630c:	f3bf 8f6f 	isb	sy
 8006310:	f3bf 8f4f 	dsb	sy
 8006314:	613b      	str	r3, [r7, #16]
}
 8006316:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006318:	4b15      	ldr	r3, [pc, #84]	@ (8006370 <vTaskStartScheduler+0xcc>)
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	3354      	adds	r3, #84	@ 0x54
 800631e:	4a15      	ldr	r2, [pc, #84]	@ (8006374 <vTaskStartScheduler+0xd0>)
 8006320:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006322:	4b15      	ldr	r3, [pc, #84]	@ (8006378 <vTaskStartScheduler+0xd4>)
 8006324:	f04f 32ff 	mov.w	r2, #4294967295
 8006328:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800632a:	4b14      	ldr	r3, [pc, #80]	@ (800637c <vTaskStartScheduler+0xd8>)
 800632c:	2201      	movs	r2, #1
 800632e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006330:	4b13      	ldr	r3, [pc, #76]	@ (8006380 <vTaskStartScheduler+0xdc>)
 8006332:	2200      	movs	r2, #0
 8006334:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006336:	f001 f9cf 	bl	80076d8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800633a:	e00f      	b.n	800635c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006342:	d10b      	bne.n	800635c <vTaskStartScheduler+0xb8>
	__asm volatile
 8006344:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006348:	f383 8811 	msr	BASEPRI, r3
 800634c:	f3bf 8f6f 	isb	sy
 8006350:	f3bf 8f4f 	dsb	sy
 8006354:	60fb      	str	r3, [r7, #12]
}
 8006356:	bf00      	nop
 8006358:	bf00      	nop
 800635a:	e7fd      	b.n	8006358 <vTaskStartScheduler+0xb4>
}
 800635c:	bf00      	nop
 800635e:	3718      	adds	r7, #24
 8006360:	46bd      	mov	sp, r7
 8006362:	bd80      	pop	{r7, pc}
 8006364:	08008ab8 	.word	0x08008ab8
 8006368:	080069ad 	.word	0x080069ad
 800636c:	2000130c 	.word	0x2000130c
 8006370:	20000e14 	.word	0x20000e14
 8006374:	20000018 	.word	0x20000018
 8006378:	20001308 	.word	0x20001308
 800637c:	200012f4 	.word	0x200012f4
 8006380:	200012ec 	.word	0x200012ec

08006384 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006384:	b480      	push	{r7}
 8006386:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006388:	4b04      	ldr	r3, [pc, #16]	@ (800639c <vTaskSuspendAll+0x18>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	3301      	adds	r3, #1
 800638e:	4a03      	ldr	r2, [pc, #12]	@ (800639c <vTaskSuspendAll+0x18>)
 8006390:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006392:	bf00      	nop
 8006394:	46bd      	mov	sp, r7
 8006396:	bc80      	pop	{r7}
 8006398:	4770      	bx	lr
 800639a:	bf00      	nop
 800639c:	20001310 	.word	0x20001310

080063a0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b084      	sub	sp, #16
 80063a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80063a6:	2300      	movs	r3, #0
 80063a8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80063aa:	2300      	movs	r3, #0
 80063ac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80063ae:	4b42      	ldr	r3, [pc, #264]	@ (80064b8 <xTaskResumeAll+0x118>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d10b      	bne.n	80063ce <xTaskResumeAll+0x2e>
	__asm volatile
 80063b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063ba:	f383 8811 	msr	BASEPRI, r3
 80063be:	f3bf 8f6f 	isb	sy
 80063c2:	f3bf 8f4f 	dsb	sy
 80063c6:	603b      	str	r3, [r7, #0]
}
 80063c8:	bf00      	nop
 80063ca:	bf00      	nop
 80063cc:	e7fd      	b.n	80063ca <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80063ce:	f001 f9f5 	bl	80077bc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80063d2:	4b39      	ldr	r3, [pc, #228]	@ (80064b8 <xTaskResumeAll+0x118>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	3b01      	subs	r3, #1
 80063d8:	4a37      	ldr	r2, [pc, #220]	@ (80064b8 <xTaskResumeAll+0x118>)
 80063da:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80063dc:	4b36      	ldr	r3, [pc, #216]	@ (80064b8 <xTaskResumeAll+0x118>)
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d162      	bne.n	80064aa <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80063e4:	4b35      	ldr	r3, [pc, #212]	@ (80064bc <xTaskResumeAll+0x11c>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d05e      	beq.n	80064aa <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80063ec:	e02f      	b.n	800644e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063ee:	4b34      	ldr	r3, [pc, #208]	@ (80064c0 <xTaskResumeAll+0x120>)
 80063f0:	68db      	ldr	r3, [r3, #12]
 80063f2:	68db      	ldr	r3, [r3, #12]
 80063f4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	3318      	adds	r3, #24
 80063fa:	4618      	mov	r0, r3
 80063fc:	f7fe fdd4 	bl	8004fa8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	3304      	adds	r3, #4
 8006404:	4618      	mov	r0, r3
 8006406:	f7fe fdcf 	bl	8004fa8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800640e:	4b2d      	ldr	r3, [pc, #180]	@ (80064c4 <xTaskResumeAll+0x124>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	429a      	cmp	r2, r3
 8006414:	d903      	bls.n	800641e <xTaskResumeAll+0x7e>
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800641a:	4a2a      	ldr	r2, [pc, #168]	@ (80064c4 <xTaskResumeAll+0x124>)
 800641c:	6013      	str	r3, [r2, #0]
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006422:	4613      	mov	r3, r2
 8006424:	009b      	lsls	r3, r3, #2
 8006426:	4413      	add	r3, r2
 8006428:	009b      	lsls	r3, r3, #2
 800642a:	4a27      	ldr	r2, [pc, #156]	@ (80064c8 <xTaskResumeAll+0x128>)
 800642c:	441a      	add	r2, r3
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	3304      	adds	r3, #4
 8006432:	4619      	mov	r1, r3
 8006434:	4610      	mov	r0, r2
 8006436:	f7fe fd5c 	bl	8004ef2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800643e:	4b23      	ldr	r3, [pc, #140]	@ (80064cc <xTaskResumeAll+0x12c>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006444:	429a      	cmp	r2, r3
 8006446:	d302      	bcc.n	800644e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006448:	4b21      	ldr	r3, [pc, #132]	@ (80064d0 <xTaskResumeAll+0x130>)
 800644a:	2201      	movs	r2, #1
 800644c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800644e:	4b1c      	ldr	r3, [pc, #112]	@ (80064c0 <xTaskResumeAll+0x120>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d1cb      	bne.n	80063ee <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d001      	beq.n	8006460 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800645c:	f000 fb62 	bl	8006b24 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006460:	4b1c      	ldr	r3, [pc, #112]	@ (80064d4 <xTaskResumeAll+0x134>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d010      	beq.n	800648e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800646c:	f000 f844 	bl	80064f8 <xTaskIncrementTick>
 8006470:	4603      	mov	r3, r0
 8006472:	2b00      	cmp	r3, #0
 8006474:	d002      	beq.n	800647c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006476:	4b16      	ldr	r3, [pc, #88]	@ (80064d0 <xTaskResumeAll+0x130>)
 8006478:	2201      	movs	r2, #1
 800647a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	3b01      	subs	r3, #1
 8006480:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d1f1      	bne.n	800646c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006488:	4b12      	ldr	r3, [pc, #72]	@ (80064d4 <xTaskResumeAll+0x134>)
 800648a:	2200      	movs	r2, #0
 800648c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800648e:	4b10      	ldr	r3, [pc, #64]	@ (80064d0 <xTaskResumeAll+0x130>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d009      	beq.n	80064aa <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006496:	2301      	movs	r3, #1
 8006498:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800649a:	4b0f      	ldr	r3, [pc, #60]	@ (80064d8 <xTaskResumeAll+0x138>)
 800649c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064a0:	601a      	str	r2, [r3, #0]
 80064a2:	f3bf 8f4f 	dsb	sy
 80064a6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80064aa:	f001 f9b7 	bl	800781c <vPortExitCritical>

	return xAlreadyYielded;
 80064ae:	68bb      	ldr	r3, [r7, #8]
}
 80064b0:	4618      	mov	r0, r3
 80064b2:	3710      	adds	r7, #16
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bd80      	pop	{r7, pc}
 80064b8:	20001310 	.word	0x20001310
 80064bc:	200012e8 	.word	0x200012e8
 80064c0:	200012a8 	.word	0x200012a8
 80064c4:	200012f0 	.word	0x200012f0
 80064c8:	20000e18 	.word	0x20000e18
 80064cc:	20000e14 	.word	0x20000e14
 80064d0:	200012fc 	.word	0x200012fc
 80064d4:	200012f8 	.word	0x200012f8
 80064d8:	e000ed04 	.word	0xe000ed04

080064dc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80064dc:	b480      	push	{r7}
 80064de:	b083      	sub	sp, #12
 80064e0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80064e2:	4b04      	ldr	r3, [pc, #16]	@ (80064f4 <xTaskGetTickCount+0x18>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80064e8:	687b      	ldr	r3, [r7, #4]
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	370c      	adds	r7, #12
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bc80      	pop	{r7}
 80064f2:	4770      	bx	lr
 80064f4:	200012ec 	.word	0x200012ec

080064f8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b086      	sub	sp, #24
 80064fc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80064fe:	2300      	movs	r3, #0
 8006500:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006502:	4b4f      	ldr	r3, [pc, #316]	@ (8006640 <xTaskIncrementTick+0x148>)
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	2b00      	cmp	r3, #0
 8006508:	f040 8090 	bne.w	800662c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800650c:	4b4d      	ldr	r3, [pc, #308]	@ (8006644 <xTaskIncrementTick+0x14c>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	3301      	adds	r3, #1
 8006512:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006514:	4a4b      	ldr	r2, [pc, #300]	@ (8006644 <xTaskIncrementTick+0x14c>)
 8006516:	693b      	ldr	r3, [r7, #16]
 8006518:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800651a:	693b      	ldr	r3, [r7, #16]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d121      	bne.n	8006564 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006520:	4b49      	ldr	r3, [pc, #292]	@ (8006648 <xTaskIncrementTick+0x150>)
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d00b      	beq.n	8006542 <xTaskIncrementTick+0x4a>
	__asm volatile
 800652a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800652e:	f383 8811 	msr	BASEPRI, r3
 8006532:	f3bf 8f6f 	isb	sy
 8006536:	f3bf 8f4f 	dsb	sy
 800653a:	603b      	str	r3, [r7, #0]
}
 800653c:	bf00      	nop
 800653e:	bf00      	nop
 8006540:	e7fd      	b.n	800653e <xTaskIncrementTick+0x46>
 8006542:	4b41      	ldr	r3, [pc, #260]	@ (8006648 <xTaskIncrementTick+0x150>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	60fb      	str	r3, [r7, #12]
 8006548:	4b40      	ldr	r3, [pc, #256]	@ (800664c <xTaskIncrementTick+0x154>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	4a3e      	ldr	r2, [pc, #248]	@ (8006648 <xTaskIncrementTick+0x150>)
 800654e:	6013      	str	r3, [r2, #0]
 8006550:	4a3e      	ldr	r2, [pc, #248]	@ (800664c <xTaskIncrementTick+0x154>)
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	6013      	str	r3, [r2, #0]
 8006556:	4b3e      	ldr	r3, [pc, #248]	@ (8006650 <xTaskIncrementTick+0x158>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	3301      	adds	r3, #1
 800655c:	4a3c      	ldr	r2, [pc, #240]	@ (8006650 <xTaskIncrementTick+0x158>)
 800655e:	6013      	str	r3, [r2, #0]
 8006560:	f000 fae0 	bl	8006b24 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006564:	4b3b      	ldr	r3, [pc, #236]	@ (8006654 <xTaskIncrementTick+0x15c>)
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	693a      	ldr	r2, [r7, #16]
 800656a:	429a      	cmp	r2, r3
 800656c:	d349      	bcc.n	8006602 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800656e:	4b36      	ldr	r3, [pc, #216]	@ (8006648 <xTaskIncrementTick+0x150>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d104      	bne.n	8006582 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006578:	4b36      	ldr	r3, [pc, #216]	@ (8006654 <xTaskIncrementTick+0x15c>)
 800657a:	f04f 32ff 	mov.w	r2, #4294967295
 800657e:	601a      	str	r2, [r3, #0]
					break;
 8006580:	e03f      	b.n	8006602 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006582:	4b31      	ldr	r3, [pc, #196]	@ (8006648 <xTaskIncrementTick+0x150>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	68db      	ldr	r3, [r3, #12]
 8006588:	68db      	ldr	r3, [r3, #12]
 800658a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	685b      	ldr	r3, [r3, #4]
 8006590:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006592:	693a      	ldr	r2, [r7, #16]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	429a      	cmp	r2, r3
 8006598:	d203      	bcs.n	80065a2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800659a:	4a2e      	ldr	r2, [pc, #184]	@ (8006654 <xTaskIncrementTick+0x15c>)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80065a0:	e02f      	b.n	8006602 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80065a2:	68bb      	ldr	r3, [r7, #8]
 80065a4:	3304      	adds	r3, #4
 80065a6:	4618      	mov	r0, r3
 80065a8:	f7fe fcfe 	bl	8004fa8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d004      	beq.n	80065be <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	3318      	adds	r3, #24
 80065b8:	4618      	mov	r0, r3
 80065ba:	f7fe fcf5 	bl	8004fa8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80065be:	68bb      	ldr	r3, [r7, #8]
 80065c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065c2:	4b25      	ldr	r3, [pc, #148]	@ (8006658 <xTaskIncrementTick+0x160>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	429a      	cmp	r2, r3
 80065c8:	d903      	bls.n	80065d2 <xTaskIncrementTick+0xda>
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065ce:	4a22      	ldr	r2, [pc, #136]	@ (8006658 <xTaskIncrementTick+0x160>)
 80065d0:	6013      	str	r3, [r2, #0]
 80065d2:	68bb      	ldr	r3, [r7, #8]
 80065d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065d6:	4613      	mov	r3, r2
 80065d8:	009b      	lsls	r3, r3, #2
 80065da:	4413      	add	r3, r2
 80065dc:	009b      	lsls	r3, r3, #2
 80065de:	4a1f      	ldr	r2, [pc, #124]	@ (800665c <xTaskIncrementTick+0x164>)
 80065e0:	441a      	add	r2, r3
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	3304      	adds	r3, #4
 80065e6:	4619      	mov	r1, r3
 80065e8:	4610      	mov	r0, r2
 80065ea:	f7fe fc82 	bl	8004ef2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065f2:	4b1b      	ldr	r3, [pc, #108]	@ (8006660 <xTaskIncrementTick+0x168>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065f8:	429a      	cmp	r2, r3
 80065fa:	d3b8      	bcc.n	800656e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80065fc:	2301      	movs	r3, #1
 80065fe:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006600:	e7b5      	b.n	800656e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006602:	4b17      	ldr	r3, [pc, #92]	@ (8006660 <xTaskIncrementTick+0x168>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006608:	4914      	ldr	r1, [pc, #80]	@ (800665c <xTaskIncrementTick+0x164>)
 800660a:	4613      	mov	r3, r2
 800660c:	009b      	lsls	r3, r3, #2
 800660e:	4413      	add	r3, r2
 8006610:	009b      	lsls	r3, r3, #2
 8006612:	440b      	add	r3, r1
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	2b01      	cmp	r3, #1
 8006618:	d901      	bls.n	800661e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800661a:	2301      	movs	r3, #1
 800661c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800661e:	4b11      	ldr	r3, [pc, #68]	@ (8006664 <xTaskIncrementTick+0x16c>)
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d007      	beq.n	8006636 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006626:	2301      	movs	r3, #1
 8006628:	617b      	str	r3, [r7, #20]
 800662a:	e004      	b.n	8006636 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800662c:	4b0e      	ldr	r3, [pc, #56]	@ (8006668 <xTaskIncrementTick+0x170>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	3301      	adds	r3, #1
 8006632:	4a0d      	ldr	r2, [pc, #52]	@ (8006668 <xTaskIncrementTick+0x170>)
 8006634:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006636:	697b      	ldr	r3, [r7, #20]
}
 8006638:	4618      	mov	r0, r3
 800663a:	3718      	adds	r7, #24
 800663c:	46bd      	mov	sp, r7
 800663e:	bd80      	pop	{r7, pc}
 8006640:	20001310 	.word	0x20001310
 8006644:	200012ec 	.word	0x200012ec
 8006648:	200012a0 	.word	0x200012a0
 800664c:	200012a4 	.word	0x200012a4
 8006650:	20001300 	.word	0x20001300
 8006654:	20001308 	.word	0x20001308
 8006658:	200012f0 	.word	0x200012f0
 800665c:	20000e18 	.word	0x20000e18
 8006660:	20000e14 	.word	0x20000e14
 8006664:	200012fc 	.word	0x200012fc
 8006668:	200012f8 	.word	0x200012f8

0800666c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800666c:	b480      	push	{r7}
 800666e:	b085      	sub	sp, #20
 8006670:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006672:	4b2a      	ldr	r3, [pc, #168]	@ (800671c <vTaskSwitchContext+0xb0>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d003      	beq.n	8006682 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800667a:	4b29      	ldr	r3, [pc, #164]	@ (8006720 <vTaskSwitchContext+0xb4>)
 800667c:	2201      	movs	r2, #1
 800667e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006680:	e047      	b.n	8006712 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8006682:	4b27      	ldr	r3, [pc, #156]	@ (8006720 <vTaskSwitchContext+0xb4>)
 8006684:	2200      	movs	r2, #0
 8006686:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006688:	4b26      	ldr	r3, [pc, #152]	@ (8006724 <vTaskSwitchContext+0xb8>)
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	60fb      	str	r3, [r7, #12]
 800668e:	e011      	b.n	80066b4 <vTaskSwitchContext+0x48>
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d10b      	bne.n	80066ae <vTaskSwitchContext+0x42>
	__asm volatile
 8006696:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800669a:	f383 8811 	msr	BASEPRI, r3
 800669e:	f3bf 8f6f 	isb	sy
 80066a2:	f3bf 8f4f 	dsb	sy
 80066a6:	607b      	str	r3, [r7, #4]
}
 80066a8:	bf00      	nop
 80066aa:	bf00      	nop
 80066ac:	e7fd      	b.n	80066aa <vTaskSwitchContext+0x3e>
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	3b01      	subs	r3, #1
 80066b2:	60fb      	str	r3, [r7, #12]
 80066b4:	491c      	ldr	r1, [pc, #112]	@ (8006728 <vTaskSwitchContext+0xbc>)
 80066b6:	68fa      	ldr	r2, [r7, #12]
 80066b8:	4613      	mov	r3, r2
 80066ba:	009b      	lsls	r3, r3, #2
 80066bc:	4413      	add	r3, r2
 80066be:	009b      	lsls	r3, r3, #2
 80066c0:	440b      	add	r3, r1
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d0e3      	beq.n	8006690 <vTaskSwitchContext+0x24>
 80066c8:	68fa      	ldr	r2, [r7, #12]
 80066ca:	4613      	mov	r3, r2
 80066cc:	009b      	lsls	r3, r3, #2
 80066ce:	4413      	add	r3, r2
 80066d0:	009b      	lsls	r3, r3, #2
 80066d2:	4a15      	ldr	r2, [pc, #84]	@ (8006728 <vTaskSwitchContext+0xbc>)
 80066d4:	4413      	add	r3, r2
 80066d6:	60bb      	str	r3, [r7, #8]
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	685a      	ldr	r2, [r3, #4]
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	605a      	str	r2, [r3, #4]
 80066e2:	68bb      	ldr	r3, [r7, #8]
 80066e4:	685a      	ldr	r2, [r3, #4]
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	3308      	adds	r3, #8
 80066ea:	429a      	cmp	r2, r3
 80066ec:	d104      	bne.n	80066f8 <vTaskSwitchContext+0x8c>
 80066ee:	68bb      	ldr	r3, [r7, #8]
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	685a      	ldr	r2, [r3, #4]
 80066f4:	68bb      	ldr	r3, [r7, #8]
 80066f6:	605a      	str	r2, [r3, #4]
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	68db      	ldr	r3, [r3, #12]
 80066fe:	4a0b      	ldr	r2, [pc, #44]	@ (800672c <vTaskSwitchContext+0xc0>)
 8006700:	6013      	str	r3, [r2, #0]
 8006702:	4a08      	ldr	r2, [pc, #32]	@ (8006724 <vTaskSwitchContext+0xb8>)
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006708:	4b08      	ldr	r3, [pc, #32]	@ (800672c <vTaskSwitchContext+0xc0>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	3354      	adds	r3, #84	@ 0x54
 800670e:	4a08      	ldr	r2, [pc, #32]	@ (8006730 <vTaskSwitchContext+0xc4>)
 8006710:	6013      	str	r3, [r2, #0]
}
 8006712:	bf00      	nop
 8006714:	3714      	adds	r7, #20
 8006716:	46bd      	mov	sp, r7
 8006718:	bc80      	pop	{r7}
 800671a:	4770      	bx	lr
 800671c:	20001310 	.word	0x20001310
 8006720:	200012fc 	.word	0x200012fc
 8006724:	200012f0 	.word	0x200012f0
 8006728:	20000e18 	.word	0x20000e18
 800672c:	20000e14 	.word	0x20000e14
 8006730:	20000018 	.word	0x20000018

08006734 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b084      	sub	sp, #16
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
 800673c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d10b      	bne.n	800675c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006748:	f383 8811 	msr	BASEPRI, r3
 800674c:	f3bf 8f6f 	isb	sy
 8006750:	f3bf 8f4f 	dsb	sy
 8006754:	60fb      	str	r3, [r7, #12]
}
 8006756:	bf00      	nop
 8006758:	bf00      	nop
 800675a:	e7fd      	b.n	8006758 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800675c:	4b07      	ldr	r3, [pc, #28]	@ (800677c <vTaskPlaceOnEventList+0x48>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	3318      	adds	r3, #24
 8006762:	4619      	mov	r1, r3
 8006764:	6878      	ldr	r0, [r7, #4]
 8006766:	f7fe fbe7 	bl	8004f38 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800676a:	2101      	movs	r1, #1
 800676c:	6838      	ldr	r0, [r7, #0]
 800676e:	f000 fb87 	bl	8006e80 <prvAddCurrentTaskToDelayedList>
}
 8006772:	bf00      	nop
 8006774:	3710      	adds	r7, #16
 8006776:	46bd      	mov	sp, r7
 8006778:	bd80      	pop	{r7, pc}
 800677a:	bf00      	nop
 800677c:	20000e14 	.word	0x20000e14

08006780 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006780:	b580      	push	{r7, lr}
 8006782:	b086      	sub	sp, #24
 8006784:	af00      	add	r7, sp, #0
 8006786:	60f8      	str	r0, [r7, #12]
 8006788:	60b9      	str	r1, [r7, #8]
 800678a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d10b      	bne.n	80067aa <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006792:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006796:	f383 8811 	msr	BASEPRI, r3
 800679a:	f3bf 8f6f 	isb	sy
 800679e:	f3bf 8f4f 	dsb	sy
 80067a2:	617b      	str	r3, [r7, #20]
}
 80067a4:	bf00      	nop
 80067a6:	bf00      	nop
 80067a8:	e7fd      	b.n	80067a6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80067aa:	4b0a      	ldr	r3, [pc, #40]	@ (80067d4 <vTaskPlaceOnEventListRestricted+0x54>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	3318      	adds	r3, #24
 80067b0:	4619      	mov	r1, r3
 80067b2:	68f8      	ldr	r0, [r7, #12]
 80067b4:	f7fe fb9d 	bl	8004ef2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d002      	beq.n	80067c4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80067be:	f04f 33ff 	mov.w	r3, #4294967295
 80067c2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80067c4:	6879      	ldr	r1, [r7, #4]
 80067c6:	68b8      	ldr	r0, [r7, #8]
 80067c8:	f000 fb5a 	bl	8006e80 <prvAddCurrentTaskToDelayedList>
	}
 80067cc:	bf00      	nop
 80067ce:	3718      	adds	r7, #24
 80067d0:	46bd      	mov	sp, r7
 80067d2:	bd80      	pop	{r7, pc}
 80067d4:	20000e14 	.word	0x20000e14

080067d8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b086      	sub	sp, #24
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	68db      	ldr	r3, [r3, #12]
 80067e4:	68db      	ldr	r3, [r3, #12]
 80067e6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80067e8:	693b      	ldr	r3, [r7, #16]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d10b      	bne.n	8006806 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80067ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067f2:	f383 8811 	msr	BASEPRI, r3
 80067f6:	f3bf 8f6f 	isb	sy
 80067fa:	f3bf 8f4f 	dsb	sy
 80067fe:	60fb      	str	r3, [r7, #12]
}
 8006800:	bf00      	nop
 8006802:	bf00      	nop
 8006804:	e7fd      	b.n	8006802 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006806:	693b      	ldr	r3, [r7, #16]
 8006808:	3318      	adds	r3, #24
 800680a:	4618      	mov	r0, r3
 800680c:	f7fe fbcc 	bl	8004fa8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006810:	4b1d      	ldr	r3, [pc, #116]	@ (8006888 <xTaskRemoveFromEventList+0xb0>)
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d11d      	bne.n	8006854 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006818:	693b      	ldr	r3, [r7, #16]
 800681a:	3304      	adds	r3, #4
 800681c:	4618      	mov	r0, r3
 800681e:	f7fe fbc3 	bl	8004fa8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006822:	693b      	ldr	r3, [r7, #16]
 8006824:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006826:	4b19      	ldr	r3, [pc, #100]	@ (800688c <xTaskRemoveFromEventList+0xb4>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	429a      	cmp	r2, r3
 800682c:	d903      	bls.n	8006836 <xTaskRemoveFromEventList+0x5e>
 800682e:	693b      	ldr	r3, [r7, #16]
 8006830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006832:	4a16      	ldr	r2, [pc, #88]	@ (800688c <xTaskRemoveFromEventList+0xb4>)
 8006834:	6013      	str	r3, [r2, #0]
 8006836:	693b      	ldr	r3, [r7, #16]
 8006838:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800683a:	4613      	mov	r3, r2
 800683c:	009b      	lsls	r3, r3, #2
 800683e:	4413      	add	r3, r2
 8006840:	009b      	lsls	r3, r3, #2
 8006842:	4a13      	ldr	r2, [pc, #76]	@ (8006890 <xTaskRemoveFromEventList+0xb8>)
 8006844:	441a      	add	r2, r3
 8006846:	693b      	ldr	r3, [r7, #16]
 8006848:	3304      	adds	r3, #4
 800684a:	4619      	mov	r1, r3
 800684c:	4610      	mov	r0, r2
 800684e:	f7fe fb50 	bl	8004ef2 <vListInsertEnd>
 8006852:	e005      	b.n	8006860 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006854:	693b      	ldr	r3, [r7, #16]
 8006856:	3318      	adds	r3, #24
 8006858:	4619      	mov	r1, r3
 800685a:	480e      	ldr	r0, [pc, #56]	@ (8006894 <xTaskRemoveFromEventList+0xbc>)
 800685c:	f7fe fb49 	bl	8004ef2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006860:	693b      	ldr	r3, [r7, #16]
 8006862:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006864:	4b0c      	ldr	r3, [pc, #48]	@ (8006898 <xTaskRemoveFromEventList+0xc0>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800686a:	429a      	cmp	r2, r3
 800686c:	d905      	bls.n	800687a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800686e:	2301      	movs	r3, #1
 8006870:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006872:	4b0a      	ldr	r3, [pc, #40]	@ (800689c <xTaskRemoveFromEventList+0xc4>)
 8006874:	2201      	movs	r2, #1
 8006876:	601a      	str	r2, [r3, #0]
 8006878:	e001      	b.n	800687e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800687a:	2300      	movs	r3, #0
 800687c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800687e:	697b      	ldr	r3, [r7, #20]
}
 8006880:	4618      	mov	r0, r3
 8006882:	3718      	adds	r7, #24
 8006884:	46bd      	mov	sp, r7
 8006886:	bd80      	pop	{r7, pc}
 8006888:	20001310 	.word	0x20001310
 800688c:	200012f0 	.word	0x200012f0
 8006890:	20000e18 	.word	0x20000e18
 8006894:	200012a8 	.word	0x200012a8
 8006898:	20000e14 	.word	0x20000e14
 800689c:	200012fc 	.word	0x200012fc

080068a0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80068a0:	b480      	push	{r7}
 80068a2:	b083      	sub	sp, #12
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80068a8:	4b06      	ldr	r3, [pc, #24]	@ (80068c4 <vTaskInternalSetTimeOutState+0x24>)
 80068aa:	681a      	ldr	r2, [r3, #0]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80068b0:	4b05      	ldr	r3, [pc, #20]	@ (80068c8 <vTaskInternalSetTimeOutState+0x28>)
 80068b2:	681a      	ldr	r2, [r3, #0]
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	605a      	str	r2, [r3, #4]
}
 80068b8:	bf00      	nop
 80068ba:	370c      	adds	r7, #12
 80068bc:	46bd      	mov	sp, r7
 80068be:	bc80      	pop	{r7}
 80068c0:	4770      	bx	lr
 80068c2:	bf00      	nop
 80068c4:	20001300 	.word	0x20001300
 80068c8:	200012ec 	.word	0x200012ec

080068cc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b088      	sub	sp, #32
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
 80068d4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d10b      	bne.n	80068f4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80068dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068e0:	f383 8811 	msr	BASEPRI, r3
 80068e4:	f3bf 8f6f 	isb	sy
 80068e8:	f3bf 8f4f 	dsb	sy
 80068ec:	613b      	str	r3, [r7, #16]
}
 80068ee:	bf00      	nop
 80068f0:	bf00      	nop
 80068f2:	e7fd      	b.n	80068f0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d10b      	bne.n	8006912 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80068fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068fe:	f383 8811 	msr	BASEPRI, r3
 8006902:	f3bf 8f6f 	isb	sy
 8006906:	f3bf 8f4f 	dsb	sy
 800690a:	60fb      	str	r3, [r7, #12]
}
 800690c:	bf00      	nop
 800690e:	bf00      	nop
 8006910:	e7fd      	b.n	800690e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006912:	f000 ff53 	bl	80077bc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006916:	4b1d      	ldr	r3, [pc, #116]	@ (800698c <xTaskCheckForTimeOut+0xc0>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	685b      	ldr	r3, [r3, #4]
 8006920:	69ba      	ldr	r2, [r7, #24]
 8006922:	1ad3      	subs	r3, r2, r3
 8006924:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800692e:	d102      	bne.n	8006936 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006930:	2300      	movs	r3, #0
 8006932:	61fb      	str	r3, [r7, #28]
 8006934:	e023      	b.n	800697e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681a      	ldr	r2, [r3, #0]
 800693a:	4b15      	ldr	r3, [pc, #84]	@ (8006990 <xTaskCheckForTimeOut+0xc4>)
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	429a      	cmp	r2, r3
 8006940:	d007      	beq.n	8006952 <xTaskCheckForTimeOut+0x86>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	685b      	ldr	r3, [r3, #4]
 8006946:	69ba      	ldr	r2, [r7, #24]
 8006948:	429a      	cmp	r2, r3
 800694a:	d302      	bcc.n	8006952 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800694c:	2301      	movs	r3, #1
 800694e:	61fb      	str	r3, [r7, #28]
 8006950:	e015      	b.n	800697e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	697a      	ldr	r2, [r7, #20]
 8006958:	429a      	cmp	r2, r3
 800695a:	d20b      	bcs.n	8006974 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	681a      	ldr	r2, [r3, #0]
 8006960:	697b      	ldr	r3, [r7, #20]
 8006962:	1ad2      	subs	r2, r2, r3
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006968:	6878      	ldr	r0, [r7, #4]
 800696a:	f7ff ff99 	bl	80068a0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800696e:	2300      	movs	r3, #0
 8006970:	61fb      	str	r3, [r7, #28]
 8006972:	e004      	b.n	800697e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	2200      	movs	r2, #0
 8006978:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800697a:	2301      	movs	r3, #1
 800697c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800697e:	f000 ff4d 	bl	800781c <vPortExitCritical>

	return xReturn;
 8006982:	69fb      	ldr	r3, [r7, #28]
}
 8006984:	4618      	mov	r0, r3
 8006986:	3720      	adds	r7, #32
 8006988:	46bd      	mov	sp, r7
 800698a:	bd80      	pop	{r7, pc}
 800698c:	200012ec 	.word	0x200012ec
 8006990:	20001300 	.word	0x20001300

08006994 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006994:	b480      	push	{r7}
 8006996:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006998:	4b03      	ldr	r3, [pc, #12]	@ (80069a8 <vTaskMissedYield+0x14>)
 800699a:	2201      	movs	r2, #1
 800699c:	601a      	str	r2, [r3, #0]
}
 800699e:	bf00      	nop
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bc80      	pop	{r7}
 80069a4:	4770      	bx	lr
 80069a6:	bf00      	nop
 80069a8:	200012fc 	.word	0x200012fc

080069ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b082      	sub	sp, #8
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80069b4:	f000 f852 	bl	8006a5c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80069b8:	4b06      	ldr	r3, [pc, #24]	@ (80069d4 <prvIdleTask+0x28>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	2b01      	cmp	r3, #1
 80069be:	d9f9      	bls.n	80069b4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80069c0:	4b05      	ldr	r3, [pc, #20]	@ (80069d8 <prvIdleTask+0x2c>)
 80069c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80069c6:	601a      	str	r2, [r3, #0]
 80069c8:	f3bf 8f4f 	dsb	sy
 80069cc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80069d0:	e7f0      	b.n	80069b4 <prvIdleTask+0x8>
 80069d2:	bf00      	nop
 80069d4:	20000e18 	.word	0x20000e18
 80069d8:	e000ed04 	.word	0xe000ed04

080069dc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b082      	sub	sp, #8
 80069e0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80069e2:	2300      	movs	r3, #0
 80069e4:	607b      	str	r3, [r7, #4]
 80069e6:	e00c      	b.n	8006a02 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80069e8:	687a      	ldr	r2, [r7, #4]
 80069ea:	4613      	mov	r3, r2
 80069ec:	009b      	lsls	r3, r3, #2
 80069ee:	4413      	add	r3, r2
 80069f0:	009b      	lsls	r3, r3, #2
 80069f2:	4a12      	ldr	r2, [pc, #72]	@ (8006a3c <prvInitialiseTaskLists+0x60>)
 80069f4:	4413      	add	r3, r2
 80069f6:	4618      	mov	r0, r3
 80069f8:	f7fe fa50 	bl	8004e9c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	3301      	adds	r3, #1
 8006a00:	607b      	str	r3, [r7, #4]
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2b37      	cmp	r3, #55	@ 0x37
 8006a06:	d9ef      	bls.n	80069e8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006a08:	480d      	ldr	r0, [pc, #52]	@ (8006a40 <prvInitialiseTaskLists+0x64>)
 8006a0a:	f7fe fa47 	bl	8004e9c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006a0e:	480d      	ldr	r0, [pc, #52]	@ (8006a44 <prvInitialiseTaskLists+0x68>)
 8006a10:	f7fe fa44 	bl	8004e9c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006a14:	480c      	ldr	r0, [pc, #48]	@ (8006a48 <prvInitialiseTaskLists+0x6c>)
 8006a16:	f7fe fa41 	bl	8004e9c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006a1a:	480c      	ldr	r0, [pc, #48]	@ (8006a4c <prvInitialiseTaskLists+0x70>)
 8006a1c:	f7fe fa3e 	bl	8004e9c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006a20:	480b      	ldr	r0, [pc, #44]	@ (8006a50 <prvInitialiseTaskLists+0x74>)
 8006a22:	f7fe fa3b 	bl	8004e9c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006a26:	4b0b      	ldr	r3, [pc, #44]	@ (8006a54 <prvInitialiseTaskLists+0x78>)
 8006a28:	4a05      	ldr	r2, [pc, #20]	@ (8006a40 <prvInitialiseTaskLists+0x64>)
 8006a2a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006a2c:	4b0a      	ldr	r3, [pc, #40]	@ (8006a58 <prvInitialiseTaskLists+0x7c>)
 8006a2e:	4a05      	ldr	r2, [pc, #20]	@ (8006a44 <prvInitialiseTaskLists+0x68>)
 8006a30:	601a      	str	r2, [r3, #0]
}
 8006a32:	bf00      	nop
 8006a34:	3708      	adds	r7, #8
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}
 8006a3a:	bf00      	nop
 8006a3c:	20000e18 	.word	0x20000e18
 8006a40:	20001278 	.word	0x20001278
 8006a44:	2000128c 	.word	0x2000128c
 8006a48:	200012a8 	.word	0x200012a8
 8006a4c:	200012bc 	.word	0x200012bc
 8006a50:	200012d4 	.word	0x200012d4
 8006a54:	200012a0 	.word	0x200012a0
 8006a58:	200012a4 	.word	0x200012a4

08006a5c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b082      	sub	sp, #8
 8006a60:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006a62:	e019      	b.n	8006a98 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006a64:	f000 feaa 	bl	80077bc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a68:	4b10      	ldr	r3, [pc, #64]	@ (8006aac <prvCheckTasksWaitingTermination+0x50>)
 8006a6a:	68db      	ldr	r3, [r3, #12]
 8006a6c:	68db      	ldr	r3, [r3, #12]
 8006a6e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	3304      	adds	r3, #4
 8006a74:	4618      	mov	r0, r3
 8006a76:	f7fe fa97 	bl	8004fa8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006a7a:	4b0d      	ldr	r3, [pc, #52]	@ (8006ab0 <prvCheckTasksWaitingTermination+0x54>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	3b01      	subs	r3, #1
 8006a80:	4a0b      	ldr	r2, [pc, #44]	@ (8006ab0 <prvCheckTasksWaitingTermination+0x54>)
 8006a82:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006a84:	4b0b      	ldr	r3, [pc, #44]	@ (8006ab4 <prvCheckTasksWaitingTermination+0x58>)
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	3b01      	subs	r3, #1
 8006a8a:	4a0a      	ldr	r2, [pc, #40]	@ (8006ab4 <prvCheckTasksWaitingTermination+0x58>)
 8006a8c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006a8e:	f000 fec5 	bl	800781c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	f000 f810 	bl	8006ab8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006a98:	4b06      	ldr	r3, [pc, #24]	@ (8006ab4 <prvCheckTasksWaitingTermination+0x58>)
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d1e1      	bne.n	8006a64 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006aa0:	bf00      	nop
 8006aa2:	bf00      	nop
 8006aa4:	3708      	adds	r7, #8
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bd80      	pop	{r7, pc}
 8006aaa:	bf00      	nop
 8006aac:	200012bc 	.word	0x200012bc
 8006ab0:	200012e8 	.word	0x200012e8
 8006ab4:	200012d0 	.word	0x200012d0

08006ab8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b084      	sub	sp, #16
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	3354      	adds	r3, #84	@ 0x54
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	f001 faad 	bl	8008024 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d108      	bne.n	8006ae6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ad8:	4618      	mov	r0, r3
 8006ada:	f001 f83f 	bl	8007b5c <vPortFree>
				vPortFree( pxTCB );
 8006ade:	6878      	ldr	r0, [r7, #4]
 8006ae0:	f001 f83c 	bl	8007b5c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006ae4:	e019      	b.n	8006b1a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006aec:	2b01      	cmp	r3, #1
 8006aee:	d103      	bne.n	8006af8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006af0:	6878      	ldr	r0, [r7, #4]
 8006af2:	f001 f833 	bl	8007b5c <vPortFree>
	}
 8006af6:	e010      	b.n	8006b1a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006afe:	2b02      	cmp	r3, #2
 8006b00:	d00b      	beq.n	8006b1a <prvDeleteTCB+0x62>
	__asm volatile
 8006b02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b06:	f383 8811 	msr	BASEPRI, r3
 8006b0a:	f3bf 8f6f 	isb	sy
 8006b0e:	f3bf 8f4f 	dsb	sy
 8006b12:	60fb      	str	r3, [r7, #12]
}
 8006b14:	bf00      	nop
 8006b16:	bf00      	nop
 8006b18:	e7fd      	b.n	8006b16 <prvDeleteTCB+0x5e>
	}
 8006b1a:	bf00      	nop
 8006b1c:	3710      	adds	r7, #16
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	bd80      	pop	{r7, pc}
	...

08006b24 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006b24:	b480      	push	{r7}
 8006b26:	b083      	sub	sp, #12
 8006b28:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006b2a:	4b0c      	ldr	r3, [pc, #48]	@ (8006b5c <prvResetNextTaskUnblockTime+0x38>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d104      	bne.n	8006b3e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006b34:	4b0a      	ldr	r3, [pc, #40]	@ (8006b60 <prvResetNextTaskUnblockTime+0x3c>)
 8006b36:	f04f 32ff 	mov.w	r2, #4294967295
 8006b3a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006b3c:	e008      	b.n	8006b50 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b3e:	4b07      	ldr	r3, [pc, #28]	@ (8006b5c <prvResetNextTaskUnblockTime+0x38>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	68db      	ldr	r3, [r3, #12]
 8006b44:	68db      	ldr	r3, [r3, #12]
 8006b46:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	685b      	ldr	r3, [r3, #4]
 8006b4c:	4a04      	ldr	r2, [pc, #16]	@ (8006b60 <prvResetNextTaskUnblockTime+0x3c>)
 8006b4e:	6013      	str	r3, [r2, #0]
}
 8006b50:	bf00      	nop
 8006b52:	370c      	adds	r7, #12
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bc80      	pop	{r7}
 8006b58:	4770      	bx	lr
 8006b5a:	bf00      	nop
 8006b5c:	200012a0 	.word	0x200012a0
 8006b60:	20001308 	.word	0x20001308

08006b64 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006b64:	b480      	push	{r7}
 8006b66:	b083      	sub	sp, #12
 8006b68:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006b6a:	4b0b      	ldr	r3, [pc, #44]	@ (8006b98 <xTaskGetSchedulerState+0x34>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d102      	bne.n	8006b78 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006b72:	2301      	movs	r3, #1
 8006b74:	607b      	str	r3, [r7, #4]
 8006b76:	e008      	b.n	8006b8a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006b78:	4b08      	ldr	r3, [pc, #32]	@ (8006b9c <xTaskGetSchedulerState+0x38>)
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d102      	bne.n	8006b86 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006b80:	2302      	movs	r3, #2
 8006b82:	607b      	str	r3, [r7, #4]
 8006b84:	e001      	b.n	8006b8a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006b86:	2300      	movs	r3, #0
 8006b88:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006b8a:	687b      	ldr	r3, [r7, #4]
	}
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	370c      	adds	r7, #12
 8006b90:	46bd      	mov	sp, r7
 8006b92:	bc80      	pop	{r7}
 8006b94:	4770      	bx	lr
 8006b96:	bf00      	nop
 8006b98:	200012f4 	.word	0x200012f4
 8006b9c:	20001310 	.word	0x20001310

08006ba0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b084      	sub	sp, #16
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006bac:	2300      	movs	r3, #0
 8006bae:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d051      	beq.n	8006c5a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bba:	4b2a      	ldr	r3, [pc, #168]	@ (8006c64 <xTaskPriorityInherit+0xc4>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bc0:	429a      	cmp	r2, r3
 8006bc2:	d241      	bcs.n	8006c48 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	699b      	ldr	r3, [r3, #24]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	db06      	blt.n	8006bda <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006bcc:	4b25      	ldr	r3, [pc, #148]	@ (8006c64 <xTaskPriorityInherit+0xc4>)
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bd2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006bd6:	68bb      	ldr	r3, [r7, #8]
 8006bd8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006bda:	68bb      	ldr	r3, [r7, #8]
 8006bdc:	6959      	ldr	r1, [r3, #20]
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006be2:	4613      	mov	r3, r2
 8006be4:	009b      	lsls	r3, r3, #2
 8006be6:	4413      	add	r3, r2
 8006be8:	009b      	lsls	r3, r3, #2
 8006bea:	4a1f      	ldr	r2, [pc, #124]	@ (8006c68 <xTaskPriorityInherit+0xc8>)
 8006bec:	4413      	add	r3, r2
 8006bee:	4299      	cmp	r1, r3
 8006bf0:	d122      	bne.n	8006c38 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006bf2:	68bb      	ldr	r3, [r7, #8]
 8006bf4:	3304      	adds	r3, #4
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	f7fe f9d6 	bl	8004fa8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006bfc:	4b19      	ldr	r3, [pc, #100]	@ (8006c64 <xTaskPriorityInherit+0xc4>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c0a:	4b18      	ldr	r3, [pc, #96]	@ (8006c6c <xTaskPriorityInherit+0xcc>)
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	429a      	cmp	r2, r3
 8006c10:	d903      	bls.n	8006c1a <xTaskPriorityInherit+0x7a>
 8006c12:	68bb      	ldr	r3, [r7, #8]
 8006c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c16:	4a15      	ldr	r2, [pc, #84]	@ (8006c6c <xTaskPriorityInherit+0xcc>)
 8006c18:	6013      	str	r3, [r2, #0]
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c1e:	4613      	mov	r3, r2
 8006c20:	009b      	lsls	r3, r3, #2
 8006c22:	4413      	add	r3, r2
 8006c24:	009b      	lsls	r3, r3, #2
 8006c26:	4a10      	ldr	r2, [pc, #64]	@ (8006c68 <xTaskPriorityInherit+0xc8>)
 8006c28:	441a      	add	r2, r3
 8006c2a:	68bb      	ldr	r3, [r7, #8]
 8006c2c:	3304      	adds	r3, #4
 8006c2e:	4619      	mov	r1, r3
 8006c30:	4610      	mov	r0, r2
 8006c32:	f7fe f95e 	bl	8004ef2 <vListInsertEnd>
 8006c36:	e004      	b.n	8006c42 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006c38:	4b0a      	ldr	r3, [pc, #40]	@ (8006c64 <xTaskPriorityInherit+0xc4>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c3e:	68bb      	ldr	r3, [r7, #8]
 8006c40:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006c42:	2301      	movs	r3, #1
 8006c44:	60fb      	str	r3, [r7, #12]
 8006c46:	e008      	b.n	8006c5a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006c4c:	4b05      	ldr	r3, [pc, #20]	@ (8006c64 <xTaskPriorityInherit+0xc4>)
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c52:	429a      	cmp	r2, r3
 8006c54:	d201      	bcs.n	8006c5a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006c56:	2301      	movs	r3, #1
 8006c58:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
	}
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	3710      	adds	r7, #16
 8006c60:	46bd      	mov	sp, r7
 8006c62:	bd80      	pop	{r7, pc}
 8006c64:	20000e14 	.word	0x20000e14
 8006c68:	20000e18 	.word	0x20000e18
 8006c6c:	200012f0 	.word	0x200012f0

08006c70 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b086      	sub	sp, #24
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d058      	beq.n	8006d38 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006c86:	4b2f      	ldr	r3, [pc, #188]	@ (8006d44 <xTaskPriorityDisinherit+0xd4>)
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	693a      	ldr	r2, [r7, #16]
 8006c8c:	429a      	cmp	r2, r3
 8006c8e:	d00b      	beq.n	8006ca8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006c90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c94:	f383 8811 	msr	BASEPRI, r3
 8006c98:	f3bf 8f6f 	isb	sy
 8006c9c:	f3bf 8f4f 	dsb	sy
 8006ca0:	60fb      	str	r3, [r7, #12]
}
 8006ca2:	bf00      	nop
 8006ca4:	bf00      	nop
 8006ca6:	e7fd      	b.n	8006ca4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006ca8:	693b      	ldr	r3, [r7, #16]
 8006caa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d10b      	bne.n	8006cc8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006cb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cb4:	f383 8811 	msr	BASEPRI, r3
 8006cb8:	f3bf 8f6f 	isb	sy
 8006cbc:	f3bf 8f4f 	dsb	sy
 8006cc0:	60bb      	str	r3, [r7, #8]
}
 8006cc2:	bf00      	nop
 8006cc4:	bf00      	nop
 8006cc6:	e7fd      	b.n	8006cc4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006cc8:	693b      	ldr	r3, [r7, #16]
 8006cca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ccc:	1e5a      	subs	r2, r3, #1
 8006cce:	693b      	ldr	r3, [r7, #16]
 8006cd0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006cd2:	693b      	ldr	r3, [r7, #16]
 8006cd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cd6:	693b      	ldr	r3, [r7, #16]
 8006cd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006cda:	429a      	cmp	r2, r3
 8006cdc:	d02c      	beq.n	8006d38 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006cde:	693b      	ldr	r3, [r7, #16]
 8006ce0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d128      	bne.n	8006d38 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006ce6:	693b      	ldr	r3, [r7, #16]
 8006ce8:	3304      	adds	r3, #4
 8006cea:	4618      	mov	r0, r3
 8006cec:	f7fe f95c 	bl	8004fa8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006cf0:	693b      	ldr	r3, [r7, #16]
 8006cf2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006cf4:	693b      	ldr	r3, [r7, #16]
 8006cf6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006cf8:	693b      	ldr	r3, [r7, #16]
 8006cfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cfc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006d00:	693b      	ldr	r3, [r7, #16]
 8006d02:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006d04:	693b      	ldr	r3, [r7, #16]
 8006d06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d08:	4b0f      	ldr	r3, [pc, #60]	@ (8006d48 <xTaskPriorityDisinherit+0xd8>)
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	429a      	cmp	r2, r3
 8006d0e:	d903      	bls.n	8006d18 <xTaskPriorityDisinherit+0xa8>
 8006d10:	693b      	ldr	r3, [r7, #16]
 8006d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d14:	4a0c      	ldr	r2, [pc, #48]	@ (8006d48 <xTaskPriorityDisinherit+0xd8>)
 8006d16:	6013      	str	r3, [r2, #0]
 8006d18:	693b      	ldr	r3, [r7, #16]
 8006d1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d1c:	4613      	mov	r3, r2
 8006d1e:	009b      	lsls	r3, r3, #2
 8006d20:	4413      	add	r3, r2
 8006d22:	009b      	lsls	r3, r3, #2
 8006d24:	4a09      	ldr	r2, [pc, #36]	@ (8006d4c <xTaskPriorityDisinherit+0xdc>)
 8006d26:	441a      	add	r2, r3
 8006d28:	693b      	ldr	r3, [r7, #16]
 8006d2a:	3304      	adds	r3, #4
 8006d2c:	4619      	mov	r1, r3
 8006d2e:	4610      	mov	r0, r2
 8006d30:	f7fe f8df 	bl	8004ef2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006d34:	2301      	movs	r3, #1
 8006d36:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006d38:	697b      	ldr	r3, [r7, #20]
	}
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	3718      	adds	r7, #24
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	bd80      	pop	{r7, pc}
 8006d42:	bf00      	nop
 8006d44:	20000e14 	.word	0x20000e14
 8006d48:	200012f0 	.word	0x200012f0
 8006d4c:	20000e18 	.word	0x20000e18

08006d50 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b088      	sub	sp, #32
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
 8006d58:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006d5e:	2301      	movs	r3, #1
 8006d60:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d06c      	beq.n	8006e42 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006d68:	69bb      	ldr	r3, [r7, #24]
 8006d6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d10b      	bne.n	8006d88 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8006d70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d74:	f383 8811 	msr	BASEPRI, r3
 8006d78:	f3bf 8f6f 	isb	sy
 8006d7c:	f3bf 8f4f 	dsb	sy
 8006d80:	60fb      	str	r3, [r7, #12]
}
 8006d82:	bf00      	nop
 8006d84:	bf00      	nop
 8006d86:	e7fd      	b.n	8006d84 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006d88:	69bb      	ldr	r3, [r7, #24]
 8006d8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d8c:	683a      	ldr	r2, [r7, #0]
 8006d8e:	429a      	cmp	r2, r3
 8006d90:	d902      	bls.n	8006d98 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	61fb      	str	r3, [r7, #28]
 8006d96:	e002      	b.n	8006d9e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006d98:	69bb      	ldr	r3, [r7, #24]
 8006d9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d9c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006d9e:	69bb      	ldr	r3, [r7, #24]
 8006da0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006da2:	69fa      	ldr	r2, [r7, #28]
 8006da4:	429a      	cmp	r2, r3
 8006da6:	d04c      	beq.n	8006e42 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006da8:	69bb      	ldr	r3, [r7, #24]
 8006daa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006dac:	697a      	ldr	r2, [r7, #20]
 8006dae:	429a      	cmp	r2, r3
 8006db0:	d147      	bne.n	8006e42 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006db2:	4b26      	ldr	r3, [pc, #152]	@ (8006e4c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	69ba      	ldr	r2, [r7, #24]
 8006db8:	429a      	cmp	r2, r3
 8006dba:	d10b      	bne.n	8006dd4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8006dbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dc0:	f383 8811 	msr	BASEPRI, r3
 8006dc4:	f3bf 8f6f 	isb	sy
 8006dc8:	f3bf 8f4f 	dsb	sy
 8006dcc:	60bb      	str	r3, [r7, #8]
}
 8006dce:	bf00      	nop
 8006dd0:	bf00      	nop
 8006dd2:	e7fd      	b.n	8006dd0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006dd4:	69bb      	ldr	r3, [r7, #24]
 8006dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dd8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006dda:	69bb      	ldr	r3, [r7, #24]
 8006ddc:	69fa      	ldr	r2, [r7, #28]
 8006dde:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006de0:	69bb      	ldr	r3, [r7, #24]
 8006de2:	699b      	ldr	r3, [r3, #24]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	db04      	blt.n	8006df2 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006de8:	69fb      	ldr	r3, [r7, #28]
 8006dea:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006dee:	69bb      	ldr	r3, [r7, #24]
 8006df0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006df2:	69bb      	ldr	r3, [r7, #24]
 8006df4:	6959      	ldr	r1, [r3, #20]
 8006df6:	693a      	ldr	r2, [r7, #16]
 8006df8:	4613      	mov	r3, r2
 8006dfa:	009b      	lsls	r3, r3, #2
 8006dfc:	4413      	add	r3, r2
 8006dfe:	009b      	lsls	r3, r3, #2
 8006e00:	4a13      	ldr	r2, [pc, #76]	@ (8006e50 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006e02:	4413      	add	r3, r2
 8006e04:	4299      	cmp	r1, r3
 8006e06:	d11c      	bne.n	8006e42 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006e08:	69bb      	ldr	r3, [r7, #24]
 8006e0a:	3304      	adds	r3, #4
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	f7fe f8cb 	bl	8004fa8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006e12:	69bb      	ldr	r3, [r7, #24]
 8006e14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e16:	4b0f      	ldr	r3, [pc, #60]	@ (8006e54 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	429a      	cmp	r2, r3
 8006e1c:	d903      	bls.n	8006e26 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8006e1e:	69bb      	ldr	r3, [r7, #24]
 8006e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e22:	4a0c      	ldr	r2, [pc, #48]	@ (8006e54 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006e24:	6013      	str	r3, [r2, #0]
 8006e26:	69bb      	ldr	r3, [r7, #24]
 8006e28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e2a:	4613      	mov	r3, r2
 8006e2c:	009b      	lsls	r3, r3, #2
 8006e2e:	4413      	add	r3, r2
 8006e30:	009b      	lsls	r3, r3, #2
 8006e32:	4a07      	ldr	r2, [pc, #28]	@ (8006e50 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006e34:	441a      	add	r2, r3
 8006e36:	69bb      	ldr	r3, [r7, #24]
 8006e38:	3304      	adds	r3, #4
 8006e3a:	4619      	mov	r1, r3
 8006e3c:	4610      	mov	r0, r2
 8006e3e:	f7fe f858 	bl	8004ef2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006e42:	bf00      	nop
 8006e44:	3720      	adds	r7, #32
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bd80      	pop	{r7, pc}
 8006e4a:	bf00      	nop
 8006e4c:	20000e14 	.word	0x20000e14
 8006e50:	20000e18 	.word	0x20000e18
 8006e54:	200012f0 	.word	0x200012f0

08006e58 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006e58:	b480      	push	{r7}
 8006e5a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006e5c:	4b07      	ldr	r3, [pc, #28]	@ (8006e7c <pvTaskIncrementMutexHeldCount+0x24>)
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d004      	beq.n	8006e6e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006e64:	4b05      	ldr	r3, [pc, #20]	@ (8006e7c <pvTaskIncrementMutexHeldCount+0x24>)
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006e6a:	3201      	adds	r2, #1
 8006e6c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8006e6e:	4b03      	ldr	r3, [pc, #12]	@ (8006e7c <pvTaskIncrementMutexHeldCount+0x24>)
 8006e70:	681b      	ldr	r3, [r3, #0]
	}
 8006e72:	4618      	mov	r0, r3
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bc80      	pop	{r7}
 8006e78:	4770      	bx	lr
 8006e7a:	bf00      	nop
 8006e7c:	20000e14 	.word	0x20000e14

08006e80 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b084      	sub	sp, #16
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
 8006e88:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006e8a:	4b21      	ldr	r3, [pc, #132]	@ (8006f10 <prvAddCurrentTaskToDelayedList+0x90>)
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006e90:	4b20      	ldr	r3, [pc, #128]	@ (8006f14 <prvAddCurrentTaskToDelayedList+0x94>)
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	3304      	adds	r3, #4
 8006e96:	4618      	mov	r0, r3
 8006e98:	f7fe f886 	bl	8004fa8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ea2:	d10a      	bne.n	8006eba <prvAddCurrentTaskToDelayedList+0x3a>
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d007      	beq.n	8006eba <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006eaa:	4b1a      	ldr	r3, [pc, #104]	@ (8006f14 <prvAddCurrentTaskToDelayedList+0x94>)
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	3304      	adds	r3, #4
 8006eb0:	4619      	mov	r1, r3
 8006eb2:	4819      	ldr	r0, [pc, #100]	@ (8006f18 <prvAddCurrentTaskToDelayedList+0x98>)
 8006eb4:	f7fe f81d 	bl	8004ef2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006eb8:	e026      	b.n	8006f08 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006eba:	68fa      	ldr	r2, [r7, #12]
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	4413      	add	r3, r2
 8006ec0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006ec2:	4b14      	ldr	r3, [pc, #80]	@ (8006f14 <prvAddCurrentTaskToDelayedList+0x94>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	68ba      	ldr	r2, [r7, #8]
 8006ec8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006eca:	68ba      	ldr	r2, [r7, #8]
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	429a      	cmp	r2, r3
 8006ed0:	d209      	bcs.n	8006ee6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006ed2:	4b12      	ldr	r3, [pc, #72]	@ (8006f1c <prvAddCurrentTaskToDelayedList+0x9c>)
 8006ed4:	681a      	ldr	r2, [r3, #0]
 8006ed6:	4b0f      	ldr	r3, [pc, #60]	@ (8006f14 <prvAddCurrentTaskToDelayedList+0x94>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	3304      	adds	r3, #4
 8006edc:	4619      	mov	r1, r3
 8006ede:	4610      	mov	r0, r2
 8006ee0:	f7fe f82a 	bl	8004f38 <vListInsert>
}
 8006ee4:	e010      	b.n	8006f08 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006ee6:	4b0e      	ldr	r3, [pc, #56]	@ (8006f20 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006ee8:	681a      	ldr	r2, [r3, #0]
 8006eea:	4b0a      	ldr	r3, [pc, #40]	@ (8006f14 <prvAddCurrentTaskToDelayedList+0x94>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	3304      	adds	r3, #4
 8006ef0:	4619      	mov	r1, r3
 8006ef2:	4610      	mov	r0, r2
 8006ef4:	f7fe f820 	bl	8004f38 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006ef8:	4b0a      	ldr	r3, [pc, #40]	@ (8006f24 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	68ba      	ldr	r2, [r7, #8]
 8006efe:	429a      	cmp	r2, r3
 8006f00:	d202      	bcs.n	8006f08 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006f02:	4a08      	ldr	r2, [pc, #32]	@ (8006f24 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006f04:	68bb      	ldr	r3, [r7, #8]
 8006f06:	6013      	str	r3, [r2, #0]
}
 8006f08:	bf00      	nop
 8006f0a:	3710      	adds	r7, #16
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	bd80      	pop	{r7, pc}
 8006f10:	200012ec 	.word	0x200012ec
 8006f14:	20000e14 	.word	0x20000e14
 8006f18:	200012d4 	.word	0x200012d4
 8006f1c:	200012a4 	.word	0x200012a4
 8006f20:	200012a0 	.word	0x200012a0
 8006f24:	20001308 	.word	0x20001308

08006f28 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b08a      	sub	sp, #40	@ 0x28
 8006f2c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006f2e:	2300      	movs	r3, #0
 8006f30:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006f32:	f000 fb11 	bl	8007558 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006f36:	4b1d      	ldr	r3, [pc, #116]	@ (8006fac <xTimerCreateTimerTask+0x84>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d021      	beq.n	8006f82 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006f3e:	2300      	movs	r3, #0
 8006f40:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006f42:	2300      	movs	r3, #0
 8006f44:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006f46:	1d3a      	adds	r2, r7, #4
 8006f48:	f107 0108 	add.w	r1, r7, #8
 8006f4c:	f107 030c 	add.w	r3, r7, #12
 8006f50:	4618      	mov	r0, r3
 8006f52:	f7fd ff89 	bl	8004e68 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006f56:	6879      	ldr	r1, [r7, #4]
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	68fa      	ldr	r2, [r7, #12]
 8006f5c:	9202      	str	r2, [sp, #8]
 8006f5e:	9301      	str	r3, [sp, #4]
 8006f60:	2302      	movs	r3, #2
 8006f62:	9300      	str	r3, [sp, #0]
 8006f64:	2300      	movs	r3, #0
 8006f66:	460a      	mov	r2, r1
 8006f68:	4911      	ldr	r1, [pc, #68]	@ (8006fb0 <xTimerCreateTimerTask+0x88>)
 8006f6a:	4812      	ldr	r0, [pc, #72]	@ (8006fb4 <xTimerCreateTimerTask+0x8c>)
 8006f6c:	f7fe ff32 	bl	8005dd4 <xTaskCreateStatic>
 8006f70:	4603      	mov	r3, r0
 8006f72:	4a11      	ldr	r2, [pc, #68]	@ (8006fb8 <xTimerCreateTimerTask+0x90>)
 8006f74:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006f76:	4b10      	ldr	r3, [pc, #64]	@ (8006fb8 <xTimerCreateTimerTask+0x90>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d001      	beq.n	8006f82 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006f7e:	2301      	movs	r3, #1
 8006f80:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006f82:	697b      	ldr	r3, [r7, #20]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d10b      	bne.n	8006fa0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006f88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f8c:	f383 8811 	msr	BASEPRI, r3
 8006f90:	f3bf 8f6f 	isb	sy
 8006f94:	f3bf 8f4f 	dsb	sy
 8006f98:	613b      	str	r3, [r7, #16]
}
 8006f9a:	bf00      	nop
 8006f9c:	bf00      	nop
 8006f9e:	e7fd      	b.n	8006f9c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006fa0:	697b      	ldr	r3, [r7, #20]
}
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	3718      	adds	r7, #24
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	bd80      	pop	{r7, pc}
 8006faa:	bf00      	nop
 8006fac:	20001344 	.word	0x20001344
 8006fb0:	08008ac0 	.word	0x08008ac0
 8006fb4:	080070f5 	.word	0x080070f5
 8006fb8:	20001348 	.word	0x20001348

08006fbc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b08a      	sub	sp, #40	@ 0x28
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	60f8      	str	r0, [r7, #12]
 8006fc4:	60b9      	str	r1, [r7, #8]
 8006fc6:	607a      	str	r2, [r7, #4]
 8006fc8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d10b      	bne.n	8006fec <xTimerGenericCommand+0x30>
	__asm volatile
 8006fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fd8:	f383 8811 	msr	BASEPRI, r3
 8006fdc:	f3bf 8f6f 	isb	sy
 8006fe0:	f3bf 8f4f 	dsb	sy
 8006fe4:	623b      	str	r3, [r7, #32]
}
 8006fe6:	bf00      	nop
 8006fe8:	bf00      	nop
 8006fea:	e7fd      	b.n	8006fe8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006fec:	4b19      	ldr	r3, [pc, #100]	@ (8007054 <xTimerGenericCommand+0x98>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d02a      	beq.n	800704a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006ff4:	68bb      	ldr	r3, [r7, #8]
 8006ff6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	2b05      	cmp	r3, #5
 8007004:	dc18      	bgt.n	8007038 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007006:	f7ff fdad 	bl	8006b64 <xTaskGetSchedulerState>
 800700a:	4603      	mov	r3, r0
 800700c:	2b02      	cmp	r3, #2
 800700e:	d109      	bne.n	8007024 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007010:	4b10      	ldr	r3, [pc, #64]	@ (8007054 <xTimerGenericCommand+0x98>)
 8007012:	6818      	ldr	r0, [r3, #0]
 8007014:	f107 0110 	add.w	r1, r7, #16
 8007018:	2300      	movs	r3, #0
 800701a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800701c:	f7fe f934 	bl	8005288 <xQueueGenericSend>
 8007020:	6278      	str	r0, [r7, #36]	@ 0x24
 8007022:	e012      	b.n	800704a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007024:	4b0b      	ldr	r3, [pc, #44]	@ (8007054 <xTimerGenericCommand+0x98>)
 8007026:	6818      	ldr	r0, [r3, #0]
 8007028:	f107 0110 	add.w	r1, r7, #16
 800702c:	2300      	movs	r3, #0
 800702e:	2200      	movs	r2, #0
 8007030:	f7fe f92a 	bl	8005288 <xQueueGenericSend>
 8007034:	6278      	str	r0, [r7, #36]	@ 0x24
 8007036:	e008      	b.n	800704a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007038:	4b06      	ldr	r3, [pc, #24]	@ (8007054 <xTimerGenericCommand+0x98>)
 800703a:	6818      	ldr	r0, [r3, #0]
 800703c:	f107 0110 	add.w	r1, r7, #16
 8007040:	2300      	movs	r3, #0
 8007042:	683a      	ldr	r2, [r7, #0]
 8007044:	f7fe fa22 	bl	800548c <xQueueGenericSendFromISR>
 8007048:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800704a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800704c:	4618      	mov	r0, r3
 800704e:	3728      	adds	r7, #40	@ 0x28
 8007050:	46bd      	mov	sp, r7
 8007052:	bd80      	pop	{r7, pc}
 8007054:	20001344 	.word	0x20001344

08007058 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b088      	sub	sp, #32
 800705c:	af02      	add	r7, sp, #8
 800705e:	6078      	str	r0, [r7, #4]
 8007060:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007062:	4b23      	ldr	r3, [pc, #140]	@ (80070f0 <prvProcessExpiredTimer+0x98>)
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	68db      	ldr	r3, [r3, #12]
 8007068:	68db      	ldr	r3, [r3, #12]
 800706a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800706c:	697b      	ldr	r3, [r7, #20]
 800706e:	3304      	adds	r3, #4
 8007070:	4618      	mov	r0, r3
 8007072:	f7fd ff99 	bl	8004fa8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007076:	697b      	ldr	r3, [r7, #20]
 8007078:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800707c:	f003 0304 	and.w	r3, r3, #4
 8007080:	2b00      	cmp	r3, #0
 8007082:	d023      	beq.n	80070cc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007084:	697b      	ldr	r3, [r7, #20]
 8007086:	699a      	ldr	r2, [r3, #24]
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	18d1      	adds	r1, r2, r3
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	683a      	ldr	r2, [r7, #0]
 8007090:	6978      	ldr	r0, [r7, #20]
 8007092:	f000 f8d3 	bl	800723c <prvInsertTimerInActiveList>
 8007096:	4603      	mov	r3, r0
 8007098:	2b00      	cmp	r3, #0
 800709a:	d020      	beq.n	80070de <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800709c:	2300      	movs	r3, #0
 800709e:	9300      	str	r3, [sp, #0]
 80070a0:	2300      	movs	r3, #0
 80070a2:	687a      	ldr	r2, [r7, #4]
 80070a4:	2100      	movs	r1, #0
 80070a6:	6978      	ldr	r0, [r7, #20]
 80070a8:	f7ff ff88 	bl	8006fbc <xTimerGenericCommand>
 80070ac:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80070ae:	693b      	ldr	r3, [r7, #16]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d114      	bne.n	80070de <prvProcessExpiredTimer+0x86>
	__asm volatile
 80070b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070b8:	f383 8811 	msr	BASEPRI, r3
 80070bc:	f3bf 8f6f 	isb	sy
 80070c0:	f3bf 8f4f 	dsb	sy
 80070c4:	60fb      	str	r3, [r7, #12]
}
 80070c6:	bf00      	nop
 80070c8:	bf00      	nop
 80070ca:	e7fd      	b.n	80070c8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80070cc:	697b      	ldr	r3, [r7, #20]
 80070ce:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80070d2:	f023 0301 	bic.w	r3, r3, #1
 80070d6:	b2da      	uxtb	r2, r3
 80070d8:	697b      	ldr	r3, [r7, #20]
 80070da:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80070de:	697b      	ldr	r3, [r7, #20]
 80070e0:	6a1b      	ldr	r3, [r3, #32]
 80070e2:	6978      	ldr	r0, [r7, #20]
 80070e4:	4798      	blx	r3
}
 80070e6:	bf00      	nop
 80070e8:	3718      	adds	r7, #24
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}
 80070ee:	bf00      	nop
 80070f0:	2000133c 	.word	0x2000133c

080070f4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b084      	sub	sp, #16
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80070fc:	f107 0308 	add.w	r3, r7, #8
 8007100:	4618      	mov	r0, r3
 8007102:	f000 f859 	bl	80071b8 <prvGetNextExpireTime>
 8007106:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007108:	68bb      	ldr	r3, [r7, #8]
 800710a:	4619      	mov	r1, r3
 800710c:	68f8      	ldr	r0, [r7, #12]
 800710e:	f000 f805 	bl	800711c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007112:	f000 f8d5 	bl	80072c0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007116:	bf00      	nop
 8007118:	e7f0      	b.n	80070fc <prvTimerTask+0x8>
	...

0800711c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b084      	sub	sp, #16
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
 8007124:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007126:	f7ff f92d 	bl	8006384 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800712a:	f107 0308 	add.w	r3, r7, #8
 800712e:	4618      	mov	r0, r3
 8007130:	f000 f864 	bl	80071fc <prvSampleTimeNow>
 8007134:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	2b00      	cmp	r3, #0
 800713a:	d130      	bne.n	800719e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d10a      	bne.n	8007158 <prvProcessTimerOrBlockTask+0x3c>
 8007142:	687a      	ldr	r2, [r7, #4]
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	429a      	cmp	r2, r3
 8007148:	d806      	bhi.n	8007158 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800714a:	f7ff f929 	bl	80063a0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800714e:	68f9      	ldr	r1, [r7, #12]
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	f7ff ff81 	bl	8007058 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007156:	e024      	b.n	80071a2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d008      	beq.n	8007170 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800715e:	4b13      	ldr	r3, [pc, #76]	@ (80071ac <prvProcessTimerOrBlockTask+0x90>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d101      	bne.n	800716c <prvProcessTimerOrBlockTask+0x50>
 8007168:	2301      	movs	r3, #1
 800716a:	e000      	b.n	800716e <prvProcessTimerOrBlockTask+0x52>
 800716c:	2300      	movs	r3, #0
 800716e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007170:	4b0f      	ldr	r3, [pc, #60]	@ (80071b0 <prvProcessTimerOrBlockTask+0x94>)
 8007172:	6818      	ldr	r0, [r3, #0]
 8007174:	687a      	ldr	r2, [r7, #4]
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	1ad3      	subs	r3, r2, r3
 800717a:	683a      	ldr	r2, [r7, #0]
 800717c:	4619      	mov	r1, r3
 800717e:	f7fe fdf5 	bl	8005d6c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007182:	f7ff f90d 	bl	80063a0 <xTaskResumeAll>
 8007186:	4603      	mov	r3, r0
 8007188:	2b00      	cmp	r3, #0
 800718a:	d10a      	bne.n	80071a2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800718c:	4b09      	ldr	r3, [pc, #36]	@ (80071b4 <prvProcessTimerOrBlockTask+0x98>)
 800718e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007192:	601a      	str	r2, [r3, #0]
 8007194:	f3bf 8f4f 	dsb	sy
 8007198:	f3bf 8f6f 	isb	sy
}
 800719c:	e001      	b.n	80071a2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800719e:	f7ff f8ff 	bl	80063a0 <xTaskResumeAll>
}
 80071a2:	bf00      	nop
 80071a4:	3710      	adds	r7, #16
 80071a6:	46bd      	mov	sp, r7
 80071a8:	bd80      	pop	{r7, pc}
 80071aa:	bf00      	nop
 80071ac:	20001340 	.word	0x20001340
 80071b0:	20001344 	.word	0x20001344
 80071b4:	e000ed04 	.word	0xe000ed04

080071b8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80071b8:	b480      	push	{r7}
 80071ba:	b085      	sub	sp, #20
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80071c0:	4b0d      	ldr	r3, [pc, #52]	@ (80071f8 <prvGetNextExpireTime+0x40>)
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d101      	bne.n	80071ce <prvGetNextExpireTime+0x16>
 80071ca:	2201      	movs	r2, #1
 80071cc:	e000      	b.n	80071d0 <prvGetNextExpireTime+0x18>
 80071ce:	2200      	movs	r2, #0
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d105      	bne.n	80071e8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80071dc:	4b06      	ldr	r3, [pc, #24]	@ (80071f8 <prvGetNextExpireTime+0x40>)
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	68db      	ldr	r3, [r3, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	60fb      	str	r3, [r7, #12]
 80071e6:	e001      	b.n	80071ec <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80071e8:	2300      	movs	r3, #0
 80071ea:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80071ec:	68fb      	ldr	r3, [r7, #12]
}
 80071ee:	4618      	mov	r0, r3
 80071f0:	3714      	adds	r7, #20
 80071f2:	46bd      	mov	sp, r7
 80071f4:	bc80      	pop	{r7}
 80071f6:	4770      	bx	lr
 80071f8:	2000133c 	.word	0x2000133c

080071fc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	b084      	sub	sp, #16
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007204:	f7ff f96a 	bl	80064dc <xTaskGetTickCount>
 8007208:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800720a:	4b0b      	ldr	r3, [pc, #44]	@ (8007238 <prvSampleTimeNow+0x3c>)
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	68fa      	ldr	r2, [r7, #12]
 8007210:	429a      	cmp	r2, r3
 8007212:	d205      	bcs.n	8007220 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007214:	f000 f93a 	bl	800748c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2201      	movs	r2, #1
 800721c:	601a      	str	r2, [r3, #0]
 800721e:	e002      	b.n	8007226 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2200      	movs	r2, #0
 8007224:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007226:	4a04      	ldr	r2, [pc, #16]	@ (8007238 <prvSampleTimeNow+0x3c>)
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800722c:	68fb      	ldr	r3, [r7, #12]
}
 800722e:	4618      	mov	r0, r3
 8007230:	3710      	adds	r7, #16
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}
 8007236:	bf00      	nop
 8007238:	2000134c 	.word	0x2000134c

0800723c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800723c:	b580      	push	{r7, lr}
 800723e:	b086      	sub	sp, #24
 8007240:	af00      	add	r7, sp, #0
 8007242:	60f8      	str	r0, [r7, #12]
 8007244:	60b9      	str	r1, [r7, #8]
 8007246:	607a      	str	r2, [r7, #4]
 8007248:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800724a:	2300      	movs	r3, #0
 800724c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	68ba      	ldr	r2, [r7, #8]
 8007252:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	68fa      	ldr	r2, [r7, #12]
 8007258:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800725a:	68ba      	ldr	r2, [r7, #8]
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	429a      	cmp	r2, r3
 8007260:	d812      	bhi.n	8007288 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007262:	687a      	ldr	r2, [r7, #4]
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	1ad2      	subs	r2, r2, r3
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	699b      	ldr	r3, [r3, #24]
 800726c:	429a      	cmp	r2, r3
 800726e:	d302      	bcc.n	8007276 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007270:	2301      	movs	r3, #1
 8007272:	617b      	str	r3, [r7, #20]
 8007274:	e01b      	b.n	80072ae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007276:	4b10      	ldr	r3, [pc, #64]	@ (80072b8 <prvInsertTimerInActiveList+0x7c>)
 8007278:	681a      	ldr	r2, [r3, #0]
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	3304      	adds	r3, #4
 800727e:	4619      	mov	r1, r3
 8007280:	4610      	mov	r0, r2
 8007282:	f7fd fe59 	bl	8004f38 <vListInsert>
 8007286:	e012      	b.n	80072ae <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007288:	687a      	ldr	r2, [r7, #4]
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	429a      	cmp	r2, r3
 800728e:	d206      	bcs.n	800729e <prvInsertTimerInActiveList+0x62>
 8007290:	68ba      	ldr	r2, [r7, #8]
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	429a      	cmp	r2, r3
 8007296:	d302      	bcc.n	800729e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007298:	2301      	movs	r3, #1
 800729a:	617b      	str	r3, [r7, #20]
 800729c:	e007      	b.n	80072ae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800729e:	4b07      	ldr	r3, [pc, #28]	@ (80072bc <prvInsertTimerInActiveList+0x80>)
 80072a0:	681a      	ldr	r2, [r3, #0]
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	3304      	adds	r3, #4
 80072a6:	4619      	mov	r1, r3
 80072a8:	4610      	mov	r0, r2
 80072aa:	f7fd fe45 	bl	8004f38 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80072ae:	697b      	ldr	r3, [r7, #20]
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	3718      	adds	r7, #24
 80072b4:	46bd      	mov	sp, r7
 80072b6:	bd80      	pop	{r7, pc}
 80072b8:	20001340 	.word	0x20001340
 80072bc:	2000133c 	.word	0x2000133c

080072c0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b08e      	sub	sp, #56	@ 0x38
 80072c4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80072c6:	e0ce      	b.n	8007466 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	da19      	bge.n	8007302 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80072ce:	1d3b      	adds	r3, r7, #4
 80072d0:	3304      	adds	r3, #4
 80072d2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80072d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d10b      	bne.n	80072f2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80072da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072de:	f383 8811 	msr	BASEPRI, r3
 80072e2:	f3bf 8f6f 	isb	sy
 80072e6:	f3bf 8f4f 	dsb	sy
 80072ea:	61fb      	str	r3, [r7, #28]
}
 80072ec:	bf00      	nop
 80072ee:	bf00      	nop
 80072f0:	e7fd      	b.n	80072ee <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80072f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80072f8:	6850      	ldr	r0, [r2, #4]
 80072fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80072fc:	6892      	ldr	r2, [r2, #8]
 80072fe:	4611      	mov	r1, r2
 8007300:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2b00      	cmp	r3, #0
 8007306:	f2c0 80ae 	blt.w	8007466 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800730e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007310:	695b      	ldr	r3, [r3, #20]
 8007312:	2b00      	cmp	r3, #0
 8007314:	d004      	beq.n	8007320 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007316:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007318:	3304      	adds	r3, #4
 800731a:	4618      	mov	r0, r3
 800731c:	f7fd fe44 	bl	8004fa8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007320:	463b      	mov	r3, r7
 8007322:	4618      	mov	r0, r3
 8007324:	f7ff ff6a 	bl	80071fc <prvSampleTimeNow>
 8007328:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2b09      	cmp	r3, #9
 800732e:	f200 8097 	bhi.w	8007460 <prvProcessReceivedCommands+0x1a0>
 8007332:	a201      	add	r2, pc, #4	@ (adr r2, 8007338 <prvProcessReceivedCommands+0x78>)
 8007334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007338:	08007361 	.word	0x08007361
 800733c:	08007361 	.word	0x08007361
 8007340:	08007361 	.word	0x08007361
 8007344:	080073d7 	.word	0x080073d7
 8007348:	080073eb 	.word	0x080073eb
 800734c:	08007437 	.word	0x08007437
 8007350:	08007361 	.word	0x08007361
 8007354:	08007361 	.word	0x08007361
 8007358:	080073d7 	.word	0x080073d7
 800735c:	080073eb 	.word	0x080073eb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007362:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007366:	f043 0301 	orr.w	r3, r3, #1
 800736a:	b2da      	uxtb	r2, r3
 800736c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800736e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007372:	68ba      	ldr	r2, [r7, #8]
 8007374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007376:	699b      	ldr	r3, [r3, #24]
 8007378:	18d1      	adds	r1, r2, r3
 800737a:	68bb      	ldr	r3, [r7, #8]
 800737c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800737e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007380:	f7ff ff5c 	bl	800723c <prvInsertTimerInActiveList>
 8007384:	4603      	mov	r3, r0
 8007386:	2b00      	cmp	r3, #0
 8007388:	d06c      	beq.n	8007464 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800738a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800738c:	6a1b      	ldr	r3, [r3, #32]
 800738e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007390:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007394:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007398:	f003 0304 	and.w	r3, r3, #4
 800739c:	2b00      	cmp	r3, #0
 800739e:	d061      	beq.n	8007464 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80073a0:	68ba      	ldr	r2, [r7, #8]
 80073a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073a4:	699b      	ldr	r3, [r3, #24]
 80073a6:	441a      	add	r2, r3
 80073a8:	2300      	movs	r3, #0
 80073aa:	9300      	str	r3, [sp, #0]
 80073ac:	2300      	movs	r3, #0
 80073ae:	2100      	movs	r1, #0
 80073b0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80073b2:	f7ff fe03 	bl	8006fbc <xTimerGenericCommand>
 80073b6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80073b8:	6a3b      	ldr	r3, [r7, #32]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d152      	bne.n	8007464 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80073be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073c2:	f383 8811 	msr	BASEPRI, r3
 80073c6:	f3bf 8f6f 	isb	sy
 80073ca:	f3bf 8f4f 	dsb	sy
 80073ce:	61bb      	str	r3, [r7, #24]
}
 80073d0:	bf00      	nop
 80073d2:	bf00      	nop
 80073d4:	e7fd      	b.n	80073d2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80073d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80073dc:	f023 0301 	bic.w	r3, r3, #1
 80073e0:	b2da      	uxtb	r2, r3
 80073e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073e4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80073e8:	e03d      	b.n	8007466 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80073ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80073f0:	f043 0301 	orr.w	r3, r3, #1
 80073f4:	b2da      	uxtb	r2, r3
 80073f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073f8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80073fc:	68ba      	ldr	r2, [r7, #8]
 80073fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007400:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007404:	699b      	ldr	r3, [r3, #24]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d10b      	bne.n	8007422 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800740a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800740e:	f383 8811 	msr	BASEPRI, r3
 8007412:	f3bf 8f6f 	isb	sy
 8007416:	f3bf 8f4f 	dsb	sy
 800741a:	617b      	str	r3, [r7, #20]
}
 800741c:	bf00      	nop
 800741e:	bf00      	nop
 8007420:	e7fd      	b.n	800741e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007424:	699a      	ldr	r2, [r3, #24]
 8007426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007428:	18d1      	adds	r1, r2, r3
 800742a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800742c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800742e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007430:	f7ff ff04 	bl	800723c <prvInsertTimerInActiveList>
					break;
 8007434:	e017      	b.n	8007466 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007436:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007438:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800743c:	f003 0302 	and.w	r3, r3, #2
 8007440:	2b00      	cmp	r3, #0
 8007442:	d103      	bne.n	800744c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007444:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007446:	f000 fb89 	bl	8007b5c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800744a:	e00c      	b.n	8007466 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800744c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800744e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007452:	f023 0301 	bic.w	r3, r3, #1
 8007456:	b2da      	uxtb	r2, r3
 8007458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800745a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800745e:	e002      	b.n	8007466 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007460:	bf00      	nop
 8007462:	e000      	b.n	8007466 <prvProcessReceivedCommands+0x1a6>
					break;
 8007464:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007466:	4b08      	ldr	r3, [pc, #32]	@ (8007488 <prvProcessReceivedCommands+0x1c8>)
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	1d39      	adds	r1, r7, #4
 800746c:	2200      	movs	r2, #0
 800746e:	4618      	mov	r0, r3
 8007470:	f7fe f93a 	bl	80056e8 <xQueueReceive>
 8007474:	4603      	mov	r3, r0
 8007476:	2b00      	cmp	r3, #0
 8007478:	f47f af26 	bne.w	80072c8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800747c:	bf00      	nop
 800747e:	bf00      	nop
 8007480:	3730      	adds	r7, #48	@ 0x30
 8007482:	46bd      	mov	sp, r7
 8007484:	bd80      	pop	{r7, pc}
 8007486:	bf00      	nop
 8007488:	20001344 	.word	0x20001344

0800748c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b088      	sub	sp, #32
 8007490:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007492:	e049      	b.n	8007528 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007494:	4b2e      	ldr	r3, [pc, #184]	@ (8007550 <prvSwitchTimerLists+0xc4>)
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	68db      	ldr	r3, [r3, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800749e:	4b2c      	ldr	r3, [pc, #176]	@ (8007550 <prvSwitchTimerLists+0xc4>)
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	68db      	ldr	r3, [r3, #12]
 80074a4:	68db      	ldr	r3, [r3, #12]
 80074a6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	3304      	adds	r3, #4
 80074ac:	4618      	mov	r0, r3
 80074ae:	f7fd fd7b 	bl	8004fa8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	6a1b      	ldr	r3, [r3, #32]
 80074b6:	68f8      	ldr	r0, [r7, #12]
 80074b8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80074c0:	f003 0304 	and.w	r3, r3, #4
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d02f      	beq.n	8007528 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	699b      	ldr	r3, [r3, #24]
 80074cc:	693a      	ldr	r2, [r7, #16]
 80074ce:	4413      	add	r3, r2
 80074d0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80074d2:	68ba      	ldr	r2, [r7, #8]
 80074d4:	693b      	ldr	r3, [r7, #16]
 80074d6:	429a      	cmp	r2, r3
 80074d8:	d90e      	bls.n	80074f8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	68ba      	ldr	r2, [r7, #8]
 80074de:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	68fa      	ldr	r2, [r7, #12]
 80074e4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80074e6:	4b1a      	ldr	r3, [pc, #104]	@ (8007550 <prvSwitchTimerLists+0xc4>)
 80074e8:	681a      	ldr	r2, [r3, #0]
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	3304      	adds	r3, #4
 80074ee:	4619      	mov	r1, r3
 80074f0:	4610      	mov	r0, r2
 80074f2:	f7fd fd21 	bl	8004f38 <vListInsert>
 80074f6:	e017      	b.n	8007528 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80074f8:	2300      	movs	r3, #0
 80074fa:	9300      	str	r3, [sp, #0]
 80074fc:	2300      	movs	r3, #0
 80074fe:	693a      	ldr	r2, [r7, #16]
 8007500:	2100      	movs	r1, #0
 8007502:	68f8      	ldr	r0, [r7, #12]
 8007504:	f7ff fd5a 	bl	8006fbc <xTimerGenericCommand>
 8007508:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d10b      	bne.n	8007528 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007510:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007514:	f383 8811 	msr	BASEPRI, r3
 8007518:	f3bf 8f6f 	isb	sy
 800751c:	f3bf 8f4f 	dsb	sy
 8007520:	603b      	str	r3, [r7, #0]
}
 8007522:	bf00      	nop
 8007524:	bf00      	nop
 8007526:	e7fd      	b.n	8007524 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007528:	4b09      	ldr	r3, [pc, #36]	@ (8007550 <prvSwitchTimerLists+0xc4>)
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	2b00      	cmp	r3, #0
 8007530:	d1b0      	bne.n	8007494 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007532:	4b07      	ldr	r3, [pc, #28]	@ (8007550 <prvSwitchTimerLists+0xc4>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007538:	4b06      	ldr	r3, [pc, #24]	@ (8007554 <prvSwitchTimerLists+0xc8>)
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	4a04      	ldr	r2, [pc, #16]	@ (8007550 <prvSwitchTimerLists+0xc4>)
 800753e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007540:	4a04      	ldr	r2, [pc, #16]	@ (8007554 <prvSwitchTimerLists+0xc8>)
 8007542:	697b      	ldr	r3, [r7, #20]
 8007544:	6013      	str	r3, [r2, #0]
}
 8007546:	bf00      	nop
 8007548:	3718      	adds	r7, #24
 800754a:	46bd      	mov	sp, r7
 800754c:	bd80      	pop	{r7, pc}
 800754e:	bf00      	nop
 8007550:	2000133c 	.word	0x2000133c
 8007554:	20001340 	.word	0x20001340

08007558 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b082      	sub	sp, #8
 800755c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800755e:	f000 f92d 	bl	80077bc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007562:	4b15      	ldr	r3, [pc, #84]	@ (80075b8 <prvCheckForValidListAndQueue+0x60>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d120      	bne.n	80075ac <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800756a:	4814      	ldr	r0, [pc, #80]	@ (80075bc <prvCheckForValidListAndQueue+0x64>)
 800756c:	f7fd fc96 	bl	8004e9c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007570:	4813      	ldr	r0, [pc, #76]	@ (80075c0 <prvCheckForValidListAndQueue+0x68>)
 8007572:	f7fd fc93 	bl	8004e9c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007576:	4b13      	ldr	r3, [pc, #76]	@ (80075c4 <prvCheckForValidListAndQueue+0x6c>)
 8007578:	4a10      	ldr	r2, [pc, #64]	@ (80075bc <prvCheckForValidListAndQueue+0x64>)
 800757a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800757c:	4b12      	ldr	r3, [pc, #72]	@ (80075c8 <prvCheckForValidListAndQueue+0x70>)
 800757e:	4a10      	ldr	r2, [pc, #64]	@ (80075c0 <prvCheckForValidListAndQueue+0x68>)
 8007580:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007582:	2300      	movs	r3, #0
 8007584:	9300      	str	r3, [sp, #0]
 8007586:	4b11      	ldr	r3, [pc, #68]	@ (80075cc <prvCheckForValidListAndQueue+0x74>)
 8007588:	4a11      	ldr	r2, [pc, #68]	@ (80075d0 <prvCheckForValidListAndQueue+0x78>)
 800758a:	2110      	movs	r1, #16
 800758c:	200a      	movs	r0, #10
 800758e:	f7fd fd9f 	bl	80050d0 <xQueueGenericCreateStatic>
 8007592:	4603      	mov	r3, r0
 8007594:	4a08      	ldr	r2, [pc, #32]	@ (80075b8 <prvCheckForValidListAndQueue+0x60>)
 8007596:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007598:	4b07      	ldr	r3, [pc, #28]	@ (80075b8 <prvCheckForValidListAndQueue+0x60>)
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d005      	beq.n	80075ac <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80075a0:	4b05      	ldr	r3, [pc, #20]	@ (80075b8 <prvCheckForValidListAndQueue+0x60>)
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	490b      	ldr	r1, [pc, #44]	@ (80075d4 <prvCheckForValidListAndQueue+0x7c>)
 80075a6:	4618      	mov	r0, r3
 80075a8:	f7fe fbb8 	bl	8005d1c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80075ac:	f000 f936 	bl	800781c <vPortExitCritical>
}
 80075b0:	bf00      	nop
 80075b2:	46bd      	mov	sp, r7
 80075b4:	bd80      	pop	{r7, pc}
 80075b6:	bf00      	nop
 80075b8:	20001344 	.word	0x20001344
 80075bc:	20001314 	.word	0x20001314
 80075c0:	20001328 	.word	0x20001328
 80075c4:	2000133c 	.word	0x2000133c
 80075c8:	20001340 	.word	0x20001340
 80075cc:	200013f0 	.word	0x200013f0
 80075d0:	20001350 	.word	0x20001350
 80075d4:	08008ac8 	.word	0x08008ac8

080075d8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80075d8:	b480      	push	{r7}
 80075da:	b085      	sub	sp, #20
 80075dc:	af00      	add	r7, sp, #0
 80075de:	60f8      	str	r0, [r7, #12]
 80075e0:	60b9      	str	r1, [r7, #8]
 80075e2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	3b04      	subs	r3, #4
 80075e8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80075f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	3b04      	subs	r3, #4
 80075f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80075f8:	68bb      	ldr	r3, [r7, #8]
 80075fa:	f023 0201 	bic.w	r2, r3, #1
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	3b04      	subs	r3, #4
 8007606:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007608:	4a08      	ldr	r2, [pc, #32]	@ (800762c <pxPortInitialiseStack+0x54>)
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	3b14      	subs	r3, #20
 8007612:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007614:	687a      	ldr	r2, [r7, #4]
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	3b20      	subs	r3, #32
 800761e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007620:	68fb      	ldr	r3, [r7, #12]
}
 8007622:	4618      	mov	r0, r3
 8007624:	3714      	adds	r7, #20
 8007626:	46bd      	mov	sp, r7
 8007628:	bc80      	pop	{r7}
 800762a:	4770      	bx	lr
 800762c:	08007631 	.word	0x08007631

08007630 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007630:	b480      	push	{r7}
 8007632:	b085      	sub	sp, #20
 8007634:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8007636:	2300      	movs	r3, #0
 8007638:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800763a:	4b12      	ldr	r3, [pc, #72]	@ (8007684 <prvTaskExitError+0x54>)
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007642:	d00b      	beq.n	800765c <prvTaskExitError+0x2c>
	__asm volatile
 8007644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007648:	f383 8811 	msr	BASEPRI, r3
 800764c:	f3bf 8f6f 	isb	sy
 8007650:	f3bf 8f4f 	dsb	sy
 8007654:	60fb      	str	r3, [r7, #12]
}
 8007656:	bf00      	nop
 8007658:	bf00      	nop
 800765a:	e7fd      	b.n	8007658 <prvTaskExitError+0x28>
	__asm volatile
 800765c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007660:	f383 8811 	msr	BASEPRI, r3
 8007664:	f3bf 8f6f 	isb	sy
 8007668:	f3bf 8f4f 	dsb	sy
 800766c:	60bb      	str	r3, [r7, #8]
}
 800766e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007670:	bf00      	nop
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d0fc      	beq.n	8007672 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007678:	bf00      	nop
 800767a:	bf00      	nop
 800767c:	3714      	adds	r7, #20
 800767e:	46bd      	mov	sp, r7
 8007680:	bc80      	pop	{r7}
 8007682:	4770      	bx	lr
 8007684:	20000014 	.word	0x20000014
	...

08007690 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007690:	4b07      	ldr	r3, [pc, #28]	@ (80076b0 <pxCurrentTCBConst2>)
 8007692:	6819      	ldr	r1, [r3, #0]
 8007694:	6808      	ldr	r0, [r1, #0]
 8007696:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800769a:	f380 8809 	msr	PSP, r0
 800769e:	f3bf 8f6f 	isb	sy
 80076a2:	f04f 0000 	mov.w	r0, #0
 80076a6:	f380 8811 	msr	BASEPRI, r0
 80076aa:	f04e 0e0d 	orr.w	lr, lr, #13
 80076ae:	4770      	bx	lr

080076b0 <pxCurrentTCBConst2>:
 80076b0:	20000e14 	.word	0x20000e14
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80076b4:	bf00      	nop
 80076b6:	bf00      	nop

080076b8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80076b8:	4806      	ldr	r0, [pc, #24]	@ (80076d4 <prvPortStartFirstTask+0x1c>)
 80076ba:	6800      	ldr	r0, [r0, #0]
 80076bc:	6800      	ldr	r0, [r0, #0]
 80076be:	f380 8808 	msr	MSP, r0
 80076c2:	b662      	cpsie	i
 80076c4:	b661      	cpsie	f
 80076c6:	f3bf 8f4f 	dsb	sy
 80076ca:	f3bf 8f6f 	isb	sy
 80076ce:	df00      	svc	0
 80076d0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80076d2:	bf00      	nop
 80076d4:	e000ed08 	.word	0xe000ed08

080076d8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b084      	sub	sp, #16
 80076dc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80076de:	4b32      	ldr	r3, [pc, #200]	@ (80077a8 <xPortStartScheduler+0xd0>)
 80076e0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	781b      	ldrb	r3, [r3, #0]
 80076e6:	b2db      	uxtb	r3, r3
 80076e8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	22ff      	movs	r2, #255	@ 0xff
 80076ee:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	781b      	ldrb	r3, [r3, #0]
 80076f4:	b2db      	uxtb	r3, r3
 80076f6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80076f8:	78fb      	ldrb	r3, [r7, #3]
 80076fa:	b2db      	uxtb	r3, r3
 80076fc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007700:	b2da      	uxtb	r2, r3
 8007702:	4b2a      	ldr	r3, [pc, #168]	@ (80077ac <xPortStartScheduler+0xd4>)
 8007704:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007706:	4b2a      	ldr	r3, [pc, #168]	@ (80077b0 <xPortStartScheduler+0xd8>)
 8007708:	2207      	movs	r2, #7
 800770a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800770c:	e009      	b.n	8007722 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800770e:	4b28      	ldr	r3, [pc, #160]	@ (80077b0 <xPortStartScheduler+0xd8>)
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	3b01      	subs	r3, #1
 8007714:	4a26      	ldr	r2, [pc, #152]	@ (80077b0 <xPortStartScheduler+0xd8>)
 8007716:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007718:	78fb      	ldrb	r3, [r7, #3]
 800771a:	b2db      	uxtb	r3, r3
 800771c:	005b      	lsls	r3, r3, #1
 800771e:	b2db      	uxtb	r3, r3
 8007720:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007722:	78fb      	ldrb	r3, [r7, #3]
 8007724:	b2db      	uxtb	r3, r3
 8007726:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800772a:	2b80      	cmp	r3, #128	@ 0x80
 800772c:	d0ef      	beq.n	800770e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800772e:	4b20      	ldr	r3, [pc, #128]	@ (80077b0 <xPortStartScheduler+0xd8>)
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f1c3 0307 	rsb	r3, r3, #7
 8007736:	2b04      	cmp	r3, #4
 8007738:	d00b      	beq.n	8007752 <xPortStartScheduler+0x7a>
	__asm volatile
 800773a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800773e:	f383 8811 	msr	BASEPRI, r3
 8007742:	f3bf 8f6f 	isb	sy
 8007746:	f3bf 8f4f 	dsb	sy
 800774a:	60bb      	str	r3, [r7, #8]
}
 800774c:	bf00      	nop
 800774e:	bf00      	nop
 8007750:	e7fd      	b.n	800774e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007752:	4b17      	ldr	r3, [pc, #92]	@ (80077b0 <xPortStartScheduler+0xd8>)
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	021b      	lsls	r3, r3, #8
 8007758:	4a15      	ldr	r2, [pc, #84]	@ (80077b0 <xPortStartScheduler+0xd8>)
 800775a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800775c:	4b14      	ldr	r3, [pc, #80]	@ (80077b0 <xPortStartScheduler+0xd8>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007764:	4a12      	ldr	r2, [pc, #72]	@ (80077b0 <xPortStartScheduler+0xd8>)
 8007766:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	b2da      	uxtb	r2, r3
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007770:	4b10      	ldr	r3, [pc, #64]	@ (80077b4 <xPortStartScheduler+0xdc>)
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	4a0f      	ldr	r2, [pc, #60]	@ (80077b4 <xPortStartScheduler+0xdc>)
 8007776:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800777a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800777c:	4b0d      	ldr	r3, [pc, #52]	@ (80077b4 <xPortStartScheduler+0xdc>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	4a0c      	ldr	r2, [pc, #48]	@ (80077b4 <xPortStartScheduler+0xdc>)
 8007782:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007786:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007788:	f000 f8b8 	bl	80078fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800778c:	4b0a      	ldr	r3, [pc, #40]	@ (80077b8 <xPortStartScheduler+0xe0>)
 800778e:	2200      	movs	r2, #0
 8007790:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007792:	f7ff ff91 	bl	80076b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007796:	f7fe ff69 	bl	800666c <vTaskSwitchContext>
	prvTaskExitError();
 800779a:	f7ff ff49 	bl	8007630 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800779e:	2300      	movs	r3, #0
}
 80077a0:	4618      	mov	r0, r3
 80077a2:	3710      	adds	r7, #16
 80077a4:	46bd      	mov	sp, r7
 80077a6:	bd80      	pop	{r7, pc}
 80077a8:	e000e400 	.word	0xe000e400
 80077ac:	20001440 	.word	0x20001440
 80077b0:	20001444 	.word	0x20001444
 80077b4:	e000ed20 	.word	0xe000ed20
 80077b8:	20000014 	.word	0x20000014

080077bc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80077bc:	b480      	push	{r7}
 80077be:	b083      	sub	sp, #12
 80077c0:	af00      	add	r7, sp, #0
	__asm volatile
 80077c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077c6:	f383 8811 	msr	BASEPRI, r3
 80077ca:	f3bf 8f6f 	isb	sy
 80077ce:	f3bf 8f4f 	dsb	sy
 80077d2:	607b      	str	r3, [r7, #4]
}
 80077d4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80077d6:	4b0f      	ldr	r3, [pc, #60]	@ (8007814 <vPortEnterCritical+0x58>)
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	3301      	adds	r3, #1
 80077dc:	4a0d      	ldr	r2, [pc, #52]	@ (8007814 <vPortEnterCritical+0x58>)
 80077de:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80077e0:	4b0c      	ldr	r3, [pc, #48]	@ (8007814 <vPortEnterCritical+0x58>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	2b01      	cmp	r3, #1
 80077e6:	d110      	bne.n	800780a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80077e8:	4b0b      	ldr	r3, [pc, #44]	@ (8007818 <vPortEnterCritical+0x5c>)
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	b2db      	uxtb	r3, r3
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d00b      	beq.n	800780a <vPortEnterCritical+0x4e>
	__asm volatile
 80077f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077f6:	f383 8811 	msr	BASEPRI, r3
 80077fa:	f3bf 8f6f 	isb	sy
 80077fe:	f3bf 8f4f 	dsb	sy
 8007802:	603b      	str	r3, [r7, #0]
}
 8007804:	bf00      	nop
 8007806:	bf00      	nop
 8007808:	e7fd      	b.n	8007806 <vPortEnterCritical+0x4a>
	}
}
 800780a:	bf00      	nop
 800780c:	370c      	adds	r7, #12
 800780e:	46bd      	mov	sp, r7
 8007810:	bc80      	pop	{r7}
 8007812:	4770      	bx	lr
 8007814:	20000014 	.word	0x20000014
 8007818:	e000ed04 	.word	0xe000ed04

0800781c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800781c:	b480      	push	{r7}
 800781e:	b083      	sub	sp, #12
 8007820:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007822:	4b12      	ldr	r3, [pc, #72]	@ (800786c <vPortExitCritical+0x50>)
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d10b      	bne.n	8007842 <vPortExitCritical+0x26>
	__asm volatile
 800782a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800782e:	f383 8811 	msr	BASEPRI, r3
 8007832:	f3bf 8f6f 	isb	sy
 8007836:	f3bf 8f4f 	dsb	sy
 800783a:	607b      	str	r3, [r7, #4]
}
 800783c:	bf00      	nop
 800783e:	bf00      	nop
 8007840:	e7fd      	b.n	800783e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007842:	4b0a      	ldr	r3, [pc, #40]	@ (800786c <vPortExitCritical+0x50>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	3b01      	subs	r3, #1
 8007848:	4a08      	ldr	r2, [pc, #32]	@ (800786c <vPortExitCritical+0x50>)
 800784a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800784c:	4b07      	ldr	r3, [pc, #28]	@ (800786c <vPortExitCritical+0x50>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d105      	bne.n	8007860 <vPortExitCritical+0x44>
 8007854:	2300      	movs	r3, #0
 8007856:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	f383 8811 	msr	BASEPRI, r3
}
 800785e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007860:	bf00      	nop
 8007862:	370c      	adds	r7, #12
 8007864:	46bd      	mov	sp, r7
 8007866:	bc80      	pop	{r7}
 8007868:	4770      	bx	lr
 800786a:	bf00      	nop
 800786c:	20000014 	.word	0x20000014

08007870 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007870:	f3ef 8009 	mrs	r0, PSP
 8007874:	f3bf 8f6f 	isb	sy
 8007878:	4b0d      	ldr	r3, [pc, #52]	@ (80078b0 <pxCurrentTCBConst>)
 800787a:	681a      	ldr	r2, [r3, #0]
 800787c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007880:	6010      	str	r0, [r2, #0]
 8007882:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007886:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800788a:	f380 8811 	msr	BASEPRI, r0
 800788e:	f7fe feed 	bl	800666c <vTaskSwitchContext>
 8007892:	f04f 0000 	mov.w	r0, #0
 8007896:	f380 8811 	msr	BASEPRI, r0
 800789a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800789e:	6819      	ldr	r1, [r3, #0]
 80078a0:	6808      	ldr	r0, [r1, #0]
 80078a2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80078a6:	f380 8809 	msr	PSP, r0
 80078aa:	f3bf 8f6f 	isb	sy
 80078ae:	4770      	bx	lr

080078b0 <pxCurrentTCBConst>:
 80078b0:	20000e14 	.word	0x20000e14
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80078b4:	bf00      	nop
 80078b6:	bf00      	nop

080078b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b082      	sub	sp, #8
 80078bc:	af00      	add	r7, sp, #0
	__asm volatile
 80078be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078c2:	f383 8811 	msr	BASEPRI, r3
 80078c6:	f3bf 8f6f 	isb	sy
 80078ca:	f3bf 8f4f 	dsb	sy
 80078ce:	607b      	str	r3, [r7, #4]
}
 80078d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80078d2:	f7fe fe11 	bl	80064f8 <xTaskIncrementTick>
 80078d6:	4603      	mov	r3, r0
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d003      	beq.n	80078e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80078dc:	4b06      	ldr	r3, [pc, #24]	@ (80078f8 <xPortSysTickHandler+0x40>)
 80078de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078e2:	601a      	str	r2, [r3, #0]
 80078e4:	2300      	movs	r3, #0
 80078e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	f383 8811 	msr	BASEPRI, r3
}
 80078ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80078f0:	bf00      	nop
 80078f2:	3708      	adds	r7, #8
 80078f4:	46bd      	mov	sp, r7
 80078f6:	bd80      	pop	{r7, pc}
 80078f8:	e000ed04 	.word	0xe000ed04

080078fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80078fc:	b480      	push	{r7}
 80078fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007900:	4b0a      	ldr	r3, [pc, #40]	@ (800792c <vPortSetupTimerInterrupt+0x30>)
 8007902:	2200      	movs	r2, #0
 8007904:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007906:	4b0a      	ldr	r3, [pc, #40]	@ (8007930 <vPortSetupTimerInterrupt+0x34>)
 8007908:	2200      	movs	r2, #0
 800790a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800790c:	4b09      	ldr	r3, [pc, #36]	@ (8007934 <vPortSetupTimerInterrupt+0x38>)
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	4a09      	ldr	r2, [pc, #36]	@ (8007938 <vPortSetupTimerInterrupt+0x3c>)
 8007912:	fba2 2303 	umull	r2, r3, r2, r3
 8007916:	099b      	lsrs	r3, r3, #6
 8007918:	4a08      	ldr	r2, [pc, #32]	@ (800793c <vPortSetupTimerInterrupt+0x40>)
 800791a:	3b01      	subs	r3, #1
 800791c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800791e:	4b03      	ldr	r3, [pc, #12]	@ (800792c <vPortSetupTimerInterrupt+0x30>)
 8007920:	2207      	movs	r2, #7
 8007922:	601a      	str	r2, [r3, #0]
}
 8007924:	bf00      	nop
 8007926:	46bd      	mov	sp, r7
 8007928:	bc80      	pop	{r7}
 800792a:	4770      	bx	lr
 800792c:	e000e010 	.word	0xe000e010
 8007930:	e000e018 	.word	0xe000e018
 8007934:	20000008 	.word	0x20000008
 8007938:	10624dd3 	.word	0x10624dd3
 800793c:	e000e014 	.word	0xe000e014

08007940 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007940:	b480      	push	{r7}
 8007942:	b085      	sub	sp, #20
 8007944:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007946:	f3ef 8305 	mrs	r3, IPSR
 800794a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	2b0f      	cmp	r3, #15
 8007950:	d915      	bls.n	800797e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007952:	4a17      	ldr	r2, [pc, #92]	@ (80079b0 <vPortValidateInterruptPriority+0x70>)
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	4413      	add	r3, r2
 8007958:	781b      	ldrb	r3, [r3, #0]
 800795a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800795c:	4b15      	ldr	r3, [pc, #84]	@ (80079b4 <vPortValidateInterruptPriority+0x74>)
 800795e:	781b      	ldrb	r3, [r3, #0]
 8007960:	7afa      	ldrb	r2, [r7, #11]
 8007962:	429a      	cmp	r2, r3
 8007964:	d20b      	bcs.n	800797e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800796a:	f383 8811 	msr	BASEPRI, r3
 800796e:	f3bf 8f6f 	isb	sy
 8007972:	f3bf 8f4f 	dsb	sy
 8007976:	607b      	str	r3, [r7, #4]
}
 8007978:	bf00      	nop
 800797a:	bf00      	nop
 800797c:	e7fd      	b.n	800797a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800797e:	4b0e      	ldr	r3, [pc, #56]	@ (80079b8 <vPortValidateInterruptPriority+0x78>)
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007986:	4b0d      	ldr	r3, [pc, #52]	@ (80079bc <vPortValidateInterruptPriority+0x7c>)
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	429a      	cmp	r2, r3
 800798c:	d90b      	bls.n	80079a6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800798e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007992:	f383 8811 	msr	BASEPRI, r3
 8007996:	f3bf 8f6f 	isb	sy
 800799a:	f3bf 8f4f 	dsb	sy
 800799e:	603b      	str	r3, [r7, #0]
}
 80079a0:	bf00      	nop
 80079a2:	bf00      	nop
 80079a4:	e7fd      	b.n	80079a2 <vPortValidateInterruptPriority+0x62>
	}
 80079a6:	bf00      	nop
 80079a8:	3714      	adds	r7, #20
 80079aa:	46bd      	mov	sp, r7
 80079ac:	bc80      	pop	{r7}
 80079ae:	4770      	bx	lr
 80079b0:	e000e3f0 	.word	0xe000e3f0
 80079b4:	20001440 	.word	0x20001440
 80079b8:	e000ed0c 	.word	0xe000ed0c
 80079bc:	20001444 	.word	0x20001444

080079c0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b08a      	sub	sp, #40	@ 0x28
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80079c8:	2300      	movs	r3, #0
 80079ca:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80079cc:	f7fe fcda 	bl	8006384 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80079d0:	4b5c      	ldr	r3, [pc, #368]	@ (8007b44 <pvPortMalloc+0x184>)
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d101      	bne.n	80079dc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80079d8:	f000 f924 	bl	8007c24 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80079dc:	4b5a      	ldr	r3, [pc, #360]	@ (8007b48 <pvPortMalloc+0x188>)
 80079de:	681a      	ldr	r2, [r3, #0]
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	4013      	ands	r3, r2
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	f040 8095 	bne.w	8007b14 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d01e      	beq.n	8007a2e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80079f0:	2208      	movs	r2, #8
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	4413      	add	r3, r2
 80079f6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	f003 0307 	and.w	r3, r3, #7
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d015      	beq.n	8007a2e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	f023 0307 	bic.w	r3, r3, #7
 8007a08:	3308      	adds	r3, #8
 8007a0a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	f003 0307 	and.w	r3, r3, #7
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d00b      	beq.n	8007a2e <pvPortMalloc+0x6e>
	__asm volatile
 8007a16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a1a:	f383 8811 	msr	BASEPRI, r3
 8007a1e:	f3bf 8f6f 	isb	sy
 8007a22:	f3bf 8f4f 	dsb	sy
 8007a26:	617b      	str	r3, [r7, #20]
}
 8007a28:	bf00      	nop
 8007a2a:	bf00      	nop
 8007a2c:	e7fd      	b.n	8007a2a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d06f      	beq.n	8007b14 <pvPortMalloc+0x154>
 8007a34:	4b45      	ldr	r3, [pc, #276]	@ (8007b4c <pvPortMalloc+0x18c>)
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	687a      	ldr	r2, [r7, #4]
 8007a3a:	429a      	cmp	r2, r3
 8007a3c:	d86a      	bhi.n	8007b14 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007a3e:	4b44      	ldr	r3, [pc, #272]	@ (8007b50 <pvPortMalloc+0x190>)
 8007a40:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007a42:	4b43      	ldr	r3, [pc, #268]	@ (8007b50 <pvPortMalloc+0x190>)
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007a48:	e004      	b.n	8007a54 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a4c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a56:	685b      	ldr	r3, [r3, #4]
 8007a58:	687a      	ldr	r2, [r7, #4]
 8007a5a:	429a      	cmp	r2, r3
 8007a5c:	d903      	bls.n	8007a66 <pvPortMalloc+0xa6>
 8007a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d1f1      	bne.n	8007a4a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007a66:	4b37      	ldr	r3, [pc, #220]	@ (8007b44 <pvPortMalloc+0x184>)
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a6c:	429a      	cmp	r2, r3
 8007a6e:	d051      	beq.n	8007b14 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007a70:	6a3b      	ldr	r3, [r7, #32]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	2208      	movs	r2, #8
 8007a76:	4413      	add	r3, r2
 8007a78:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a7c:	681a      	ldr	r2, [r3, #0]
 8007a7e:	6a3b      	ldr	r3, [r7, #32]
 8007a80:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a84:	685a      	ldr	r2, [r3, #4]
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	1ad2      	subs	r2, r2, r3
 8007a8a:	2308      	movs	r3, #8
 8007a8c:	005b      	lsls	r3, r3, #1
 8007a8e:	429a      	cmp	r2, r3
 8007a90:	d920      	bls.n	8007ad4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007a92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	4413      	add	r3, r2
 8007a98:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007a9a:	69bb      	ldr	r3, [r7, #24]
 8007a9c:	f003 0307 	and.w	r3, r3, #7
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d00b      	beq.n	8007abc <pvPortMalloc+0xfc>
	__asm volatile
 8007aa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aa8:	f383 8811 	msr	BASEPRI, r3
 8007aac:	f3bf 8f6f 	isb	sy
 8007ab0:	f3bf 8f4f 	dsb	sy
 8007ab4:	613b      	str	r3, [r7, #16]
}
 8007ab6:	bf00      	nop
 8007ab8:	bf00      	nop
 8007aba:	e7fd      	b.n	8007ab8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007abe:	685a      	ldr	r2, [r3, #4]
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	1ad2      	subs	r2, r2, r3
 8007ac4:	69bb      	ldr	r3, [r7, #24]
 8007ac6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aca:	687a      	ldr	r2, [r7, #4]
 8007acc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007ace:	69b8      	ldr	r0, [r7, #24]
 8007ad0:	f000 f90a 	bl	8007ce8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007ad4:	4b1d      	ldr	r3, [pc, #116]	@ (8007b4c <pvPortMalloc+0x18c>)
 8007ad6:	681a      	ldr	r2, [r3, #0]
 8007ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ada:	685b      	ldr	r3, [r3, #4]
 8007adc:	1ad3      	subs	r3, r2, r3
 8007ade:	4a1b      	ldr	r2, [pc, #108]	@ (8007b4c <pvPortMalloc+0x18c>)
 8007ae0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007ae2:	4b1a      	ldr	r3, [pc, #104]	@ (8007b4c <pvPortMalloc+0x18c>)
 8007ae4:	681a      	ldr	r2, [r3, #0]
 8007ae6:	4b1b      	ldr	r3, [pc, #108]	@ (8007b54 <pvPortMalloc+0x194>)
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	429a      	cmp	r2, r3
 8007aec:	d203      	bcs.n	8007af6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007aee:	4b17      	ldr	r3, [pc, #92]	@ (8007b4c <pvPortMalloc+0x18c>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	4a18      	ldr	r2, [pc, #96]	@ (8007b54 <pvPortMalloc+0x194>)
 8007af4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007af8:	685a      	ldr	r2, [r3, #4]
 8007afa:	4b13      	ldr	r3, [pc, #76]	@ (8007b48 <pvPortMalloc+0x188>)
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	431a      	orrs	r2, r3
 8007b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b02:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b06:	2200      	movs	r2, #0
 8007b08:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007b0a:	4b13      	ldr	r3, [pc, #76]	@ (8007b58 <pvPortMalloc+0x198>)
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	3301      	adds	r3, #1
 8007b10:	4a11      	ldr	r2, [pc, #68]	@ (8007b58 <pvPortMalloc+0x198>)
 8007b12:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007b14:	f7fe fc44 	bl	80063a0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007b18:	69fb      	ldr	r3, [r7, #28]
 8007b1a:	f003 0307 	and.w	r3, r3, #7
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d00b      	beq.n	8007b3a <pvPortMalloc+0x17a>
	__asm volatile
 8007b22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b26:	f383 8811 	msr	BASEPRI, r3
 8007b2a:	f3bf 8f6f 	isb	sy
 8007b2e:	f3bf 8f4f 	dsb	sy
 8007b32:	60fb      	str	r3, [r7, #12]
}
 8007b34:	bf00      	nop
 8007b36:	bf00      	nop
 8007b38:	e7fd      	b.n	8007b36 <pvPortMalloc+0x176>
	return pvReturn;
 8007b3a:	69fb      	ldr	r3, [r7, #28]
}
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	3728      	adds	r7, #40	@ 0x28
 8007b40:	46bd      	mov	sp, r7
 8007b42:	bd80      	pop	{r7, pc}
 8007b44:	20002050 	.word	0x20002050
 8007b48:	20002064 	.word	0x20002064
 8007b4c:	20002054 	.word	0x20002054
 8007b50:	20002048 	.word	0x20002048
 8007b54:	20002058 	.word	0x20002058
 8007b58:	2000205c 	.word	0x2000205c

08007b5c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b086      	sub	sp, #24
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d04f      	beq.n	8007c0e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007b6e:	2308      	movs	r3, #8
 8007b70:	425b      	negs	r3, r3
 8007b72:	697a      	ldr	r2, [r7, #20]
 8007b74:	4413      	add	r3, r2
 8007b76:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007b78:	697b      	ldr	r3, [r7, #20]
 8007b7a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007b7c:	693b      	ldr	r3, [r7, #16]
 8007b7e:	685a      	ldr	r2, [r3, #4]
 8007b80:	4b25      	ldr	r3, [pc, #148]	@ (8007c18 <vPortFree+0xbc>)
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	4013      	ands	r3, r2
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d10b      	bne.n	8007ba2 <vPortFree+0x46>
	__asm volatile
 8007b8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b8e:	f383 8811 	msr	BASEPRI, r3
 8007b92:	f3bf 8f6f 	isb	sy
 8007b96:	f3bf 8f4f 	dsb	sy
 8007b9a:	60fb      	str	r3, [r7, #12]
}
 8007b9c:	bf00      	nop
 8007b9e:	bf00      	nop
 8007ba0:	e7fd      	b.n	8007b9e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007ba2:	693b      	ldr	r3, [r7, #16]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d00b      	beq.n	8007bc2 <vPortFree+0x66>
	__asm volatile
 8007baa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bae:	f383 8811 	msr	BASEPRI, r3
 8007bb2:	f3bf 8f6f 	isb	sy
 8007bb6:	f3bf 8f4f 	dsb	sy
 8007bba:	60bb      	str	r3, [r7, #8]
}
 8007bbc:	bf00      	nop
 8007bbe:	bf00      	nop
 8007bc0:	e7fd      	b.n	8007bbe <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007bc2:	693b      	ldr	r3, [r7, #16]
 8007bc4:	685a      	ldr	r2, [r3, #4]
 8007bc6:	4b14      	ldr	r3, [pc, #80]	@ (8007c18 <vPortFree+0xbc>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	4013      	ands	r3, r2
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d01e      	beq.n	8007c0e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007bd0:	693b      	ldr	r3, [r7, #16]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d11a      	bne.n	8007c0e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007bd8:	693b      	ldr	r3, [r7, #16]
 8007bda:	685a      	ldr	r2, [r3, #4]
 8007bdc:	4b0e      	ldr	r3, [pc, #56]	@ (8007c18 <vPortFree+0xbc>)
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	43db      	mvns	r3, r3
 8007be2:	401a      	ands	r2, r3
 8007be4:	693b      	ldr	r3, [r7, #16]
 8007be6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007be8:	f7fe fbcc 	bl	8006384 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007bec:	693b      	ldr	r3, [r7, #16]
 8007bee:	685a      	ldr	r2, [r3, #4]
 8007bf0:	4b0a      	ldr	r3, [pc, #40]	@ (8007c1c <vPortFree+0xc0>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4413      	add	r3, r2
 8007bf6:	4a09      	ldr	r2, [pc, #36]	@ (8007c1c <vPortFree+0xc0>)
 8007bf8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007bfa:	6938      	ldr	r0, [r7, #16]
 8007bfc:	f000 f874 	bl	8007ce8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007c00:	4b07      	ldr	r3, [pc, #28]	@ (8007c20 <vPortFree+0xc4>)
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	3301      	adds	r3, #1
 8007c06:	4a06      	ldr	r2, [pc, #24]	@ (8007c20 <vPortFree+0xc4>)
 8007c08:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007c0a:	f7fe fbc9 	bl	80063a0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007c0e:	bf00      	nop
 8007c10:	3718      	adds	r7, #24
 8007c12:	46bd      	mov	sp, r7
 8007c14:	bd80      	pop	{r7, pc}
 8007c16:	bf00      	nop
 8007c18:	20002064 	.word	0x20002064
 8007c1c:	20002054 	.word	0x20002054
 8007c20:	20002060 	.word	0x20002060

08007c24 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007c24:	b480      	push	{r7}
 8007c26:	b085      	sub	sp, #20
 8007c28:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007c2a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8007c2e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007c30:	4b27      	ldr	r3, [pc, #156]	@ (8007cd0 <prvHeapInit+0xac>)
 8007c32:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	f003 0307 	and.w	r3, r3, #7
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d00c      	beq.n	8007c58 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	3307      	adds	r3, #7
 8007c42:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	f023 0307 	bic.w	r3, r3, #7
 8007c4a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007c4c:	68ba      	ldr	r2, [r7, #8]
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	1ad3      	subs	r3, r2, r3
 8007c52:	4a1f      	ldr	r2, [pc, #124]	@ (8007cd0 <prvHeapInit+0xac>)
 8007c54:	4413      	add	r3, r2
 8007c56:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007c5c:	4a1d      	ldr	r2, [pc, #116]	@ (8007cd4 <prvHeapInit+0xb0>)
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007c62:	4b1c      	ldr	r3, [pc, #112]	@ (8007cd4 <prvHeapInit+0xb0>)
 8007c64:	2200      	movs	r2, #0
 8007c66:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	68ba      	ldr	r2, [r7, #8]
 8007c6c:	4413      	add	r3, r2
 8007c6e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007c70:	2208      	movs	r2, #8
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	1a9b      	subs	r3, r3, r2
 8007c76:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	f023 0307 	bic.w	r3, r3, #7
 8007c7e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	4a15      	ldr	r2, [pc, #84]	@ (8007cd8 <prvHeapInit+0xb4>)
 8007c84:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007c86:	4b14      	ldr	r3, [pc, #80]	@ (8007cd8 <prvHeapInit+0xb4>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007c8e:	4b12      	ldr	r3, [pc, #72]	@ (8007cd8 <prvHeapInit+0xb4>)
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	2200      	movs	r2, #0
 8007c94:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	68fa      	ldr	r2, [r7, #12]
 8007c9e:	1ad2      	subs	r2, r2, r3
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007ca4:	4b0c      	ldr	r3, [pc, #48]	@ (8007cd8 <prvHeapInit+0xb4>)
 8007ca6:	681a      	ldr	r2, [r3, #0]
 8007ca8:	683b      	ldr	r3, [r7, #0]
 8007caa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	685b      	ldr	r3, [r3, #4]
 8007cb0:	4a0a      	ldr	r2, [pc, #40]	@ (8007cdc <prvHeapInit+0xb8>)
 8007cb2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	685b      	ldr	r3, [r3, #4]
 8007cb8:	4a09      	ldr	r2, [pc, #36]	@ (8007ce0 <prvHeapInit+0xbc>)
 8007cba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007cbc:	4b09      	ldr	r3, [pc, #36]	@ (8007ce4 <prvHeapInit+0xc0>)
 8007cbe:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007cc2:	601a      	str	r2, [r3, #0]
}
 8007cc4:	bf00      	nop
 8007cc6:	3714      	adds	r7, #20
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	bc80      	pop	{r7}
 8007ccc:	4770      	bx	lr
 8007cce:	bf00      	nop
 8007cd0:	20001448 	.word	0x20001448
 8007cd4:	20002048 	.word	0x20002048
 8007cd8:	20002050 	.word	0x20002050
 8007cdc:	20002058 	.word	0x20002058
 8007ce0:	20002054 	.word	0x20002054
 8007ce4:	20002064 	.word	0x20002064

08007ce8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007ce8:	b480      	push	{r7}
 8007cea:	b085      	sub	sp, #20
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007cf0:	4b27      	ldr	r3, [pc, #156]	@ (8007d90 <prvInsertBlockIntoFreeList+0xa8>)
 8007cf2:	60fb      	str	r3, [r7, #12]
 8007cf4:	e002      	b.n	8007cfc <prvInsertBlockIntoFreeList+0x14>
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	60fb      	str	r3, [r7, #12]
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	687a      	ldr	r2, [r7, #4]
 8007d02:	429a      	cmp	r2, r3
 8007d04:	d8f7      	bhi.n	8007cf6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	685b      	ldr	r3, [r3, #4]
 8007d0e:	68ba      	ldr	r2, [r7, #8]
 8007d10:	4413      	add	r3, r2
 8007d12:	687a      	ldr	r2, [r7, #4]
 8007d14:	429a      	cmp	r2, r3
 8007d16:	d108      	bne.n	8007d2a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	685a      	ldr	r2, [r3, #4]
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	685b      	ldr	r3, [r3, #4]
 8007d20:	441a      	add	r2, r3
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	685b      	ldr	r3, [r3, #4]
 8007d32:	68ba      	ldr	r2, [r7, #8]
 8007d34:	441a      	add	r2, r3
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	429a      	cmp	r2, r3
 8007d3c:	d118      	bne.n	8007d70 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	681a      	ldr	r2, [r3, #0]
 8007d42:	4b14      	ldr	r3, [pc, #80]	@ (8007d94 <prvInsertBlockIntoFreeList+0xac>)
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	429a      	cmp	r2, r3
 8007d48:	d00d      	beq.n	8007d66 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	685a      	ldr	r2, [r3, #4]
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	685b      	ldr	r3, [r3, #4]
 8007d54:	441a      	add	r2, r3
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	681a      	ldr	r2, [r3, #0]
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	601a      	str	r2, [r3, #0]
 8007d64:	e008      	b.n	8007d78 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007d66:	4b0b      	ldr	r3, [pc, #44]	@ (8007d94 <prvInsertBlockIntoFreeList+0xac>)
 8007d68:	681a      	ldr	r2, [r3, #0]
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	601a      	str	r2, [r3, #0]
 8007d6e:	e003      	b.n	8007d78 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	681a      	ldr	r2, [r3, #0]
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007d78:	68fa      	ldr	r2, [r7, #12]
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	429a      	cmp	r2, r3
 8007d7e:	d002      	beq.n	8007d86 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	687a      	ldr	r2, [r7, #4]
 8007d84:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007d86:	bf00      	nop
 8007d88:	3714      	adds	r7, #20
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bc80      	pop	{r7}
 8007d8e:	4770      	bx	lr
 8007d90:	20002048 	.word	0x20002048
 8007d94:	20002050 	.word	0x20002050

08007d98 <_Znwj>:
 8007d98:	2801      	cmp	r0, #1
 8007d9a:	bf38      	it	cc
 8007d9c:	2001      	movcc	r0, #1
 8007d9e:	b510      	push	{r4, lr}
 8007da0:	4604      	mov	r4, r0
 8007da2:	4620      	mov	r0, r4
 8007da4:	f000 f81a 	bl	8007ddc <malloc>
 8007da8:	b100      	cbz	r0, 8007dac <_Znwj+0x14>
 8007daa:	bd10      	pop	{r4, pc}
 8007dac:	f000 f806 	bl	8007dbc <_ZSt15get_new_handlerv>
 8007db0:	b908      	cbnz	r0, 8007db6 <_Znwj+0x1e>
 8007db2:	f000 f80b 	bl	8007dcc <abort>
 8007db6:	4780      	blx	r0
 8007db8:	e7f3      	b.n	8007da2 <_Znwj+0xa>
	...

08007dbc <_ZSt15get_new_handlerv>:
 8007dbc:	4b02      	ldr	r3, [pc, #8]	@ (8007dc8 <_ZSt15get_new_handlerv+0xc>)
 8007dbe:	6818      	ldr	r0, [r3, #0]
 8007dc0:	f3bf 8f5b 	dmb	ish
 8007dc4:	4770      	bx	lr
 8007dc6:	bf00      	nop
 8007dc8:	20002068 	.word	0x20002068

08007dcc <abort>:
 8007dcc:	2006      	movs	r0, #6
 8007dce:	b508      	push	{r3, lr}
 8007dd0:	f000 f920 	bl	8008014 <raise>
 8007dd4:	2001      	movs	r0, #1
 8007dd6:	f7f9 fa4a 	bl	800126e <_exit>
	...

08007ddc <malloc>:
 8007ddc:	4b02      	ldr	r3, [pc, #8]	@ (8007de8 <malloc+0xc>)
 8007dde:	4601      	mov	r1, r0
 8007de0:	6818      	ldr	r0, [r3, #0]
 8007de2:	f000 b825 	b.w	8007e30 <_malloc_r>
 8007de6:	bf00      	nop
 8007de8:	20000018 	.word	0x20000018

08007dec <sbrk_aligned>:
 8007dec:	b570      	push	{r4, r5, r6, lr}
 8007dee:	4e0f      	ldr	r6, [pc, #60]	@ (8007e2c <sbrk_aligned+0x40>)
 8007df0:	460c      	mov	r4, r1
 8007df2:	6831      	ldr	r1, [r6, #0]
 8007df4:	4605      	mov	r5, r0
 8007df6:	b911      	cbnz	r1, 8007dfe <sbrk_aligned+0x12>
 8007df8:	f000 f986 	bl	8008108 <_sbrk_r>
 8007dfc:	6030      	str	r0, [r6, #0]
 8007dfe:	4621      	mov	r1, r4
 8007e00:	4628      	mov	r0, r5
 8007e02:	f000 f981 	bl	8008108 <_sbrk_r>
 8007e06:	1c43      	adds	r3, r0, #1
 8007e08:	d103      	bne.n	8007e12 <sbrk_aligned+0x26>
 8007e0a:	f04f 34ff 	mov.w	r4, #4294967295
 8007e0e:	4620      	mov	r0, r4
 8007e10:	bd70      	pop	{r4, r5, r6, pc}
 8007e12:	1cc4      	adds	r4, r0, #3
 8007e14:	f024 0403 	bic.w	r4, r4, #3
 8007e18:	42a0      	cmp	r0, r4
 8007e1a:	d0f8      	beq.n	8007e0e <sbrk_aligned+0x22>
 8007e1c:	1a21      	subs	r1, r4, r0
 8007e1e:	4628      	mov	r0, r5
 8007e20:	f000 f972 	bl	8008108 <_sbrk_r>
 8007e24:	3001      	adds	r0, #1
 8007e26:	d1f2      	bne.n	8007e0e <sbrk_aligned+0x22>
 8007e28:	e7ef      	b.n	8007e0a <sbrk_aligned+0x1e>
 8007e2a:	bf00      	nop
 8007e2c:	2000206c 	.word	0x2000206c

08007e30 <_malloc_r>:
 8007e30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e34:	1ccd      	adds	r5, r1, #3
 8007e36:	f025 0503 	bic.w	r5, r5, #3
 8007e3a:	3508      	adds	r5, #8
 8007e3c:	2d0c      	cmp	r5, #12
 8007e3e:	bf38      	it	cc
 8007e40:	250c      	movcc	r5, #12
 8007e42:	2d00      	cmp	r5, #0
 8007e44:	4606      	mov	r6, r0
 8007e46:	db01      	blt.n	8007e4c <_malloc_r+0x1c>
 8007e48:	42a9      	cmp	r1, r5
 8007e4a:	d904      	bls.n	8007e56 <_malloc_r+0x26>
 8007e4c:	230c      	movs	r3, #12
 8007e4e:	6033      	str	r3, [r6, #0]
 8007e50:	2000      	movs	r0, #0
 8007e52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007f2c <_malloc_r+0xfc>
 8007e5a:	f000 f869 	bl	8007f30 <__malloc_lock>
 8007e5e:	f8d8 3000 	ldr.w	r3, [r8]
 8007e62:	461c      	mov	r4, r3
 8007e64:	bb44      	cbnz	r4, 8007eb8 <_malloc_r+0x88>
 8007e66:	4629      	mov	r1, r5
 8007e68:	4630      	mov	r0, r6
 8007e6a:	f7ff ffbf 	bl	8007dec <sbrk_aligned>
 8007e6e:	1c43      	adds	r3, r0, #1
 8007e70:	4604      	mov	r4, r0
 8007e72:	d158      	bne.n	8007f26 <_malloc_r+0xf6>
 8007e74:	f8d8 4000 	ldr.w	r4, [r8]
 8007e78:	4627      	mov	r7, r4
 8007e7a:	2f00      	cmp	r7, #0
 8007e7c:	d143      	bne.n	8007f06 <_malloc_r+0xd6>
 8007e7e:	2c00      	cmp	r4, #0
 8007e80:	d04b      	beq.n	8007f1a <_malloc_r+0xea>
 8007e82:	6823      	ldr	r3, [r4, #0]
 8007e84:	4639      	mov	r1, r7
 8007e86:	4630      	mov	r0, r6
 8007e88:	eb04 0903 	add.w	r9, r4, r3
 8007e8c:	f000 f93c 	bl	8008108 <_sbrk_r>
 8007e90:	4581      	cmp	r9, r0
 8007e92:	d142      	bne.n	8007f1a <_malloc_r+0xea>
 8007e94:	6821      	ldr	r1, [r4, #0]
 8007e96:	4630      	mov	r0, r6
 8007e98:	1a6d      	subs	r5, r5, r1
 8007e9a:	4629      	mov	r1, r5
 8007e9c:	f7ff ffa6 	bl	8007dec <sbrk_aligned>
 8007ea0:	3001      	adds	r0, #1
 8007ea2:	d03a      	beq.n	8007f1a <_malloc_r+0xea>
 8007ea4:	6823      	ldr	r3, [r4, #0]
 8007ea6:	442b      	add	r3, r5
 8007ea8:	6023      	str	r3, [r4, #0]
 8007eaa:	f8d8 3000 	ldr.w	r3, [r8]
 8007eae:	685a      	ldr	r2, [r3, #4]
 8007eb0:	bb62      	cbnz	r2, 8007f0c <_malloc_r+0xdc>
 8007eb2:	f8c8 7000 	str.w	r7, [r8]
 8007eb6:	e00f      	b.n	8007ed8 <_malloc_r+0xa8>
 8007eb8:	6822      	ldr	r2, [r4, #0]
 8007eba:	1b52      	subs	r2, r2, r5
 8007ebc:	d420      	bmi.n	8007f00 <_malloc_r+0xd0>
 8007ebe:	2a0b      	cmp	r2, #11
 8007ec0:	d917      	bls.n	8007ef2 <_malloc_r+0xc2>
 8007ec2:	1961      	adds	r1, r4, r5
 8007ec4:	42a3      	cmp	r3, r4
 8007ec6:	6025      	str	r5, [r4, #0]
 8007ec8:	bf18      	it	ne
 8007eca:	6059      	strne	r1, [r3, #4]
 8007ecc:	6863      	ldr	r3, [r4, #4]
 8007ece:	bf08      	it	eq
 8007ed0:	f8c8 1000 	streq.w	r1, [r8]
 8007ed4:	5162      	str	r2, [r4, r5]
 8007ed6:	604b      	str	r3, [r1, #4]
 8007ed8:	4630      	mov	r0, r6
 8007eda:	f000 f82f 	bl	8007f3c <__malloc_unlock>
 8007ede:	f104 000b 	add.w	r0, r4, #11
 8007ee2:	1d23      	adds	r3, r4, #4
 8007ee4:	f020 0007 	bic.w	r0, r0, #7
 8007ee8:	1ac2      	subs	r2, r0, r3
 8007eea:	bf1c      	itt	ne
 8007eec:	1a1b      	subne	r3, r3, r0
 8007eee:	50a3      	strne	r3, [r4, r2]
 8007ef0:	e7af      	b.n	8007e52 <_malloc_r+0x22>
 8007ef2:	6862      	ldr	r2, [r4, #4]
 8007ef4:	42a3      	cmp	r3, r4
 8007ef6:	bf0c      	ite	eq
 8007ef8:	f8c8 2000 	streq.w	r2, [r8]
 8007efc:	605a      	strne	r2, [r3, #4]
 8007efe:	e7eb      	b.n	8007ed8 <_malloc_r+0xa8>
 8007f00:	4623      	mov	r3, r4
 8007f02:	6864      	ldr	r4, [r4, #4]
 8007f04:	e7ae      	b.n	8007e64 <_malloc_r+0x34>
 8007f06:	463c      	mov	r4, r7
 8007f08:	687f      	ldr	r7, [r7, #4]
 8007f0a:	e7b6      	b.n	8007e7a <_malloc_r+0x4a>
 8007f0c:	461a      	mov	r2, r3
 8007f0e:	685b      	ldr	r3, [r3, #4]
 8007f10:	42a3      	cmp	r3, r4
 8007f12:	d1fb      	bne.n	8007f0c <_malloc_r+0xdc>
 8007f14:	2300      	movs	r3, #0
 8007f16:	6053      	str	r3, [r2, #4]
 8007f18:	e7de      	b.n	8007ed8 <_malloc_r+0xa8>
 8007f1a:	230c      	movs	r3, #12
 8007f1c:	4630      	mov	r0, r6
 8007f1e:	6033      	str	r3, [r6, #0]
 8007f20:	f000 f80c 	bl	8007f3c <__malloc_unlock>
 8007f24:	e794      	b.n	8007e50 <_malloc_r+0x20>
 8007f26:	6005      	str	r5, [r0, #0]
 8007f28:	e7d6      	b.n	8007ed8 <_malloc_r+0xa8>
 8007f2a:	bf00      	nop
 8007f2c:	20002070 	.word	0x20002070

08007f30 <__malloc_lock>:
 8007f30:	4801      	ldr	r0, [pc, #4]	@ (8007f38 <__malloc_lock+0x8>)
 8007f32:	f000 b923 	b.w	800817c <__retarget_lock_acquire_recursive>
 8007f36:	bf00      	nop
 8007f38:	200021b0 	.word	0x200021b0

08007f3c <__malloc_unlock>:
 8007f3c:	4801      	ldr	r0, [pc, #4]	@ (8007f44 <__malloc_unlock+0x8>)
 8007f3e:	f000 b91e 	b.w	800817e <__retarget_lock_release_recursive>
 8007f42:	bf00      	nop
 8007f44:	200021b0 	.word	0x200021b0

08007f48 <sniprintf>:
 8007f48:	b40c      	push	{r2, r3}
 8007f4a:	b530      	push	{r4, r5, lr}
 8007f4c:	4b18      	ldr	r3, [pc, #96]	@ (8007fb0 <sniprintf+0x68>)
 8007f4e:	1e0c      	subs	r4, r1, #0
 8007f50:	681d      	ldr	r5, [r3, #0]
 8007f52:	b09d      	sub	sp, #116	@ 0x74
 8007f54:	da08      	bge.n	8007f68 <sniprintf+0x20>
 8007f56:	238b      	movs	r3, #139	@ 0x8b
 8007f58:	f04f 30ff 	mov.w	r0, #4294967295
 8007f5c:	602b      	str	r3, [r5, #0]
 8007f5e:	b01d      	add	sp, #116	@ 0x74
 8007f60:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007f64:	b002      	add	sp, #8
 8007f66:	4770      	bx	lr
 8007f68:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007f6c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007f70:	f04f 0300 	mov.w	r3, #0
 8007f74:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007f76:	bf0c      	ite	eq
 8007f78:	4623      	moveq	r3, r4
 8007f7a:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007f7e:	9304      	str	r3, [sp, #16]
 8007f80:	9307      	str	r3, [sp, #28]
 8007f82:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007f86:	9002      	str	r0, [sp, #8]
 8007f88:	9006      	str	r0, [sp, #24]
 8007f8a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007f8e:	4628      	mov	r0, r5
 8007f90:	ab21      	add	r3, sp, #132	@ 0x84
 8007f92:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007f94:	a902      	add	r1, sp, #8
 8007f96:	9301      	str	r3, [sp, #4]
 8007f98:	f000 f9a4 	bl	80082e4 <_svfiprintf_r>
 8007f9c:	1c43      	adds	r3, r0, #1
 8007f9e:	bfbc      	itt	lt
 8007fa0:	238b      	movlt	r3, #139	@ 0x8b
 8007fa2:	602b      	strlt	r3, [r5, #0]
 8007fa4:	2c00      	cmp	r4, #0
 8007fa6:	d0da      	beq.n	8007f5e <sniprintf+0x16>
 8007fa8:	2200      	movs	r2, #0
 8007faa:	9b02      	ldr	r3, [sp, #8]
 8007fac:	701a      	strb	r2, [r3, #0]
 8007fae:	e7d6      	b.n	8007f5e <sniprintf+0x16>
 8007fb0:	20000018 	.word	0x20000018

08007fb4 <memset>:
 8007fb4:	4603      	mov	r3, r0
 8007fb6:	4402      	add	r2, r0
 8007fb8:	4293      	cmp	r3, r2
 8007fba:	d100      	bne.n	8007fbe <memset+0xa>
 8007fbc:	4770      	bx	lr
 8007fbe:	f803 1b01 	strb.w	r1, [r3], #1
 8007fc2:	e7f9      	b.n	8007fb8 <memset+0x4>

08007fc4 <_raise_r>:
 8007fc4:	291f      	cmp	r1, #31
 8007fc6:	b538      	push	{r3, r4, r5, lr}
 8007fc8:	4605      	mov	r5, r0
 8007fca:	460c      	mov	r4, r1
 8007fcc:	d904      	bls.n	8007fd8 <_raise_r+0x14>
 8007fce:	2316      	movs	r3, #22
 8007fd0:	6003      	str	r3, [r0, #0]
 8007fd2:	f04f 30ff 	mov.w	r0, #4294967295
 8007fd6:	bd38      	pop	{r3, r4, r5, pc}
 8007fd8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007fda:	b112      	cbz	r2, 8007fe2 <_raise_r+0x1e>
 8007fdc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007fe0:	b94b      	cbnz	r3, 8007ff6 <_raise_r+0x32>
 8007fe2:	4628      	mov	r0, r5
 8007fe4:	f000 f88e 	bl	8008104 <_getpid_r>
 8007fe8:	4622      	mov	r2, r4
 8007fea:	4601      	mov	r1, r0
 8007fec:	4628      	mov	r0, r5
 8007fee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ff2:	f000 b875 	b.w	80080e0 <_kill_r>
 8007ff6:	2b01      	cmp	r3, #1
 8007ff8:	d00a      	beq.n	8008010 <_raise_r+0x4c>
 8007ffa:	1c59      	adds	r1, r3, #1
 8007ffc:	d103      	bne.n	8008006 <_raise_r+0x42>
 8007ffe:	2316      	movs	r3, #22
 8008000:	6003      	str	r3, [r0, #0]
 8008002:	2001      	movs	r0, #1
 8008004:	e7e7      	b.n	8007fd6 <_raise_r+0x12>
 8008006:	2100      	movs	r1, #0
 8008008:	4620      	mov	r0, r4
 800800a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800800e:	4798      	blx	r3
 8008010:	2000      	movs	r0, #0
 8008012:	e7e0      	b.n	8007fd6 <_raise_r+0x12>

08008014 <raise>:
 8008014:	4b02      	ldr	r3, [pc, #8]	@ (8008020 <raise+0xc>)
 8008016:	4601      	mov	r1, r0
 8008018:	6818      	ldr	r0, [r3, #0]
 800801a:	f7ff bfd3 	b.w	8007fc4 <_raise_r>
 800801e:	bf00      	nop
 8008020:	20000018 	.word	0x20000018

08008024 <_reclaim_reent>:
 8008024:	4b2d      	ldr	r3, [pc, #180]	@ (80080dc <_reclaim_reent+0xb8>)
 8008026:	b570      	push	{r4, r5, r6, lr}
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	4604      	mov	r4, r0
 800802c:	4283      	cmp	r3, r0
 800802e:	d053      	beq.n	80080d8 <_reclaim_reent+0xb4>
 8008030:	69c3      	ldr	r3, [r0, #28]
 8008032:	b31b      	cbz	r3, 800807c <_reclaim_reent+0x58>
 8008034:	68db      	ldr	r3, [r3, #12]
 8008036:	b163      	cbz	r3, 8008052 <_reclaim_reent+0x2e>
 8008038:	2500      	movs	r5, #0
 800803a:	69e3      	ldr	r3, [r4, #28]
 800803c:	68db      	ldr	r3, [r3, #12]
 800803e:	5959      	ldr	r1, [r3, r5]
 8008040:	b9b1      	cbnz	r1, 8008070 <_reclaim_reent+0x4c>
 8008042:	3504      	adds	r5, #4
 8008044:	2d80      	cmp	r5, #128	@ 0x80
 8008046:	d1f8      	bne.n	800803a <_reclaim_reent+0x16>
 8008048:	69e3      	ldr	r3, [r4, #28]
 800804a:	4620      	mov	r0, r4
 800804c:	68d9      	ldr	r1, [r3, #12]
 800804e:	f000 f8a5 	bl	800819c <_free_r>
 8008052:	69e3      	ldr	r3, [r4, #28]
 8008054:	6819      	ldr	r1, [r3, #0]
 8008056:	b111      	cbz	r1, 800805e <_reclaim_reent+0x3a>
 8008058:	4620      	mov	r0, r4
 800805a:	f000 f89f 	bl	800819c <_free_r>
 800805e:	69e3      	ldr	r3, [r4, #28]
 8008060:	689d      	ldr	r5, [r3, #8]
 8008062:	b15d      	cbz	r5, 800807c <_reclaim_reent+0x58>
 8008064:	4629      	mov	r1, r5
 8008066:	4620      	mov	r0, r4
 8008068:	682d      	ldr	r5, [r5, #0]
 800806a:	f000 f897 	bl	800819c <_free_r>
 800806e:	e7f8      	b.n	8008062 <_reclaim_reent+0x3e>
 8008070:	680e      	ldr	r6, [r1, #0]
 8008072:	4620      	mov	r0, r4
 8008074:	f000 f892 	bl	800819c <_free_r>
 8008078:	4631      	mov	r1, r6
 800807a:	e7e1      	b.n	8008040 <_reclaim_reent+0x1c>
 800807c:	6961      	ldr	r1, [r4, #20]
 800807e:	b111      	cbz	r1, 8008086 <_reclaim_reent+0x62>
 8008080:	4620      	mov	r0, r4
 8008082:	f000 f88b 	bl	800819c <_free_r>
 8008086:	69e1      	ldr	r1, [r4, #28]
 8008088:	b111      	cbz	r1, 8008090 <_reclaim_reent+0x6c>
 800808a:	4620      	mov	r0, r4
 800808c:	f000 f886 	bl	800819c <_free_r>
 8008090:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008092:	b111      	cbz	r1, 800809a <_reclaim_reent+0x76>
 8008094:	4620      	mov	r0, r4
 8008096:	f000 f881 	bl	800819c <_free_r>
 800809a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800809c:	b111      	cbz	r1, 80080a4 <_reclaim_reent+0x80>
 800809e:	4620      	mov	r0, r4
 80080a0:	f000 f87c 	bl	800819c <_free_r>
 80080a4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80080a6:	b111      	cbz	r1, 80080ae <_reclaim_reent+0x8a>
 80080a8:	4620      	mov	r0, r4
 80080aa:	f000 f877 	bl	800819c <_free_r>
 80080ae:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80080b0:	b111      	cbz	r1, 80080b8 <_reclaim_reent+0x94>
 80080b2:	4620      	mov	r0, r4
 80080b4:	f000 f872 	bl	800819c <_free_r>
 80080b8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80080ba:	b111      	cbz	r1, 80080c2 <_reclaim_reent+0x9e>
 80080bc:	4620      	mov	r0, r4
 80080be:	f000 f86d 	bl	800819c <_free_r>
 80080c2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80080c4:	b111      	cbz	r1, 80080cc <_reclaim_reent+0xa8>
 80080c6:	4620      	mov	r0, r4
 80080c8:	f000 f868 	bl	800819c <_free_r>
 80080cc:	6a23      	ldr	r3, [r4, #32]
 80080ce:	b11b      	cbz	r3, 80080d8 <_reclaim_reent+0xb4>
 80080d0:	4620      	mov	r0, r4
 80080d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80080d6:	4718      	bx	r3
 80080d8:	bd70      	pop	{r4, r5, r6, pc}
 80080da:	bf00      	nop
 80080dc:	20000018 	.word	0x20000018

080080e0 <_kill_r>:
 80080e0:	b538      	push	{r3, r4, r5, lr}
 80080e2:	2300      	movs	r3, #0
 80080e4:	4d06      	ldr	r5, [pc, #24]	@ (8008100 <_kill_r+0x20>)
 80080e6:	4604      	mov	r4, r0
 80080e8:	4608      	mov	r0, r1
 80080ea:	4611      	mov	r1, r2
 80080ec:	602b      	str	r3, [r5, #0]
 80080ee:	f7f9 f8ae 	bl	800124e <_kill>
 80080f2:	1c43      	adds	r3, r0, #1
 80080f4:	d102      	bne.n	80080fc <_kill_r+0x1c>
 80080f6:	682b      	ldr	r3, [r5, #0]
 80080f8:	b103      	cbz	r3, 80080fc <_kill_r+0x1c>
 80080fa:	6023      	str	r3, [r4, #0]
 80080fc:	bd38      	pop	{r3, r4, r5, pc}
 80080fe:	bf00      	nop
 8008100:	200021ac 	.word	0x200021ac

08008104 <_getpid_r>:
 8008104:	f7f9 b89c 	b.w	8001240 <_getpid>

08008108 <_sbrk_r>:
 8008108:	b538      	push	{r3, r4, r5, lr}
 800810a:	2300      	movs	r3, #0
 800810c:	4d05      	ldr	r5, [pc, #20]	@ (8008124 <_sbrk_r+0x1c>)
 800810e:	4604      	mov	r4, r0
 8008110:	4608      	mov	r0, r1
 8008112:	602b      	str	r3, [r5, #0]
 8008114:	f7f9 f8b6 	bl	8001284 <_sbrk>
 8008118:	1c43      	adds	r3, r0, #1
 800811a:	d102      	bne.n	8008122 <_sbrk_r+0x1a>
 800811c:	682b      	ldr	r3, [r5, #0]
 800811e:	b103      	cbz	r3, 8008122 <_sbrk_r+0x1a>
 8008120:	6023      	str	r3, [r4, #0]
 8008122:	bd38      	pop	{r3, r4, r5, pc}
 8008124:	200021ac 	.word	0x200021ac

08008128 <__errno>:
 8008128:	4b01      	ldr	r3, [pc, #4]	@ (8008130 <__errno+0x8>)
 800812a:	6818      	ldr	r0, [r3, #0]
 800812c:	4770      	bx	lr
 800812e:	bf00      	nop
 8008130:	20000018 	.word	0x20000018

08008134 <__libc_init_array>:
 8008134:	b570      	push	{r4, r5, r6, lr}
 8008136:	2600      	movs	r6, #0
 8008138:	4d0c      	ldr	r5, [pc, #48]	@ (800816c <__libc_init_array+0x38>)
 800813a:	4c0d      	ldr	r4, [pc, #52]	@ (8008170 <__libc_init_array+0x3c>)
 800813c:	1b64      	subs	r4, r4, r5
 800813e:	10a4      	asrs	r4, r4, #2
 8008140:	42a6      	cmp	r6, r4
 8008142:	d109      	bne.n	8008158 <__libc_init_array+0x24>
 8008144:	f000 fbb8 	bl	80088b8 <_init>
 8008148:	2600      	movs	r6, #0
 800814a:	4d0a      	ldr	r5, [pc, #40]	@ (8008174 <__libc_init_array+0x40>)
 800814c:	4c0a      	ldr	r4, [pc, #40]	@ (8008178 <__libc_init_array+0x44>)
 800814e:	1b64      	subs	r4, r4, r5
 8008150:	10a4      	asrs	r4, r4, #2
 8008152:	42a6      	cmp	r6, r4
 8008154:	d105      	bne.n	8008162 <__libc_init_array+0x2e>
 8008156:	bd70      	pop	{r4, r5, r6, pc}
 8008158:	f855 3b04 	ldr.w	r3, [r5], #4
 800815c:	4798      	blx	r3
 800815e:	3601      	adds	r6, #1
 8008160:	e7ee      	b.n	8008140 <__libc_init_array+0xc>
 8008162:	f855 3b04 	ldr.w	r3, [r5], #4
 8008166:	4798      	blx	r3
 8008168:	3601      	adds	r6, #1
 800816a:	e7f2      	b.n	8008152 <__libc_init_array+0x1e>
 800816c:	08008d90 	.word	0x08008d90
 8008170:	08008d90 	.word	0x08008d90
 8008174:	08008d90 	.word	0x08008d90
 8008178:	08008d98 	.word	0x08008d98

0800817c <__retarget_lock_acquire_recursive>:
 800817c:	4770      	bx	lr

0800817e <__retarget_lock_release_recursive>:
 800817e:	4770      	bx	lr

08008180 <memcpy>:
 8008180:	440a      	add	r2, r1
 8008182:	4291      	cmp	r1, r2
 8008184:	f100 33ff 	add.w	r3, r0, #4294967295
 8008188:	d100      	bne.n	800818c <memcpy+0xc>
 800818a:	4770      	bx	lr
 800818c:	b510      	push	{r4, lr}
 800818e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008192:	4291      	cmp	r1, r2
 8008194:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008198:	d1f9      	bne.n	800818e <memcpy+0xe>
 800819a:	bd10      	pop	{r4, pc}

0800819c <_free_r>:
 800819c:	b538      	push	{r3, r4, r5, lr}
 800819e:	4605      	mov	r5, r0
 80081a0:	2900      	cmp	r1, #0
 80081a2:	d040      	beq.n	8008226 <_free_r+0x8a>
 80081a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80081a8:	1f0c      	subs	r4, r1, #4
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	bfb8      	it	lt
 80081ae:	18e4      	addlt	r4, r4, r3
 80081b0:	f7ff febe 	bl	8007f30 <__malloc_lock>
 80081b4:	4a1c      	ldr	r2, [pc, #112]	@ (8008228 <_free_r+0x8c>)
 80081b6:	6813      	ldr	r3, [r2, #0]
 80081b8:	b933      	cbnz	r3, 80081c8 <_free_r+0x2c>
 80081ba:	6063      	str	r3, [r4, #4]
 80081bc:	6014      	str	r4, [r2, #0]
 80081be:	4628      	mov	r0, r5
 80081c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80081c4:	f7ff beba 	b.w	8007f3c <__malloc_unlock>
 80081c8:	42a3      	cmp	r3, r4
 80081ca:	d908      	bls.n	80081de <_free_r+0x42>
 80081cc:	6820      	ldr	r0, [r4, #0]
 80081ce:	1821      	adds	r1, r4, r0
 80081d0:	428b      	cmp	r3, r1
 80081d2:	bf01      	itttt	eq
 80081d4:	6819      	ldreq	r1, [r3, #0]
 80081d6:	685b      	ldreq	r3, [r3, #4]
 80081d8:	1809      	addeq	r1, r1, r0
 80081da:	6021      	streq	r1, [r4, #0]
 80081dc:	e7ed      	b.n	80081ba <_free_r+0x1e>
 80081de:	461a      	mov	r2, r3
 80081e0:	685b      	ldr	r3, [r3, #4]
 80081e2:	b10b      	cbz	r3, 80081e8 <_free_r+0x4c>
 80081e4:	42a3      	cmp	r3, r4
 80081e6:	d9fa      	bls.n	80081de <_free_r+0x42>
 80081e8:	6811      	ldr	r1, [r2, #0]
 80081ea:	1850      	adds	r0, r2, r1
 80081ec:	42a0      	cmp	r0, r4
 80081ee:	d10b      	bne.n	8008208 <_free_r+0x6c>
 80081f0:	6820      	ldr	r0, [r4, #0]
 80081f2:	4401      	add	r1, r0
 80081f4:	1850      	adds	r0, r2, r1
 80081f6:	4283      	cmp	r3, r0
 80081f8:	6011      	str	r1, [r2, #0]
 80081fa:	d1e0      	bne.n	80081be <_free_r+0x22>
 80081fc:	6818      	ldr	r0, [r3, #0]
 80081fe:	685b      	ldr	r3, [r3, #4]
 8008200:	4408      	add	r0, r1
 8008202:	6010      	str	r0, [r2, #0]
 8008204:	6053      	str	r3, [r2, #4]
 8008206:	e7da      	b.n	80081be <_free_r+0x22>
 8008208:	d902      	bls.n	8008210 <_free_r+0x74>
 800820a:	230c      	movs	r3, #12
 800820c:	602b      	str	r3, [r5, #0]
 800820e:	e7d6      	b.n	80081be <_free_r+0x22>
 8008210:	6820      	ldr	r0, [r4, #0]
 8008212:	1821      	adds	r1, r4, r0
 8008214:	428b      	cmp	r3, r1
 8008216:	bf01      	itttt	eq
 8008218:	6819      	ldreq	r1, [r3, #0]
 800821a:	685b      	ldreq	r3, [r3, #4]
 800821c:	1809      	addeq	r1, r1, r0
 800821e:	6021      	streq	r1, [r4, #0]
 8008220:	6063      	str	r3, [r4, #4]
 8008222:	6054      	str	r4, [r2, #4]
 8008224:	e7cb      	b.n	80081be <_free_r+0x22>
 8008226:	bd38      	pop	{r3, r4, r5, pc}
 8008228:	20002070 	.word	0x20002070

0800822c <__ssputs_r>:
 800822c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008230:	461f      	mov	r7, r3
 8008232:	688e      	ldr	r6, [r1, #8]
 8008234:	4682      	mov	sl, r0
 8008236:	42be      	cmp	r6, r7
 8008238:	460c      	mov	r4, r1
 800823a:	4690      	mov	r8, r2
 800823c:	680b      	ldr	r3, [r1, #0]
 800823e:	d82d      	bhi.n	800829c <__ssputs_r+0x70>
 8008240:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008244:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008248:	d026      	beq.n	8008298 <__ssputs_r+0x6c>
 800824a:	6965      	ldr	r5, [r4, #20]
 800824c:	6909      	ldr	r1, [r1, #16]
 800824e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008252:	eba3 0901 	sub.w	r9, r3, r1
 8008256:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800825a:	1c7b      	adds	r3, r7, #1
 800825c:	444b      	add	r3, r9
 800825e:	106d      	asrs	r5, r5, #1
 8008260:	429d      	cmp	r5, r3
 8008262:	bf38      	it	cc
 8008264:	461d      	movcc	r5, r3
 8008266:	0553      	lsls	r3, r2, #21
 8008268:	d527      	bpl.n	80082ba <__ssputs_r+0x8e>
 800826a:	4629      	mov	r1, r5
 800826c:	f7ff fde0 	bl	8007e30 <_malloc_r>
 8008270:	4606      	mov	r6, r0
 8008272:	b360      	cbz	r0, 80082ce <__ssputs_r+0xa2>
 8008274:	464a      	mov	r2, r9
 8008276:	6921      	ldr	r1, [r4, #16]
 8008278:	f7ff ff82 	bl	8008180 <memcpy>
 800827c:	89a3      	ldrh	r3, [r4, #12]
 800827e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008282:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008286:	81a3      	strh	r3, [r4, #12]
 8008288:	6126      	str	r6, [r4, #16]
 800828a:	444e      	add	r6, r9
 800828c:	6026      	str	r6, [r4, #0]
 800828e:	463e      	mov	r6, r7
 8008290:	6165      	str	r5, [r4, #20]
 8008292:	eba5 0509 	sub.w	r5, r5, r9
 8008296:	60a5      	str	r5, [r4, #8]
 8008298:	42be      	cmp	r6, r7
 800829a:	d900      	bls.n	800829e <__ssputs_r+0x72>
 800829c:	463e      	mov	r6, r7
 800829e:	4632      	mov	r2, r6
 80082a0:	4641      	mov	r1, r8
 80082a2:	6820      	ldr	r0, [r4, #0]
 80082a4:	f000 faaa 	bl	80087fc <memmove>
 80082a8:	2000      	movs	r0, #0
 80082aa:	68a3      	ldr	r3, [r4, #8]
 80082ac:	1b9b      	subs	r3, r3, r6
 80082ae:	60a3      	str	r3, [r4, #8]
 80082b0:	6823      	ldr	r3, [r4, #0]
 80082b2:	4433      	add	r3, r6
 80082b4:	6023      	str	r3, [r4, #0]
 80082b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082ba:	462a      	mov	r2, r5
 80082bc:	f000 fac6 	bl	800884c <_realloc_r>
 80082c0:	4606      	mov	r6, r0
 80082c2:	2800      	cmp	r0, #0
 80082c4:	d1e0      	bne.n	8008288 <__ssputs_r+0x5c>
 80082c6:	4650      	mov	r0, sl
 80082c8:	6921      	ldr	r1, [r4, #16]
 80082ca:	f7ff ff67 	bl	800819c <_free_r>
 80082ce:	230c      	movs	r3, #12
 80082d0:	f8ca 3000 	str.w	r3, [sl]
 80082d4:	89a3      	ldrh	r3, [r4, #12]
 80082d6:	f04f 30ff 	mov.w	r0, #4294967295
 80082da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082de:	81a3      	strh	r3, [r4, #12]
 80082e0:	e7e9      	b.n	80082b6 <__ssputs_r+0x8a>
	...

080082e4 <_svfiprintf_r>:
 80082e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082e8:	4698      	mov	r8, r3
 80082ea:	898b      	ldrh	r3, [r1, #12]
 80082ec:	4607      	mov	r7, r0
 80082ee:	061b      	lsls	r3, r3, #24
 80082f0:	460d      	mov	r5, r1
 80082f2:	4614      	mov	r4, r2
 80082f4:	b09d      	sub	sp, #116	@ 0x74
 80082f6:	d510      	bpl.n	800831a <_svfiprintf_r+0x36>
 80082f8:	690b      	ldr	r3, [r1, #16]
 80082fa:	b973      	cbnz	r3, 800831a <_svfiprintf_r+0x36>
 80082fc:	2140      	movs	r1, #64	@ 0x40
 80082fe:	f7ff fd97 	bl	8007e30 <_malloc_r>
 8008302:	6028      	str	r0, [r5, #0]
 8008304:	6128      	str	r0, [r5, #16]
 8008306:	b930      	cbnz	r0, 8008316 <_svfiprintf_r+0x32>
 8008308:	230c      	movs	r3, #12
 800830a:	603b      	str	r3, [r7, #0]
 800830c:	f04f 30ff 	mov.w	r0, #4294967295
 8008310:	b01d      	add	sp, #116	@ 0x74
 8008312:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008316:	2340      	movs	r3, #64	@ 0x40
 8008318:	616b      	str	r3, [r5, #20]
 800831a:	2300      	movs	r3, #0
 800831c:	9309      	str	r3, [sp, #36]	@ 0x24
 800831e:	2320      	movs	r3, #32
 8008320:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008324:	2330      	movs	r3, #48	@ 0x30
 8008326:	f04f 0901 	mov.w	r9, #1
 800832a:	f8cd 800c 	str.w	r8, [sp, #12]
 800832e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80084c8 <_svfiprintf_r+0x1e4>
 8008332:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008336:	4623      	mov	r3, r4
 8008338:	469a      	mov	sl, r3
 800833a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800833e:	b10a      	cbz	r2, 8008344 <_svfiprintf_r+0x60>
 8008340:	2a25      	cmp	r2, #37	@ 0x25
 8008342:	d1f9      	bne.n	8008338 <_svfiprintf_r+0x54>
 8008344:	ebba 0b04 	subs.w	fp, sl, r4
 8008348:	d00b      	beq.n	8008362 <_svfiprintf_r+0x7e>
 800834a:	465b      	mov	r3, fp
 800834c:	4622      	mov	r2, r4
 800834e:	4629      	mov	r1, r5
 8008350:	4638      	mov	r0, r7
 8008352:	f7ff ff6b 	bl	800822c <__ssputs_r>
 8008356:	3001      	adds	r0, #1
 8008358:	f000 80a7 	beq.w	80084aa <_svfiprintf_r+0x1c6>
 800835c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800835e:	445a      	add	r2, fp
 8008360:	9209      	str	r2, [sp, #36]	@ 0x24
 8008362:	f89a 3000 	ldrb.w	r3, [sl]
 8008366:	2b00      	cmp	r3, #0
 8008368:	f000 809f 	beq.w	80084aa <_svfiprintf_r+0x1c6>
 800836c:	2300      	movs	r3, #0
 800836e:	f04f 32ff 	mov.w	r2, #4294967295
 8008372:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008376:	f10a 0a01 	add.w	sl, sl, #1
 800837a:	9304      	str	r3, [sp, #16]
 800837c:	9307      	str	r3, [sp, #28]
 800837e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008382:	931a      	str	r3, [sp, #104]	@ 0x68
 8008384:	4654      	mov	r4, sl
 8008386:	2205      	movs	r2, #5
 8008388:	f814 1b01 	ldrb.w	r1, [r4], #1
 800838c:	484e      	ldr	r0, [pc, #312]	@ (80084c8 <_svfiprintf_r+0x1e4>)
 800838e:	f000 fa4f 	bl	8008830 <memchr>
 8008392:	9a04      	ldr	r2, [sp, #16]
 8008394:	b9d8      	cbnz	r0, 80083ce <_svfiprintf_r+0xea>
 8008396:	06d0      	lsls	r0, r2, #27
 8008398:	bf44      	itt	mi
 800839a:	2320      	movmi	r3, #32
 800839c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80083a0:	0711      	lsls	r1, r2, #28
 80083a2:	bf44      	itt	mi
 80083a4:	232b      	movmi	r3, #43	@ 0x2b
 80083a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80083aa:	f89a 3000 	ldrb.w	r3, [sl]
 80083ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80083b0:	d015      	beq.n	80083de <_svfiprintf_r+0xfa>
 80083b2:	4654      	mov	r4, sl
 80083b4:	2000      	movs	r0, #0
 80083b6:	f04f 0c0a 	mov.w	ip, #10
 80083ba:	9a07      	ldr	r2, [sp, #28]
 80083bc:	4621      	mov	r1, r4
 80083be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80083c2:	3b30      	subs	r3, #48	@ 0x30
 80083c4:	2b09      	cmp	r3, #9
 80083c6:	d94b      	bls.n	8008460 <_svfiprintf_r+0x17c>
 80083c8:	b1b0      	cbz	r0, 80083f8 <_svfiprintf_r+0x114>
 80083ca:	9207      	str	r2, [sp, #28]
 80083cc:	e014      	b.n	80083f8 <_svfiprintf_r+0x114>
 80083ce:	eba0 0308 	sub.w	r3, r0, r8
 80083d2:	fa09 f303 	lsl.w	r3, r9, r3
 80083d6:	4313      	orrs	r3, r2
 80083d8:	46a2      	mov	sl, r4
 80083da:	9304      	str	r3, [sp, #16]
 80083dc:	e7d2      	b.n	8008384 <_svfiprintf_r+0xa0>
 80083de:	9b03      	ldr	r3, [sp, #12]
 80083e0:	1d19      	adds	r1, r3, #4
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	9103      	str	r1, [sp, #12]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	bfbb      	ittet	lt
 80083ea:	425b      	neglt	r3, r3
 80083ec:	f042 0202 	orrlt.w	r2, r2, #2
 80083f0:	9307      	strge	r3, [sp, #28]
 80083f2:	9307      	strlt	r3, [sp, #28]
 80083f4:	bfb8      	it	lt
 80083f6:	9204      	strlt	r2, [sp, #16]
 80083f8:	7823      	ldrb	r3, [r4, #0]
 80083fa:	2b2e      	cmp	r3, #46	@ 0x2e
 80083fc:	d10a      	bne.n	8008414 <_svfiprintf_r+0x130>
 80083fe:	7863      	ldrb	r3, [r4, #1]
 8008400:	2b2a      	cmp	r3, #42	@ 0x2a
 8008402:	d132      	bne.n	800846a <_svfiprintf_r+0x186>
 8008404:	9b03      	ldr	r3, [sp, #12]
 8008406:	3402      	adds	r4, #2
 8008408:	1d1a      	adds	r2, r3, #4
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	9203      	str	r2, [sp, #12]
 800840e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008412:	9305      	str	r3, [sp, #20]
 8008414:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80084cc <_svfiprintf_r+0x1e8>
 8008418:	2203      	movs	r2, #3
 800841a:	4650      	mov	r0, sl
 800841c:	7821      	ldrb	r1, [r4, #0]
 800841e:	f000 fa07 	bl	8008830 <memchr>
 8008422:	b138      	cbz	r0, 8008434 <_svfiprintf_r+0x150>
 8008424:	2240      	movs	r2, #64	@ 0x40
 8008426:	9b04      	ldr	r3, [sp, #16]
 8008428:	eba0 000a 	sub.w	r0, r0, sl
 800842c:	4082      	lsls	r2, r0
 800842e:	4313      	orrs	r3, r2
 8008430:	3401      	adds	r4, #1
 8008432:	9304      	str	r3, [sp, #16]
 8008434:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008438:	2206      	movs	r2, #6
 800843a:	4825      	ldr	r0, [pc, #148]	@ (80084d0 <_svfiprintf_r+0x1ec>)
 800843c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008440:	f000 f9f6 	bl	8008830 <memchr>
 8008444:	2800      	cmp	r0, #0
 8008446:	d036      	beq.n	80084b6 <_svfiprintf_r+0x1d2>
 8008448:	4b22      	ldr	r3, [pc, #136]	@ (80084d4 <_svfiprintf_r+0x1f0>)
 800844a:	bb1b      	cbnz	r3, 8008494 <_svfiprintf_r+0x1b0>
 800844c:	9b03      	ldr	r3, [sp, #12]
 800844e:	3307      	adds	r3, #7
 8008450:	f023 0307 	bic.w	r3, r3, #7
 8008454:	3308      	adds	r3, #8
 8008456:	9303      	str	r3, [sp, #12]
 8008458:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800845a:	4433      	add	r3, r6
 800845c:	9309      	str	r3, [sp, #36]	@ 0x24
 800845e:	e76a      	b.n	8008336 <_svfiprintf_r+0x52>
 8008460:	460c      	mov	r4, r1
 8008462:	2001      	movs	r0, #1
 8008464:	fb0c 3202 	mla	r2, ip, r2, r3
 8008468:	e7a8      	b.n	80083bc <_svfiprintf_r+0xd8>
 800846a:	2300      	movs	r3, #0
 800846c:	f04f 0c0a 	mov.w	ip, #10
 8008470:	4619      	mov	r1, r3
 8008472:	3401      	adds	r4, #1
 8008474:	9305      	str	r3, [sp, #20]
 8008476:	4620      	mov	r0, r4
 8008478:	f810 2b01 	ldrb.w	r2, [r0], #1
 800847c:	3a30      	subs	r2, #48	@ 0x30
 800847e:	2a09      	cmp	r2, #9
 8008480:	d903      	bls.n	800848a <_svfiprintf_r+0x1a6>
 8008482:	2b00      	cmp	r3, #0
 8008484:	d0c6      	beq.n	8008414 <_svfiprintf_r+0x130>
 8008486:	9105      	str	r1, [sp, #20]
 8008488:	e7c4      	b.n	8008414 <_svfiprintf_r+0x130>
 800848a:	4604      	mov	r4, r0
 800848c:	2301      	movs	r3, #1
 800848e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008492:	e7f0      	b.n	8008476 <_svfiprintf_r+0x192>
 8008494:	ab03      	add	r3, sp, #12
 8008496:	9300      	str	r3, [sp, #0]
 8008498:	462a      	mov	r2, r5
 800849a:	4638      	mov	r0, r7
 800849c:	4b0e      	ldr	r3, [pc, #56]	@ (80084d8 <_svfiprintf_r+0x1f4>)
 800849e:	a904      	add	r1, sp, #16
 80084a0:	f3af 8000 	nop.w
 80084a4:	1c42      	adds	r2, r0, #1
 80084a6:	4606      	mov	r6, r0
 80084a8:	d1d6      	bne.n	8008458 <_svfiprintf_r+0x174>
 80084aa:	89ab      	ldrh	r3, [r5, #12]
 80084ac:	065b      	lsls	r3, r3, #25
 80084ae:	f53f af2d 	bmi.w	800830c <_svfiprintf_r+0x28>
 80084b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80084b4:	e72c      	b.n	8008310 <_svfiprintf_r+0x2c>
 80084b6:	ab03      	add	r3, sp, #12
 80084b8:	9300      	str	r3, [sp, #0]
 80084ba:	462a      	mov	r2, r5
 80084bc:	4638      	mov	r0, r7
 80084be:	4b06      	ldr	r3, [pc, #24]	@ (80084d8 <_svfiprintf_r+0x1f4>)
 80084c0:	a904      	add	r1, sp, #16
 80084c2:	f000 f87d 	bl	80085c0 <_printf_i>
 80084c6:	e7ed      	b.n	80084a4 <_svfiprintf_r+0x1c0>
 80084c8:	08008d5a 	.word	0x08008d5a
 80084cc:	08008d60 	.word	0x08008d60
 80084d0:	08008d64 	.word	0x08008d64
 80084d4:	00000000 	.word	0x00000000
 80084d8:	0800822d 	.word	0x0800822d

080084dc <_printf_common>:
 80084dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084e0:	4616      	mov	r6, r2
 80084e2:	4698      	mov	r8, r3
 80084e4:	688a      	ldr	r2, [r1, #8]
 80084e6:	690b      	ldr	r3, [r1, #16]
 80084e8:	4607      	mov	r7, r0
 80084ea:	4293      	cmp	r3, r2
 80084ec:	bfb8      	it	lt
 80084ee:	4613      	movlt	r3, r2
 80084f0:	6033      	str	r3, [r6, #0]
 80084f2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80084f6:	460c      	mov	r4, r1
 80084f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80084fc:	b10a      	cbz	r2, 8008502 <_printf_common+0x26>
 80084fe:	3301      	adds	r3, #1
 8008500:	6033      	str	r3, [r6, #0]
 8008502:	6823      	ldr	r3, [r4, #0]
 8008504:	0699      	lsls	r1, r3, #26
 8008506:	bf42      	ittt	mi
 8008508:	6833      	ldrmi	r3, [r6, #0]
 800850a:	3302      	addmi	r3, #2
 800850c:	6033      	strmi	r3, [r6, #0]
 800850e:	6825      	ldr	r5, [r4, #0]
 8008510:	f015 0506 	ands.w	r5, r5, #6
 8008514:	d106      	bne.n	8008524 <_printf_common+0x48>
 8008516:	f104 0a19 	add.w	sl, r4, #25
 800851a:	68e3      	ldr	r3, [r4, #12]
 800851c:	6832      	ldr	r2, [r6, #0]
 800851e:	1a9b      	subs	r3, r3, r2
 8008520:	42ab      	cmp	r3, r5
 8008522:	dc2b      	bgt.n	800857c <_printf_common+0xa0>
 8008524:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008528:	6822      	ldr	r2, [r4, #0]
 800852a:	3b00      	subs	r3, #0
 800852c:	bf18      	it	ne
 800852e:	2301      	movne	r3, #1
 8008530:	0692      	lsls	r2, r2, #26
 8008532:	d430      	bmi.n	8008596 <_printf_common+0xba>
 8008534:	4641      	mov	r1, r8
 8008536:	4638      	mov	r0, r7
 8008538:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800853c:	47c8      	blx	r9
 800853e:	3001      	adds	r0, #1
 8008540:	d023      	beq.n	800858a <_printf_common+0xae>
 8008542:	6823      	ldr	r3, [r4, #0]
 8008544:	6922      	ldr	r2, [r4, #16]
 8008546:	f003 0306 	and.w	r3, r3, #6
 800854a:	2b04      	cmp	r3, #4
 800854c:	bf14      	ite	ne
 800854e:	2500      	movne	r5, #0
 8008550:	6833      	ldreq	r3, [r6, #0]
 8008552:	f04f 0600 	mov.w	r6, #0
 8008556:	bf08      	it	eq
 8008558:	68e5      	ldreq	r5, [r4, #12]
 800855a:	f104 041a 	add.w	r4, r4, #26
 800855e:	bf08      	it	eq
 8008560:	1aed      	subeq	r5, r5, r3
 8008562:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8008566:	bf08      	it	eq
 8008568:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800856c:	4293      	cmp	r3, r2
 800856e:	bfc4      	itt	gt
 8008570:	1a9b      	subgt	r3, r3, r2
 8008572:	18ed      	addgt	r5, r5, r3
 8008574:	42b5      	cmp	r5, r6
 8008576:	d11a      	bne.n	80085ae <_printf_common+0xd2>
 8008578:	2000      	movs	r0, #0
 800857a:	e008      	b.n	800858e <_printf_common+0xb2>
 800857c:	2301      	movs	r3, #1
 800857e:	4652      	mov	r2, sl
 8008580:	4641      	mov	r1, r8
 8008582:	4638      	mov	r0, r7
 8008584:	47c8      	blx	r9
 8008586:	3001      	adds	r0, #1
 8008588:	d103      	bne.n	8008592 <_printf_common+0xb6>
 800858a:	f04f 30ff 	mov.w	r0, #4294967295
 800858e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008592:	3501      	adds	r5, #1
 8008594:	e7c1      	b.n	800851a <_printf_common+0x3e>
 8008596:	2030      	movs	r0, #48	@ 0x30
 8008598:	18e1      	adds	r1, r4, r3
 800859a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800859e:	1c5a      	adds	r2, r3, #1
 80085a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80085a4:	4422      	add	r2, r4
 80085a6:	3302      	adds	r3, #2
 80085a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80085ac:	e7c2      	b.n	8008534 <_printf_common+0x58>
 80085ae:	2301      	movs	r3, #1
 80085b0:	4622      	mov	r2, r4
 80085b2:	4641      	mov	r1, r8
 80085b4:	4638      	mov	r0, r7
 80085b6:	47c8      	blx	r9
 80085b8:	3001      	adds	r0, #1
 80085ba:	d0e6      	beq.n	800858a <_printf_common+0xae>
 80085bc:	3601      	adds	r6, #1
 80085be:	e7d9      	b.n	8008574 <_printf_common+0x98>

080085c0 <_printf_i>:
 80085c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80085c4:	7e0f      	ldrb	r7, [r1, #24]
 80085c6:	4691      	mov	r9, r2
 80085c8:	2f78      	cmp	r7, #120	@ 0x78
 80085ca:	4680      	mov	r8, r0
 80085cc:	460c      	mov	r4, r1
 80085ce:	469a      	mov	sl, r3
 80085d0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80085d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80085d6:	d807      	bhi.n	80085e8 <_printf_i+0x28>
 80085d8:	2f62      	cmp	r7, #98	@ 0x62
 80085da:	d80a      	bhi.n	80085f2 <_printf_i+0x32>
 80085dc:	2f00      	cmp	r7, #0
 80085de:	f000 80d1 	beq.w	8008784 <_printf_i+0x1c4>
 80085e2:	2f58      	cmp	r7, #88	@ 0x58
 80085e4:	f000 80b8 	beq.w	8008758 <_printf_i+0x198>
 80085e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80085ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80085f0:	e03a      	b.n	8008668 <_printf_i+0xa8>
 80085f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80085f6:	2b15      	cmp	r3, #21
 80085f8:	d8f6      	bhi.n	80085e8 <_printf_i+0x28>
 80085fa:	a101      	add	r1, pc, #4	@ (adr r1, 8008600 <_printf_i+0x40>)
 80085fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008600:	08008659 	.word	0x08008659
 8008604:	0800866d 	.word	0x0800866d
 8008608:	080085e9 	.word	0x080085e9
 800860c:	080085e9 	.word	0x080085e9
 8008610:	080085e9 	.word	0x080085e9
 8008614:	080085e9 	.word	0x080085e9
 8008618:	0800866d 	.word	0x0800866d
 800861c:	080085e9 	.word	0x080085e9
 8008620:	080085e9 	.word	0x080085e9
 8008624:	080085e9 	.word	0x080085e9
 8008628:	080085e9 	.word	0x080085e9
 800862c:	0800876b 	.word	0x0800876b
 8008630:	08008697 	.word	0x08008697
 8008634:	08008725 	.word	0x08008725
 8008638:	080085e9 	.word	0x080085e9
 800863c:	080085e9 	.word	0x080085e9
 8008640:	0800878d 	.word	0x0800878d
 8008644:	080085e9 	.word	0x080085e9
 8008648:	08008697 	.word	0x08008697
 800864c:	080085e9 	.word	0x080085e9
 8008650:	080085e9 	.word	0x080085e9
 8008654:	0800872d 	.word	0x0800872d
 8008658:	6833      	ldr	r3, [r6, #0]
 800865a:	1d1a      	adds	r2, r3, #4
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	6032      	str	r2, [r6, #0]
 8008660:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008664:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008668:	2301      	movs	r3, #1
 800866a:	e09c      	b.n	80087a6 <_printf_i+0x1e6>
 800866c:	6833      	ldr	r3, [r6, #0]
 800866e:	6820      	ldr	r0, [r4, #0]
 8008670:	1d19      	adds	r1, r3, #4
 8008672:	6031      	str	r1, [r6, #0]
 8008674:	0606      	lsls	r6, r0, #24
 8008676:	d501      	bpl.n	800867c <_printf_i+0xbc>
 8008678:	681d      	ldr	r5, [r3, #0]
 800867a:	e003      	b.n	8008684 <_printf_i+0xc4>
 800867c:	0645      	lsls	r5, r0, #25
 800867e:	d5fb      	bpl.n	8008678 <_printf_i+0xb8>
 8008680:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008684:	2d00      	cmp	r5, #0
 8008686:	da03      	bge.n	8008690 <_printf_i+0xd0>
 8008688:	232d      	movs	r3, #45	@ 0x2d
 800868a:	426d      	negs	r5, r5
 800868c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008690:	230a      	movs	r3, #10
 8008692:	4858      	ldr	r0, [pc, #352]	@ (80087f4 <_printf_i+0x234>)
 8008694:	e011      	b.n	80086ba <_printf_i+0xfa>
 8008696:	6821      	ldr	r1, [r4, #0]
 8008698:	6833      	ldr	r3, [r6, #0]
 800869a:	0608      	lsls	r0, r1, #24
 800869c:	f853 5b04 	ldr.w	r5, [r3], #4
 80086a0:	d402      	bmi.n	80086a8 <_printf_i+0xe8>
 80086a2:	0649      	lsls	r1, r1, #25
 80086a4:	bf48      	it	mi
 80086a6:	b2ad      	uxthmi	r5, r5
 80086a8:	2f6f      	cmp	r7, #111	@ 0x6f
 80086aa:	6033      	str	r3, [r6, #0]
 80086ac:	bf14      	ite	ne
 80086ae:	230a      	movne	r3, #10
 80086b0:	2308      	moveq	r3, #8
 80086b2:	4850      	ldr	r0, [pc, #320]	@ (80087f4 <_printf_i+0x234>)
 80086b4:	2100      	movs	r1, #0
 80086b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80086ba:	6866      	ldr	r6, [r4, #4]
 80086bc:	2e00      	cmp	r6, #0
 80086be:	60a6      	str	r6, [r4, #8]
 80086c0:	db05      	blt.n	80086ce <_printf_i+0x10e>
 80086c2:	6821      	ldr	r1, [r4, #0]
 80086c4:	432e      	orrs	r6, r5
 80086c6:	f021 0104 	bic.w	r1, r1, #4
 80086ca:	6021      	str	r1, [r4, #0]
 80086cc:	d04b      	beq.n	8008766 <_printf_i+0x1a6>
 80086ce:	4616      	mov	r6, r2
 80086d0:	fbb5 f1f3 	udiv	r1, r5, r3
 80086d4:	fb03 5711 	mls	r7, r3, r1, r5
 80086d8:	5dc7      	ldrb	r7, [r0, r7]
 80086da:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80086de:	462f      	mov	r7, r5
 80086e0:	42bb      	cmp	r3, r7
 80086e2:	460d      	mov	r5, r1
 80086e4:	d9f4      	bls.n	80086d0 <_printf_i+0x110>
 80086e6:	2b08      	cmp	r3, #8
 80086e8:	d10b      	bne.n	8008702 <_printf_i+0x142>
 80086ea:	6823      	ldr	r3, [r4, #0]
 80086ec:	07df      	lsls	r7, r3, #31
 80086ee:	d508      	bpl.n	8008702 <_printf_i+0x142>
 80086f0:	6923      	ldr	r3, [r4, #16]
 80086f2:	6861      	ldr	r1, [r4, #4]
 80086f4:	4299      	cmp	r1, r3
 80086f6:	bfde      	ittt	le
 80086f8:	2330      	movle	r3, #48	@ 0x30
 80086fa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80086fe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008702:	1b92      	subs	r2, r2, r6
 8008704:	6122      	str	r2, [r4, #16]
 8008706:	464b      	mov	r3, r9
 8008708:	4621      	mov	r1, r4
 800870a:	4640      	mov	r0, r8
 800870c:	f8cd a000 	str.w	sl, [sp]
 8008710:	aa03      	add	r2, sp, #12
 8008712:	f7ff fee3 	bl	80084dc <_printf_common>
 8008716:	3001      	adds	r0, #1
 8008718:	d14a      	bne.n	80087b0 <_printf_i+0x1f0>
 800871a:	f04f 30ff 	mov.w	r0, #4294967295
 800871e:	b004      	add	sp, #16
 8008720:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008724:	6823      	ldr	r3, [r4, #0]
 8008726:	f043 0320 	orr.w	r3, r3, #32
 800872a:	6023      	str	r3, [r4, #0]
 800872c:	2778      	movs	r7, #120	@ 0x78
 800872e:	4832      	ldr	r0, [pc, #200]	@ (80087f8 <_printf_i+0x238>)
 8008730:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008734:	6823      	ldr	r3, [r4, #0]
 8008736:	6831      	ldr	r1, [r6, #0]
 8008738:	061f      	lsls	r7, r3, #24
 800873a:	f851 5b04 	ldr.w	r5, [r1], #4
 800873e:	d402      	bmi.n	8008746 <_printf_i+0x186>
 8008740:	065f      	lsls	r7, r3, #25
 8008742:	bf48      	it	mi
 8008744:	b2ad      	uxthmi	r5, r5
 8008746:	6031      	str	r1, [r6, #0]
 8008748:	07d9      	lsls	r1, r3, #31
 800874a:	bf44      	itt	mi
 800874c:	f043 0320 	orrmi.w	r3, r3, #32
 8008750:	6023      	strmi	r3, [r4, #0]
 8008752:	b11d      	cbz	r5, 800875c <_printf_i+0x19c>
 8008754:	2310      	movs	r3, #16
 8008756:	e7ad      	b.n	80086b4 <_printf_i+0xf4>
 8008758:	4826      	ldr	r0, [pc, #152]	@ (80087f4 <_printf_i+0x234>)
 800875a:	e7e9      	b.n	8008730 <_printf_i+0x170>
 800875c:	6823      	ldr	r3, [r4, #0]
 800875e:	f023 0320 	bic.w	r3, r3, #32
 8008762:	6023      	str	r3, [r4, #0]
 8008764:	e7f6      	b.n	8008754 <_printf_i+0x194>
 8008766:	4616      	mov	r6, r2
 8008768:	e7bd      	b.n	80086e6 <_printf_i+0x126>
 800876a:	6833      	ldr	r3, [r6, #0]
 800876c:	6825      	ldr	r5, [r4, #0]
 800876e:	1d18      	adds	r0, r3, #4
 8008770:	6961      	ldr	r1, [r4, #20]
 8008772:	6030      	str	r0, [r6, #0]
 8008774:	062e      	lsls	r6, r5, #24
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	d501      	bpl.n	800877e <_printf_i+0x1be>
 800877a:	6019      	str	r1, [r3, #0]
 800877c:	e002      	b.n	8008784 <_printf_i+0x1c4>
 800877e:	0668      	lsls	r0, r5, #25
 8008780:	d5fb      	bpl.n	800877a <_printf_i+0x1ba>
 8008782:	8019      	strh	r1, [r3, #0]
 8008784:	2300      	movs	r3, #0
 8008786:	4616      	mov	r6, r2
 8008788:	6123      	str	r3, [r4, #16]
 800878a:	e7bc      	b.n	8008706 <_printf_i+0x146>
 800878c:	6833      	ldr	r3, [r6, #0]
 800878e:	2100      	movs	r1, #0
 8008790:	1d1a      	adds	r2, r3, #4
 8008792:	6032      	str	r2, [r6, #0]
 8008794:	681e      	ldr	r6, [r3, #0]
 8008796:	6862      	ldr	r2, [r4, #4]
 8008798:	4630      	mov	r0, r6
 800879a:	f000 f849 	bl	8008830 <memchr>
 800879e:	b108      	cbz	r0, 80087a4 <_printf_i+0x1e4>
 80087a0:	1b80      	subs	r0, r0, r6
 80087a2:	6060      	str	r0, [r4, #4]
 80087a4:	6863      	ldr	r3, [r4, #4]
 80087a6:	6123      	str	r3, [r4, #16]
 80087a8:	2300      	movs	r3, #0
 80087aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80087ae:	e7aa      	b.n	8008706 <_printf_i+0x146>
 80087b0:	4632      	mov	r2, r6
 80087b2:	4649      	mov	r1, r9
 80087b4:	4640      	mov	r0, r8
 80087b6:	6923      	ldr	r3, [r4, #16]
 80087b8:	47d0      	blx	sl
 80087ba:	3001      	adds	r0, #1
 80087bc:	d0ad      	beq.n	800871a <_printf_i+0x15a>
 80087be:	6823      	ldr	r3, [r4, #0]
 80087c0:	079b      	lsls	r3, r3, #30
 80087c2:	d413      	bmi.n	80087ec <_printf_i+0x22c>
 80087c4:	68e0      	ldr	r0, [r4, #12]
 80087c6:	9b03      	ldr	r3, [sp, #12]
 80087c8:	4298      	cmp	r0, r3
 80087ca:	bfb8      	it	lt
 80087cc:	4618      	movlt	r0, r3
 80087ce:	e7a6      	b.n	800871e <_printf_i+0x15e>
 80087d0:	2301      	movs	r3, #1
 80087d2:	4632      	mov	r2, r6
 80087d4:	4649      	mov	r1, r9
 80087d6:	4640      	mov	r0, r8
 80087d8:	47d0      	blx	sl
 80087da:	3001      	adds	r0, #1
 80087dc:	d09d      	beq.n	800871a <_printf_i+0x15a>
 80087de:	3501      	adds	r5, #1
 80087e0:	68e3      	ldr	r3, [r4, #12]
 80087e2:	9903      	ldr	r1, [sp, #12]
 80087e4:	1a5b      	subs	r3, r3, r1
 80087e6:	42ab      	cmp	r3, r5
 80087e8:	dcf2      	bgt.n	80087d0 <_printf_i+0x210>
 80087ea:	e7eb      	b.n	80087c4 <_printf_i+0x204>
 80087ec:	2500      	movs	r5, #0
 80087ee:	f104 0619 	add.w	r6, r4, #25
 80087f2:	e7f5      	b.n	80087e0 <_printf_i+0x220>
 80087f4:	08008d6b 	.word	0x08008d6b
 80087f8:	08008d7c 	.word	0x08008d7c

080087fc <memmove>:
 80087fc:	4288      	cmp	r0, r1
 80087fe:	b510      	push	{r4, lr}
 8008800:	eb01 0402 	add.w	r4, r1, r2
 8008804:	d902      	bls.n	800880c <memmove+0x10>
 8008806:	4284      	cmp	r4, r0
 8008808:	4623      	mov	r3, r4
 800880a:	d807      	bhi.n	800881c <memmove+0x20>
 800880c:	1e43      	subs	r3, r0, #1
 800880e:	42a1      	cmp	r1, r4
 8008810:	d008      	beq.n	8008824 <memmove+0x28>
 8008812:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008816:	f803 2f01 	strb.w	r2, [r3, #1]!
 800881a:	e7f8      	b.n	800880e <memmove+0x12>
 800881c:	4601      	mov	r1, r0
 800881e:	4402      	add	r2, r0
 8008820:	428a      	cmp	r2, r1
 8008822:	d100      	bne.n	8008826 <memmove+0x2a>
 8008824:	bd10      	pop	{r4, pc}
 8008826:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800882a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800882e:	e7f7      	b.n	8008820 <memmove+0x24>

08008830 <memchr>:
 8008830:	4603      	mov	r3, r0
 8008832:	b510      	push	{r4, lr}
 8008834:	b2c9      	uxtb	r1, r1
 8008836:	4402      	add	r2, r0
 8008838:	4293      	cmp	r3, r2
 800883a:	4618      	mov	r0, r3
 800883c:	d101      	bne.n	8008842 <memchr+0x12>
 800883e:	2000      	movs	r0, #0
 8008840:	e003      	b.n	800884a <memchr+0x1a>
 8008842:	7804      	ldrb	r4, [r0, #0]
 8008844:	3301      	adds	r3, #1
 8008846:	428c      	cmp	r4, r1
 8008848:	d1f6      	bne.n	8008838 <memchr+0x8>
 800884a:	bd10      	pop	{r4, pc}

0800884c <_realloc_r>:
 800884c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008850:	4607      	mov	r7, r0
 8008852:	4614      	mov	r4, r2
 8008854:	460d      	mov	r5, r1
 8008856:	b921      	cbnz	r1, 8008862 <_realloc_r+0x16>
 8008858:	4611      	mov	r1, r2
 800885a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800885e:	f7ff bae7 	b.w	8007e30 <_malloc_r>
 8008862:	b92a      	cbnz	r2, 8008870 <_realloc_r+0x24>
 8008864:	f7ff fc9a 	bl	800819c <_free_r>
 8008868:	4625      	mov	r5, r4
 800886a:	4628      	mov	r0, r5
 800886c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008870:	f000 f81a 	bl	80088a8 <_malloc_usable_size_r>
 8008874:	4284      	cmp	r4, r0
 8008876:	4606      	mov	r6, r0
 8008878:	d802      	bhi.n	8008880 <_realloc_r+0x34>
 800887a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800887e:	d8f4      	bhi.n	800886a <_realloc_r+0x1e>
 8008880:	4621      	mov	r1, r4
 8008882:	4638      	mov	r0, r7
 8008884:	f7ff fad4 	bl	8007e30 <_malloc_r>
 8008888:	4680      	mov	r8, r0
 800888a:	b908      	cbnz	r0, 8008890 <_realloc_r+0x44>
 800888c:	4645      	mov	r5, r8
 800888e:	e7ec      	b.n	800886a <_realloc_r+0x1e>
 8008890:	42b4      	cmp	r4, r6
 8008892:	4622      	mov	r2, r4
 8008894:	4629      	mov	r1, r5
 8008896:	bf28      	it	cs
 8008898:	4632      	movcs	r2, r6
 800889a:	f7ff fc71 	bl	8008180 <memcpy>
 800889e:	4629      	mov	r1, r5
 80088a0:	4638      	mov	r0, r7
 80088a2:	f7ff fc7b 	bl	800819c <_free_r>
 80088a6:	e7f1      	b.n	800888c <_realloc_r+0x40>

080088a8 <_malloc_usable_size_r>:
 80088a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80088ac:	1f18      	subs	r0, r3, #4
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	bfbc      	itt	lt
 80088b2:	580b      	ldrlt	r3, [r1, r0]
 80088b4:	18c0      	addlt	r0, r0, r3
 80088b6:	4770      	bx	lr

080088b8 <_init>:
 80088b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088ba:	bf00      	nop
 80088bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088be:	bc08      	pop	{r3}
 80088c0:	469e      	mov	lr, r3
 80088c2:	4770      	bx	lr

080088c4 <_fini>:
 80088c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088c6:	bf00      	nop
 80088c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088ca:	bc08      	pop	{r3}
 80088cc:	469e      	mov	lr, r3
 80088ce:	4770      	bx	lr
