Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Feb 26 19:16:19 2023
| Host         : DESKTOP-C2GQFDO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            9 |
| No           | No                    | Yes                    |              68 |           19 |
| No           | Yes                   | No                     |             122 |           33 |
| Yes          | No                    | No                     |              38 |           12 |
| Yes          | No                    | Yes                    |              20 |            5 |
| Yes          | Yes                   | No                     |              43 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------------+------------------------------+------------------+----------------+--------------+
|       Clock Signal      |         Enable Signal        |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+------------------------------+------------------------------+------------------+----------------+--------------+
|  sec_BUFG               |                              |                              |                1 |              1 |         1.00 |
|  FT/twoSec              |                              |                              |                1 |              2 |         2.00 |
|  sec_BUFG               | FT/numSecsOver3210_in        | RESET_IBUF                   |                1 |              4 |         4.00 |
|  sec_BUFG               | FT/timeAbove64Cnt[5]_i_2_n_0 | FT/timeAbove64Cnt[5]_i_1_n_0 |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG          |                              |                              |                7 |              8 |         1.14 |
|  PG/secondGenerator/CLK |                              | PG/secCnt[8]_i_1_n_0         |                3 |              9 |         3.00 |
|  sec_BUFG               |                              | RESET_IBUF                   |                4 |             16 |         4.00 |
|  sec_BUFG               | FT/numSecsOver32             | RESET_IBUF                   |                4 |             16 |         4.00 |
|  sec_BUFG               | FT/timeAbove64Dsp[0]_i_1_n_0 | RESET_IBUF                   |                4 |             16 |         4.00 |
|  pulseGen_BUFG          |                              | FT/clear                     |                4 |             16 |         4.00 |
|  pulseGen_BUFG          | FT/clear                     |                              |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG          |                              | RESET_IBUF                   |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG          | PG/cnt0                      | PG/cnt[21]                   |                6 |             21 |         3.50 |
|  CLK_IBUF_BUFG          | PG/cnt1_carry__0_n_0         |                              |                7 |             22 |         3.14 |
|  CLK_IBUF_BUFG          |                              | PG/secondGenerator/secPulse  |                7 |             25 |         3.57 |
|  CLK_IBUF_BUFG          |                              | FT/sec_2                     |                7 |             25 |         3.57 |
|  CLK_IBUF_BUFG          |                              | FT/twoSec_0                  |                8 |             31 |         3.88 |
|  pulseGen_BUFG          |                              | RESET_IBUF                   |               14 |             48 |         3.43 |
+-------------------------+------------------------------+------------------------------+------------------+----------------+--------------+


