
                                IC Compiler (TM)
                              IC Compiler-PC (TM)
                              IC Compiler-XP (TM)
                              IC Compiler-DP (TM)
                              IC Compiler-AG (TM)

                 Version N-2017.09 for linux64 - Aug 17, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
***********************************************************************
                                                                       
                     synopsys_dc_setup.tcl                             
                                                                       
***********************************************************************
***********************************************************************
       NOTE>>> You MUST fix the design which have multiple ports
               Use the following command
               set_fix_multiple_port_nets -all -buffer_constants
************************************************************************
***********************************************************************
       NOTE>>> Use the old compile_fix_multiple_port_nets
               because reoptimize_design does not honor
               the set_fix_multiple_port_nets command
************************************************************************
Initializing gui preferences from file  /home/graduation_project3/2015103977/.synopsys_icc_prefs.tcl
#******************************************************************************
#**                           03_place_opt                                   **
#**                    Placement and Optimization                            **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                           03_place_opt.tcl                            "
                           03_place_opt.tcl                            
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
# Set Step
set step "03_place_opt"
03_place_opt
# source the user_design_setup & common_lib_setup
source ./icc_scripts/user_scripts/user_design_setup.tcl
***********************************************************************
                                                                       
                      user_design_setup.tcl                            
                                                                       
***********************************************************************
1
source ./icc_scripts/common_lib_setup.tcl
***********************************************************************
                                                                       
                       common_lib_setup.tcl                            
                                                                       
***********************************************************************
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db'
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db'
Logical Libraries:
-------------------------------------------------------------------------
Library		File			Path
-------		----			----
M std150e_wst_105_p125 std150e_wst_105_p125.db	/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E
m std150e_bst_135_n040 std150e_bst_135_n040.db	/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E
------------------------------------------------------------------------
# Clear existing mw library and re-make dir
set _mw_lib ./mw_db/${TOP_MODULE}_${step}
./mw_db/khu_sensor_pad_03_place_opt
if {[file exist $_mw_lib]} {
	sh mv $_mw_lib ./mw_db/old/${TOP_MODULE}_${step}_${back}
}
copy_mw_lib -from ./mw_db/${TOP_MODULE}_02_powerplan -to $_mw_lib
Warning: Top library path '/home/graduation_project3/2015103977/khu_sensor/Back_End/khu_sensor_pad_03_place_opt' in reference library control file is inconsistent with current library path '/home/graduation_project3/2015103977/khu_sensor/Back_End/mw_db/khu_sensor_pad_03_place_opt'. (MW-212)

------------------- Internal Reference Library Settings -----------------

Library    /home/graduation_project3/2015103977/khu_sensor/Back_End/mw_db/khu_sensor_pad_03_place_opt
  Reference    /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_prim_050504
  Reference    /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_io_6lm_071011


------------------- Control File Reference Library Settings -----------
Warning: Top library path '/home/graduation_project3/2015103977/khu_sensor/Back_End/khu_sensor_pad_03_place_opt' in reference library control file is inconsistent with current library path '/home/graduation_project3/2015103977/khu_sensor/Back_End/mw_db/khu_sensor_pad_03_place_opt'. (MW-212)

Library    /home/graduation_project3/2015103977/khu_sensor/Back_End/mw_db/khu_sensor_pad_03_place_opt
  Reference    /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_prim_050504
  Reference    /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_io_6lm_071011
-------------------------------------------------------------------------

Successfully updated library ./mw_db/khu_sensor_pad_03_place_opt ref-control-file
1
# Open Library and Cell
set_mw_technology_file -technology $TECH_FILE $_mw_lib
Warning: Top library path '/home/graduation_project3/2015103977/khu_sensor/Back_End/khu_sensor_pad_03_place_opt' in reference library control file is inconsistent with current library path '/home/graduation_project3/2015103977/khu_sensor/Back_End/mw_db/khu_sensor_pad_03_place_opt'. (MW-212)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_prim_050504 (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
	6 (Main Library) <==> 7 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 10
	Main Library (khu_sensor_pad_03_place_opt)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
	Main Library (khu_sensor_pad_03_place_opt)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Technology data dumped to ./mw_db/khu_sensor_pad_03_place_opt.tf_replaced completely.
Start to load technology file ./TECH/std150e_prim_6m.techgen.tf.
Warning: Layer 'ACT' is missing the attribute 'minSpacing'. (line 173) (TFCHK-014)
Warning: Layer 'ACT' is missing the attribute 'minWidth'. (line 173) (TFCHK-014)
Warning: Layer 'LDIO' is missing the attribute 'minSpacing'. (line 236) (TFCHK-014)
Warning: Layer 'LDIO' is missing the attribute 'minWidth'. (line 236) (TFCHK-014)
Warning: Layer 'CHBD' is missing the attribute 'minSpacing'. (line 246) (TFCHK-014)
Warning: Layer 'CHBD' is missing the attribute 'minWidth'. (line 246) (TFCHK-014)
Warning: Layer 'NPLUS' is missing the attribute 'minSpacing'. (line 287) (TFCHK-014)
Warning: Layer 'NPLUS' is missing the attribute 'minWidth'. (line 287) (TFCHK-014)
Warning: Layer 'PPLUS' is missing the attribute 'minSpacing'. (line 297) (TFCHK-014)
Warning: Layer 'PPLUS' is missing the attribute 'minWidth'. (line 297) (TFCHK-014)
Warning: Layer 'PAD' is missing the attribute 'minSpacing'. (line 687) (TFCHK-014)
Warning: Layer 'PAD' is missing the attribute 'minWidth'. (line 687) (TFCHK-014)
Warning: Layer 'STEXT' is missing the attribute 'minSpacing'. (line 697) (TFCHK-014)
Warning: Layer 'STEXT' is missing the attribute 'minWidth'. (line 697) (TFCHK-014)
Warning: Layer 'PTEXT' is missing the attribute 'minSpacing'. (line 707) (TFCHK-014)
Warning: Layer 'PTEXT' is missing the attribute 'minWidth'. (line 707) (TFCHK-014)
Warning: Layer 'M1TEXT' is missing the attribute 'minSpacing'. (line 717) (TFCHK-014)
Warning: Layer 'M1TEXT' is missing the attribute 'minWidth'. (line 717) (TFCHK-014)
Warning: Layer 'M2TEXT' is missing the attribute 'minSpacing'. (line 727) (TFCHK-014)
Warning: Layer 'M2TEXT' is missing the attribute 'minWidth'. (line 727) (TFCHK-014)
Warning: Layer 'M3TEXT' is missing the attribute 'minSpacing'. (line 737) (TFCHK-014)
Warning: Layer 'M3TEXT' is missing the attribute 'minWidth'. (line 737) (TFCHK-014)
Warning: Layer 'M4TEXT' is missing the attribute 'minSpacing'. (line 747) (TFCHK-014)
Warning: Layer 'M4TEXT' is missing the attribute 'minWidth'. (line 747) (TFCHK-014)
Warning: Layer 'M5TEXT' is missing the attribute 'minSpacing'. (line 757) (TFCHK-014)
Warning: Layer 'M5TEXT' is missing the attribute 'minWidth'. (line 757) (TFCHK-014)
Warning: Layer 'M6TEXT' is missing the attribute 'minSpacing'. (line 767) (TFCHK-014)
Warning: Layer 'M6TEXT' is missing the attribute 'minWidth'. (line 767) (TFCHK-014)
Warning: Layer 'BOUND' is missing the attribute 'minSpacing'. (line 777) (TFCHK-014)
Warning: Layer 'BOUND' is missing the attribute 'minWidth'. (line 777) (TFCHK-014)
Warning: FringeCap 1 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 992) (TFCHK-067)
Warning: FringeCap 3 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1010) (TFCHK-067)
Warning: FringeCap 6 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1037) (TFCHK-067)
Warning: FringeCap 10 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1073) (TFCHK-067)
Warning: FringeCap 15 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1118) (TFCHK-067)
Warning: FringeCap 21 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1171) (TFCHK-067)
Warning: Layer 'MET1' has a pitch 0.4 that does not match the recommended wire-to-via pitch 0.34. (TFCHK-049)
Warning: Layer 'MET2' has a pitch 0.44 that does not match the recommended wire-to-via pitch 0.4. (TFCHK-049)
Warning: Layer 'MET4' has a pitch 0.44 that does not match the recommended wire-to-via pitch 0.4. (TFCHK-049)
Warning: Layer 'MET3' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Warning: Layer 'MET4' has a pitch 0.44 that does not match the doubled pitch 0.88 or tripled pitch 1.32. (TFCHK-050)
Warning: Layer 'MET5' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Technology file ./TECH/std150e_prim_6m.techgen.tf has been loaded successfully.
1
set_mw_lib_reference $_mw_lib -mw_reference_library $MW_REF_LIB_DIRS

------------------- Internal Reference Library Settings -----------------

Library    /home/graduation_project3/2015103977/khu_sensor/Back_End/mw_db/khu_sensor_pad_03_place_opt
  Reference    /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_prim_050504
  Reference    /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_io_6lm_071011


------------------- Control File Reference Library Settings -----------

Library    /home/graduation_project3/2015103977/khu_sensor/Back_End/mw_db/khu_sensor_pad_03_place_opt
  Reference    /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_prim_050504
  Reference    /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_io_6lm_071011
-------------------------------------------------------------------------

1
open_mw_lib $_mw_lib
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_prim_050504 (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
	6 (Main Library) <==> 7 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 10
	Main Library (khu_sensor_pad_03_place_opt)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
	Main Library (khu_sensor_pad_03_place_opt)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
{khu_sensor_pad_03_place_opt}
remove_mw_cel 	[remove_from_collection [get_mw_cel *] [get_mw_cel $TOP_MODULE]] 	-all_versions -all_view -verbose
0
open_mw_cel $TOP_MODULE
Information: Opened "khu_sensor_pad.CEL;1" from "/home/graduation_project3/2015103977/khu_sensor/Back_End/mw_db/khu_sensor_pad_03_place_opt" library. (MWUI-068)
{khu_sensor_pad}
link
1
current_design $TOP_MODULE
khu_sensor_pad
# Setting up Time constraints
remove_ideal_network -all
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb'
Loading db file '/home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/gtech.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/standard.sldb'
Information: linking reference library : /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_prim_050504. (PSYN-878)
Information: linking reference library : /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_power_6lm_070420. (PSYN-878)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_wst_105_p125' technology 
	library is missing in the '/home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Information: linking reference library : /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_io_6lm_071011. (PSYN-878)
Warning: The 'cgnd1_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd1_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd2_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd2_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd3_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd3_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd4_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd4_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd6_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd6_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Note - message 'PSYN-039' limit (5) exceeded.  Remainder will be suppressed.
Note - message 'PSYN-024' limit (5) exceeded.  Remainder will be suppressed.
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Information: Loading local_link_library attribute {std150e_wst_105_p125.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (111 designs)             khu_sensor_pad.CEL, etc
  std150e_wst_105_p125 (library) /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db
  dw_foundation.sldb (library) /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb
  std150e_wst_105_p125 (library) /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db

1
# Read scenario file
# TODO make scenario!
# On behalf of making scenarino, source sdc file
remove_sdc
1
remove_scenario -all
1
#source $ICC_MCMM_SCENARIOS_FILE
#set_active_scenario $FP_SCN
sh sed -i 's/ ${STD_WST}/ ${STD_WST}.db:${STD_WST}/' $FUNC1_SDC
# Instead of scenario
source $FUNC1_SDC
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Using operating conditions 'V105WTP1250' found in library 'std150e_wst_105_p125'.
Using operating conditions 'V135BTN0400' found in library 'std150e_bst_135_n040'.
Warning: Object 'link27' is invalid. It must be a pin of a leaf cell or a port. (OPT-812)
Warning: Object 'link48' is invalid. It must be a pin of a leaf cell or a port. (OPT-812)
Warning: Object 'link234' is invalid. It must be a pin of a leaf cell or a port. (OPT-812)
Warning: Object 'link4425' is invalid. It must be a pin of a leaf cell or a port. (OPT-812)
Warning: Object 'link4571' is invalid. It must be a pin of a leaf cell or a port. (OPT-812)
Warning: Object 'link4736' is invalid. It must be a pin of a leaf cell or a port. (OPT-812)
Warning: Object 'link4815' is invalid. It must be a pin of a leaf cell or a port. (OPT-812)
Warning: Object 'link4852' is invalid. It must be a pin of a leaf cell or a port. (OPT-812)
Warning: Object 'link4494' is invalid. It must be a pin of a leaf cell or a port. (OPT-812)
Warning: Object 'link518' is invalid. It must be a pin of a leaf cell or a port. (OPT-812)
Warning: Object 'link1302' is invalid. It must be a pin of a leaf cell or a port. (OPT-812)
Warning: Object 'link3085' is invalid. It must be a pin of a leaf cell or a port. (OPT-812)
Warning: Object 'link165' is invalid. It must be a pin of a leaf cell or a port. (OPT-812)
1
set_tlu_plus_files 	-max_tluplus $TLUP_MAX_FILE 	-min_tluplus $TLUP_MIN_FILE 	-tech2itf_map $MAP_FILE
1
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "    Check consistency between the Milkyway library and the TLUPlus     "
    Check consistency between the Milkyway library and the TLUPlus     
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
check_tlu_plus_files

Sanity check for TLU+ vs MW-Tech files:
 max_tlu+: /home/graduation_project3/2015103977/khu_sensor/Back_End/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup
 min_tlu+: /home/graduation_project3/2015103977/khu_sensor/Back_End/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_BST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup
 mapping_file: /home/graduation_project3/2015103977/khu_sensor/Back_End/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/MAP/L13_CELL_6LM.map
 max_emul_tlu+: **NONE**
 min_emul_tlu+: **NONE**
 MW design lib: khu_sensor_pad_03_place_opt

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
1
#Fixing the locations of the hard macros
if { [all_macro_cells] != "" } {
         set_dont_touch_placement [all_macro_cells]
    }
#Inout optimization
if { !$INOUT_OPT } {
	set_false_path -from [all_inputs]
	set_false_path -to [all_outputs]
}
# Optimization Common Session Options - set in all sessions
source ./icc_scripts/common_place_opt_env.tcl
***********************************************************************
                                                                       
                      common_place_opt_env.tcl                         
                                                                       
***********************************************************************
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
***********************************************************************
                                                                       
                   130nm_ocv_margin.pnr.tcl                            
                                                                       
***********************************************************************
Current design is 'khu_sensor_pad'.
Information: Updating graph... (UID-83)
Current design is 'khu_sensor_pad'.
1
source ./icc_scripts/rules/shield_130nm_rule.tcl
Information: creating wire rule 'shield_130nm_rule'...
================================================================================

Nondefault routing rule name ( shield_130nm_rule ):
================================================================================

   Layers:
   ----------------------------------------------------------------------------
   layer     width     spacing   Extension      shield_width   shield_spacing
   ----------------------------------------------------------------------------
   MET1      160       160       DEFAULT        0              0
   MET2      200       200       DEFAULT        0              0
   MET3      200       200       DEFAULT        200            200
   MET4      200       200       DEFAULT        200            200
   MET5      200       200       DEFAULT        200            400
   MET6      440       440       DEFAULT        440            800

   Spacing weights:
   ----------------------------------------------------------------------------
   layer     spacing   weight    spc_len_thresh
   ----------------------------------------------------------------------------
   MET1      160       1.00      0
   MET2      200       1.00      0
   MET3      200       1.00      0
   MET4      200       1.00      0
   MET5      200       1.00      0
   MET6      440       1.00      0

   Vias:

   Same net spacing:
   ----------------------------------------------------------------------------
   layer1    layer2    spacing   is_stack
   ----------------------------------------------------------------------------

Info: Total 1 nondrules are reported
1
set_clock_tree_options -clock_trees [all_clocks] 	-routing_rule shield_130nm_rule -layer_list "MET3 MET4"
clock: clk
clock: clk_pad
clock: clk_half
Setting CTS options for clock tree 'i_CLK' rooted from pin i_CLK (net i_CLK)...
Setting CTS options for clock tree 'pad29/YN' rooted from pin pad29/YN (net w_clk_p)...
Warning: Pin khu_sensor_top/divider_by_2/o_CLK_DIV_2 is a hierarchical port...
Setting CTS options for clock tree 'khu_sensor_top/divider_by_2/o_CLK_DIV_2' rooted from pin khu_sensor_top/divider_by_2/o_CLK_DIV_2 (net khu_sensor_top/w_CLOCK_HALF)...
1
# Unplace all standard cells except for tap and well_edge cells
remove_placement -object_type standard_cell
1
# Improved congestion analysis by using Global Route info
if { $GL_BASED_PLACE } {
	set placer_enable_enhanced_router true
	set placer_enable_high_effort_congestion true
} else {
	set placer_enable_enhanced_router false
	set placer_enable_high_effort_congestion false
}
true
# Placement Optimization
if {$LEAKAGE_POWER_PLACE} {
	#Optimize Power
	if {$ICC_STRATEGY == "ttr" } {
		place_opt -effort low -power
	}
	if {$ICC_STRATEGY == "qor" } {
             place_opt -congestion -area_recovery -effort $qor_effort -power
        }
} else {
	#Default place_opt
	if {$ICC_STRATEGY == "ttr" } {
		place_opt -effort low
	}
	if {$ICC_STRATEGY == "qor" } {
		place_opt -congestion -area_recovery -effort $qor_effort
        }
}

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : high
POPT:  Congestion removal                   : Yes
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : Yes
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : Yes
POPT:  Optimize power mode                  : Leakage
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------

Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'CLK_OUT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Warning: Net 'i_CLK' is connected to a pad cell and other cells. (PSYN-086)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: The target library  has 1 Vth group. VT classification is based on area-leakage and the estimated accuracy is above 80%. (ROPT-028)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)

TLU+ File = /home/graduation_project3/2015103977/khu_sensor/Back_End/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup
TLU+ File = /home/graduation_project3/2015103977/khu_sensor/Back_End/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_BST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer MET1 : 0.00026 0.00023 (RCEX-011)
Information: Library Derived Res for layer MET1 : 0.00061 0.00031 (RCEX-011)
Information: Library Derived Cap for layer MET2 : 0.0003 0.00026 (RCEX-011)
Information: Library Derived Res for layer MET2 : 0.00038 0.00019 (RCEX-011)
Information: Library Derived Cap for layer MET3 : 0.00033 0.00029 (RCEX-011)
Information: Library Derived Res for layer MET3 : 0.00038 0.00019 (RCEX-011)
Information: Library Derived Cap for layer MET4 : 0.0003 0.00026 (RCEX-011)
Information: Library Derived Res for layer MET4 : 0.00038 0.00019 (RCEX-011)
Information: Library Derived Cap for layer MET5 : 0.00033 0.00029 (RCEX-011)
Information: Library Derived Res for layer MET5 : 0.00038 0.00019 (RCEX-011)
Information: Library Derived Cap for layer MET6 : 0.00024 0.00022 (RCEX-011)
Information: Library Derived Res for layer MET6 : 0.00014 7.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00029 0.00026 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0005 0.00025 (RCEX-011)
Information: Library Derived Vertical Cap : 0.0003 0.00026 (RCEX-011)
Information: Library Derived Vertical Res : 0.00038 0.00019 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0015 0.00077 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Warning: Scan DEF information is required. (PSYN-1099)
...17%...33%...50%...67%...83%...100% done.

  Coarse Placement Complete
  --------------------------

Information: Setting a dont_touch attribute on net 'CLK_OUT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Warning: Net 'i_CLK' is connected to a pad cell and other cells. (PSYN-086)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)

 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
 Collecting Buffer Trees ... Found 3382

 Processing Buffer Trees ... 

    [339]  10% ...
    [678]  20% ...
    [1017]  30% ...
    [1356]  40% ...
Warning: New port 'khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_133_2142/IN0' is generated to sub_module 'khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_133_2142' as an additional of original port 'khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_43_133_2142/I3'. (PSYN-850)
Warning: New port 'khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_43_133_2142/IN0' is generated to sub_module 'khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_43_133_2142' as an additional of original port 'khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_43_133_2142/I3'. (PSYN-850)
Warning: New port 'khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_43_133_2142/IN0' is generated to sub_module 'khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_43_133_2142' as an additional of original port 'khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_43_133_2142/I3'. (PSYN-850)
Warning: New port 'khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_43_133_2142/IN0' is generated to sub_module 'khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_43_133_2142' as an additional of original port 'khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_43_133_2142/I3'. (PSYN-850)
Warning: New port 'khu_sensor_top/ads1292_filter/iir_hpf/mult/IN0' is generated to sub_module 'khu_sensor_top/ads1292_filter/iir_hpf/mult' as an additional of original port 'khu_sensor_top/ads1292_filter/iir_hpf/mult/i_RST'. (PSYN-850)
Warning: New port 'khu_sensor_top/ads1292_filter/iir_notch/add_2/IN0' is generated to sub_module 'khu_sensor_top/ads1292_filter/iir_notch/add_2' as an additional of original port 'khu_sensor_top/ads1292_filter/iir_notch/add_2/i_RST'. (PSYN-850)
    [1695]  50% ...
Warning: New port 'khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/IN0' is generated to sub_module 'khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1' as an additional of original port 'khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/b[23]'. (PSYN-850)
Warning: New port 'khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/IN0' is generated to sub_module 'khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1' as an additional of original port 'khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/b[23]'. (PSYN-850)
    [2034]  60% ...
Warning: New port 'khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/IN1' is generated to sub_module 'khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1' as an additional of original port 'khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/b[14]'. (PSYN-850)
Warning: New port 'khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/IN0' is generated to sub_module 'khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1' as an additional of original port 'khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/b[8]'. (PSYN-850)
Warning: New port 'khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/IN1' is generated to sub_module 'khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1' as an additional of original port 'khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/b[23]'. (PSYN-850)
Warning: New port 'khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/IN0' is generated to sub_module 'khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1' as an additional of original port 'khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/b[20]'. (PSYN-850)
Warning: New port 'khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/IN1' is generated to sub_module 'khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1' as an additional of original port 'khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/b[23]'. (PSYN-850)
Warning: New port 'khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/IN2' is generated to sub_module 'khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1' as an additional of original port 'khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/b[2]'. (PSYN-850)
Warning: New port 'khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/IN3' is generated to sub_module 'khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1' as an additional of original port 'khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/b[5]'. (PSYN-850)
    [2373]  70% ...
Warning: New port 'khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/IN0' is generated to sub_module 'khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1' as an additional of original port 'khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/b[5]'. (PSYN-850)
Warning: New port 'khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/IN0' is generated to sub_module 'khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1' as an additional of original port 'khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/b[23]'. (PSYN-850)
Warning: New port 'khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/IN1' is generated to sub_module 'khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1' as an additional of original port 'khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/b[2]'. (PSYN-850)
Warning: New port 'khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/IN1' is generated to sub_module 'khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1' as an additional of original port 'khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/b[2]'. (PSYN-850)
Warning: New port 'khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/IN2' is generated to sub_module 'khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1' as an additional of original port 'khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/b[23]'. (PSYN-850)
Warning: New port 'khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/IN4' is generated to sub_module 'khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1' as an additional of original port 'khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/b[20]'. (PSYN-850)
Warning: New port 'khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/IN2' is generated to sub_module 'khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1' as an additional of original port 'khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/b[11]'. (PSYN-850)
    [2712]  80% ...
    [3051]  90% ...
    [3382] 100% Done ...


Information: Automatic high-fanout synthesis deletes 1067 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 2923 new cells. (PSYN-864)

Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)

Information: Analyzing channel congestion ... 
Information: Congestion analysis found 0 buffer-trees to rebuild


  ------------------------------------------
  Not appropriate to run layer optimization.
  ------------------------------------------


Information: Setting a dont_touch attribute on net 'CLK_OUT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Warning: Net 'i_CLK' is connected to a pad cell and other cells. (PSYN-086)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)



  Design  WNS: 4.96  TNS: 488.91  Number of Violating Paths: 287

  Nets with DRC Violations: 1061
  Total moveable cell area: 607502.5
  Total fixed cell area: 1634925.6
  Total physical cell area: 2242428.1
  Core area: (537620 497620 3462300 3500020)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:26  103514.7      4.96     488.9  383078.4                              0.1553


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_net_length)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:27  103514.7      4.96     488.9  383078.4                              0.1553
    0:00:27  103598.0      4.96     488.2  383075.2                              0.1555
    0:00:28  103709.7      4.53     468.0  371240.0                              0.1562
    0:00:28  103763.0      4.53     467.7  371238.9                              0.1562
    0:00:28  103828.4      4.53     467.5  353265.6 khu_sensor_top/n28           0.1564
    0:00:30  103917.7      4.53     467.5  257597.5 khu_sensor_top/ads1292_filter/iir_notch/n1401    0.1546
    0:00:33  104223.0      4.43     465.3  162409.5 khu_sensor_top/ads1292_filter/iir_notch/add_2/n151    0.1547
    0:00:35  104748.7      4.43     460.5  102040.2 khu_sensor_top/ads1292_filter/iir_hpf/mult/n62    0.1568
    0:00:37  106328.0      4.28     454.5   34467.5                              0.1673


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:38  106328.0      4.28     454.5   34467.5                              0.1673
    0:00:40  106919.4      2.52     261.3   30650.6                              0.1716
    0:00:41  107345.7      2.05     220.8   27826.7                              0.1745
    0:00:43  107728.4      1.92     171.8   22409.3                              0.1772
    0:00:45  108067.7      1.92     153.5   20722.4                              0.1797
    0:00:46  108464.0      1.92     104.6   19539.2                              0.1830
    0:00:48  108836.4      1.92      56.3   18492.1                              0.1861
    0:00:49  108906.7      1.74      52.7   16837.2 khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_49_/D    0.1866
    0:00:49  108989.7      1.60      49.6   16337.1 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.1871
    0:00:50  109053.4      1.56      48.8   16337.0 khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_49_/D    0.1874
    0:00:50  109114.0      1.53      47.9   16336.9 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D    0.1877
    0:00:51  109181.4      1.49      46.4   16336.9 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.1881
    0:00:51  109265.4      1.47      45.5   16336.9 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.1885
    0:00:52  109366.0      1.42      44.3   16337.4 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.1889
    0:00:52  109429.7      1.39      43.2   16337.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.1892
    0:00:53  109486.7      1.37      42.2   16337.4 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.1894
    0:00:53  109556.7      1.33      41.3   16337.4 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.1898
    0:00:54  109602.7      1.31      40.5   16337.5 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D    0.1899
    0:00:54  109645.4      1.28      39.8   16337.5 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.1901
    0:00:54  109722.0      1.26      39.0   16337.2 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D    0.1905
    0:00:55  109781.7      1.24      38.8   13483.4 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.1909
    0:00:56  109834.0      1.22      37.7   13483.4 khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_49_/D    0.1911
    0:00:56  109876.7      1.19      36.9   13483.4 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D    0.1914
    0:00:57  109952.0      1.18      36.1   13483.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D    0.1918
    0:00:57  110062.0      1.16      35.0   13483.8 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.1921
    0:00:58  110121.4      1.13      34.2   13483.8 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.1924
    0:00:58  110188.4      1.11      33.3   13112.7 khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_49_/D    0.1927
    0:00:59  110267.7      1.09      32.8   13112.7 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.1931
    0:00:59  110346.4      1.07      30.8   12850.0 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.1933
    0:01:00  110424.0      1.07      29.5   12850.1 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D    0.1936
    0:01:01  110472.4      1.07      28.1   12850.1 khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_49_/D    0.1937
    0:01:01  110560.7      1.07      27.0   11259.8 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D    0.1942
    0:01:02  110663.7      1.07      25.9   10735.9 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D    0.1947
    0:01:03  110758.0      1.07      24.9    4792.2 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.1952
    0:01:03  110841.0      1.07      24.0    4792.2 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D    0.1956
    0:01:04  110958.4      1.07      22.7    4792.5 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.1962
    0:01:05  111102.7      1.07      21.5    4004.1 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D    0.1969
    0:01:06  111180.0      1.07      20.7    3855.6 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D    0.1973
    0:01:06  111259.7      1.07      20.0    3855.6 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_49_/D    0.1976
    0:01:07  111340.4      1.07      18.8    3855.6 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D    0.1979
    0:01:07  111432.7      1.07      18.0    3696.0 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D    0.1983
    0:01:08  111535.4      1.07      16.8    3696.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D    0.1986
    0:01:09  111653.4      1.07      16.0    3546.7 khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_49_/D    0.1991
    0:01:09  111774.0      1.07      15.1    3546.7 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.1996
    0:01:10  111852.0      1.07      14.4    3546.6 khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_49_/D    0.1999
    0:01:11  111945.7      1.07      14.1    3547.0 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_49_/D    0.2004
    0:01:11  111999.4      0.93      13.8    3547.0 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2007
    0:01:12  112018.4      0.93      13.5    3546.8 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D    0.2008
    0:01:12  112029.4      0.93      13.1    3546.8 khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_49_/D    0.2009
    0:01:12  112050.0      0.93      13.1    3546.8 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D    0.2010
    0:01:12  112072.0      0.93      12.6    3547.2 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2011
    0:01:13  112097.0      0.93      12.5    3547.2 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D    0.2012
    0:01:13  112131.4      0.93      12.3    3353.0 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D    0.2014
    0:01:14  112153.4      0.93      12.1    3352.9 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2015
    0:01:14  112168.0      0.93      12.0    3352.9 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D    0.2015
    0:01:14  112187.7      0.93      11.7    3352.9 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D    0.2016
    0:01:15  112214.0      0.93      11.5    3352.9 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D    0.2018
    0:01:15  112228.0      0.93      11.5    3352.9 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2018
    0:01:15  112255.0      0.93      11.2    3352.9 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D    0.2020
    0:01:16  112281.0      0.93      11.0    3352.9 khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_49_/D    0.2021
    0:01:16  112306.0      0.93      10.8    3352.8 khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_49_/D    0.2023
    0:01:16  112319.4      0.93      10.6    3352.8 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D    0.2023
    0:01:17  112317.4      0.93      10.6    3352.8 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D    0.2023
    0:01:17  112339.7      0.93      10.4    3352.8 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.2024
    0:01:17  112366.4      0.93      10.2    3352.8 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2026
    0:01:18  112365.7      0.93      10.0    3352.9 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D    0.2025
    0:01:18  112393.0      0.93       9.9    3352.9 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D    0.2026
    0:01:18  112409.7      0.93       9.8    3352.9 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_49_/D    0.2027
    0:01:19  112434.7      0.93       9.7    3352.9 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2029
    0:01:19  112456.0      0.93       9.5    3352.9 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2030
    0:01:19  112482.7      0.93       9.4    3352.9 khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_49_/D    0.2031
    0:01:20  112520.7      0.93       9.2    3352.9 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.2032
    0:01:20  112529.7      0.93       9.0    3352.9 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D    0.2033
    0:01:20  112554.4      0.93       8.8    3352.8 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.2035
    0:01:21  112568.7      0.93       8.7    3352.8 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2036
    0:01:21  112581.7      0.93       8.6    3352.8 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.2036
    0:01:21  112601.7      0.93       8.5    3352.8 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2038
    0:01:22  112627.7      0.93       8.3    3352.8 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2040
    0:01:22  112642.7      0.93       8.2    3352.8 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D    0.2040
    0:01:23  112659.7      0.93       8.1    3352.8 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D    0.2041
    0:01:23  112706.0      0.93       7.9    3352.8 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2043
    0:01:23  112736.4      0.93       7.8    3352.8 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_49_/D    0.2045
    0:01:24  112774.0      0.93       7.6    3352.8 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.2047
    0:01:24  112794.4      0.93       7.6    2877.0 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_49_/D    0.2048
    0:01:25  112805.0      0.93       7.4    2876.9 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.2049
    0:01:25  112817.7      0.93       7.3    2876.9 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.2049
    0:01:25  112826.4      0.93       7.2    2876.9 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D    0.2050
    0:01:26  112848.4      0.93       7.0    2876.9 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D    0.2051
    0:01:26  112902.7      0.93       6.8    2476.6 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2054
    0:01:26  112929.4      0.93       6.7    2476.6 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D    0.2055
    0:01:27  112966.7      0.93       6.6    2070.9 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D    0.2057
    0:01:27  112995.4      0.93       6.4    2071.0 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.2058
    0:01:27  113009.7      0.93       6.3    2070.9 khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_49_/D    0.2058
    0:01:28  113040.0      0.93       6.2    2070.9 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D    0.2060
    0:01:28  113062.4      0.93       6.0    2070.9 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D    0.2062
    0:01:29  113094.0      0.93       5.9    2070.9 khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg_49_/D    0.2064
    0:01:29  113123.7      0.93       5.7    2070.9 khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg_49_/D    0.2066
    0:01:30  113166.4      0.93       5.5    2071.2 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_49_/D    0.2068
    0:01:30  113182.7      0.93       5.4    2071.2 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.2069
    0:01:30  113235.4      0.93       5.3    2071.2 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.2071
    0:01:31  113267.0      0.93       5.1    2071.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D    0.2073
    0:01:31  113284.4      0.93       5.0    2071.2 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2074
    0:01:31  113309.4      0.93       5.0    2071.2 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.2075
    0:01:32  113343.4      0.93       4.9    2041.9 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_49_/D    0.2077
    0:01:32  113380.0      0.93       4.8    2042.0 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2080
    0:01:32  113407.0      0.93       4.7    2042.0 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_49_/D    0.2082
    0:01:33  113441.0      0.93       4.5    2042.0 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D    0.2084
    0:01:33  113491.4      0.93       4.4    2042.0 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.2086
    0:01:34  113523.4      0.93       4.2    2042.0 khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg_49_/D    0.2088
    0:01:34  113549.7      0.93       4.2    2042.0 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.2090
    0:01:34  113563.0      0.93       4.1    2042.0 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D    0.2091
    0:01:35  113580.0      0.93       4.1    2042.0 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2092
    0:01:35  113612.0      0.93       4.0    2042.1 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.2094
    0:01:36  113611.0      0.93       4.0    2042.1 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_49_/D    0.2094
    0:01:36  113628.7      0.93       4.0    2042.1 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D    0.2095
    0:01:36  113661.4      0.93       3.9    2042.1 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D    0.2097
    0:01:37  113682.7      0.93       3.8    2042.1 khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_49_/D    0.2098
    0:01:37  113704.0      0.93       3.8    2042.1 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D    0.2100
    0:01:37  113719.7      0.93       3.7    2042.1 khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg_49_/D    0.2100
    0:01:38  113730.7      0.93       3.7    2042.1 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2101
    0:01:38  113783.4      0.93       3.6    2042.1 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D    0.2103
    0:01:39  113825.7      0.93       3.5    2042.1 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2106
    0:01:39  113859.4      0.93       3.4    2042.1 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2107
    0:01:39  113923.4      0.93       3.3    2042.1 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_49_/D    0.2111
    0:01:40  113961.0      0.93       3.2    2042.1 khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_49_/D    0.2113
    0:01:40  114005.7      0.93       3.2    2042.1 khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_49_/D    0.2115
    0:01:41  114042.4      0.93       3.0    2042.1 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D    0.2117
    0:01:41  114076.7      0.93       2.9    2042.1 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2118
    0:01:42  114118.4      0.93       2.8    2042.1 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D    0.2120
    0:01:42  114131.4      0.93       2.8    2042.1 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D    0.2121
    0:01:42  114165.4      0.93       2.7    2042.1 khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg_49_/D    0.2123
    0:01:42  114185.7      0.93       2.7    2042.1 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2123
    0:01:43  114209.0      0.93       2.6    2042.1 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D    0.2124
    0:01:43  114212.4      0.93       2.5    2042.1                              0.2124
    0:01:43  114217.0      0.93       2.4    2042.1                              0.2124
    0:01:44  114223.4      0.93       2.4    2042.1                              0.2125
    0:01:44  114227.7      0.93       2.3    2042.4                              0.2125
    0:01:44  114264.4      0.93       2.2    2042.4                              0.2128
    0:01:44  114269.7      0.93       2.2    2042.4                              0.2128
    0:01:45  114296.7      0.93       2.1    2042.4                              0.2131
    0:01:45  114314.4      0.93       2.0    2042.4                              0.2132
    0:01:45  114330.4      0.93       1.9    2042.4                              0.2133
    0:01:46  114339.4      0.93       1.9    2042.4                              0.2133
    0:01:46  114363.0      0.93       1.8    2042.4                              0.2135
    0:01:46  114393.0      0.93       1.7    2042.4                              0.2137
    0:01:47  114412.7      0.93       1.6    2042.4                              0.2138
    0:01:47  114468.0      0.93       1.4    2042.4                              0.2142
    0:01:48  114511.0      0.93       1.3    2042.4                              0.2145
    0:01:48  114518.0      0.93       1.2    2042.4                              0.2146
    0:01:58  112759.4      0.93       1.3    1310.7                              0.2072
    0:01:58  112759.4      0.93       1.3    1310.7                              0.2072
    0:01:58  112759.4      0.93       1.3    1310.7                              0.2072


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.93  TNS: 1.26  Number of Violating Paths: 7

  Nets with DRC Violations: 26
  Total moveable cell area: 651433.2
  Total fixed cell area: 1634925.6
  Total physical cell area: 2286358.8
  Core area: (537620 497620 3462300 3500020)


  No hold constraints



Information: Setting a dont_touch attribute on net 'CLK_OUT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Warning: Net 'i_CLK' is connected to a pad cell and other cells. (PSYN-086)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)



  Beginning Coarse Placement (Congestion Driven)
  ---------------------------------------------

Information: The application variable "zrt_max_parallel_computations" overrides the "set_host_options -max_cores" option.  (ZRT-452)
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Information: Using 1 threads for routing. (ZRT-444)
Warning: Scan DEF information is required. (PSYN-1099)
Warning: Scan DEF information is required. (PSYN-1099)
56%...67%...78%...89%...100% done.
Information: The application variable "zrt_max_parallel_computations" overrides the "set_host_options -max_cores" option.  (ZRT-452)
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Information: Using 1 threads for routing. (ZRT-444)
Information: The application variable "zrt_max_parallel_computations" overrides the "set_host_options -max_cores" option.  (ZRT-452)
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Information: Using 1 threads for routing. (ZRT-444)
Warning: Scan DEF information is required. (PSYN-1099)
Warning: Scan DEF information is required. (PSYN-1099)
56%...67%...78%...89%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 834 horizontal rows
    4 hard placement blockages
    1 route guides
    857 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Mon Aug 31 22:28:49 2020
****************************************
Std cell utilization: 6.29%  (338278/(5543598-163098))
(Non-fixed + Fixed)
Std cell utilization: 6.29%  (338278/(5543598-163098))
(Non-fixed only)
Chip area:            5543598  sites, bbox (537.62 497.62 3462.30 3500.02) um
Std cell area:        338278   sites, (non-fixed:338278 fixed:0)
                      31528    cells, (non-fixed:31528  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  163098   sites, (excluding fixed std cells)
                      163098   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       207 
Avg. std cell width:  5.02 um 
Site array:           unit     (width: 0.44 um, height: 3.60 um, rows: 834)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Mon Aug 31 22:28:49 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
MET1       partial     7.20        1.80        via additive      ---
MET2       partial     7.20        1.80        via additive      ---
MET3       partial     10000.00    10000.00    via additive      ---
MET4       none          ---         ---       via additive      ---
MET5       none          ---         ---       via additive      ---
MET6       none          ---         ---       via additive      ---
Legalizing 31528 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.3 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.3 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.3 sec)
Legalization complete (4 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Mon Aug 31 22:28:54 2020
****************************************

avg cell displacement:    0.937 um ( 0.26 row height)
max cell displacement:    3.598 um ( 1.00 row height)
std deviation:            0.515 um ( 0.14 row height)
number of cell moved:     31528 cells (out of 31528 cells)

Total 0 cells has large displacement (e.g. > 10.800 um or 3 row height)

Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)

Information: Analyzing channel congestion ... 
Information: Congestion analysis found 0 buffer-trees to rebuild




Information: Setting a dont_touch attribute on net 'CLK_OUT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Warning: Net 'i_CLK' is connected to a pad cell and other cells. (PSYN-086)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)



  Design  WNS: 0.65  TNS: 5.83  Number of Violating Paths: 25

  Nets with DRC Violations: 624
  Total moveable cell area: 651433.2
  Total fixed cell area: 1634925.6
  Total physical cell area: 2286358.8
  Core area: (537620 497620 3462300 3500020)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:51  112759.4      0.65       5.8   81907.1                              0.2072
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
    0:03:53  112785.0      0.63       4.4   80498.0 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2072
    0:03:53  112792.4      0.63       4.1   80498.0 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2073
    0:03:54  112800.4      0.63       4.0   80275.7 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2073
    0:03:54  112820.7      0.63       3.7   80275.7 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2074
    0:03:55  112843.4      0.63       3.2   79955.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D    0.2075
    0:03:55  112848.0      0.63       3.1   79955.4 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.2075
    0:03:55  112866.0      0.63       2.9   79778.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D    0.2075
    0:03:56  112874.7      0.63       2.9   79778.4 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2076
    0:03:56  112886.7      0.63       2.8   79778.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D    0.2076
    0:03:56  112900.4      0.63       2.7   78275.8 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.2077
    0:03:57  112912.4      0.63       2.6   78275.8 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.2077
    0:03:57  112929.7      0.63       2.5   78275.8 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D    0.2078
    0:03:58  112926.7      0.63       2.5   78275.8 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D    0.2077
    0:03:58  112969.0      0.63       2.4   77893.7 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.2079
    0:03:59  112992.4      0.63       2.3   77893.7 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2080
    0:04:00  112992.7      0.63       2.3   77893.7 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.2080
    0:04:00  113014.4      0.63       2.2   76400.9 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2081
    0:04:01  113020.7      0.63       2.1   76400.9 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2081
    0:04:01  113036.0      0.63       2.1   75539.6 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D    0.2082
    0:04:02  113055.0      0.63       2.0   75539.6 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D    0.2083
    0:04:03  113056.4      0.63       2.0   75539.6 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D    0.2083
    0:04:03  113061.4      0.63       2.0   74920.4 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.2084
    0:04:04  113060.7      0.63       2.0   74920.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D    0.2084
    0:04:04  113071.7      0.63       1.9   74920.4 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.2084
    0:04:05  113071.7      0.63       1.7   73874.8 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.2084
    0:04:05  113083.7      0.63       1.7   73874.6 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D    0.2084
    0:04:06  113107.7      0.63       1.7   73874.7 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.2085
    0:04:06  113115.4      0.63       1.6   73874.8 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.2086
    0:04:08  113120.4      0.63       1.5   72512.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D    0.2086
    0:04:09  113120.7      0.63       1.5   72512.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.2086
    0:04:10  113121.7      0.63       1.5   72406.6 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.2086
    0:04:11  113122.7      0.63       1.4   72406.6 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.2086
    0:04:12  113125.7      0.63       1.4   70055.1 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.2086
    0:04:13  113129.0      0.63       1.4   70055.1 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.2086
    0:04:13  113128.7      0.63       1.4   70055.1 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.2086
    0:04:14  113128.7      0.63       1.4   70055.1 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.2086
    0:04:15  113134.0      0.63       1.3   70055.1 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D    0.2086
    0:04:15  113141.7      0.63       1.3   69901.6 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D    0.2086
    0:04:16  113156.4      0.63       1.2   68658.0 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.2087
    0:04:16  113156.7      0.63       1.2   68658.0 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.2087
    0:04:17  113170.7      0.63       1.2   68531.9 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D    0.2088
    0:04:18  113175.0      0.63       1.2   68531.9 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.2088
    0:04:18  113203.4      0.63       1.1   68310.6 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D    0.2090
    0:04:19  113205.7      0.63       1.1   68310.6 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D    0.2089
    0:04:20  113206.0      0.63       1.0   68310.6 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.2089
    0:04:21  113226.7      0.63       1.0   67841.8 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.2090
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
    0:04:23  113245.4      0.62       0.8   66938.9 UART_TXD                     0.2090
    0:04:24  113245.7      0.62       0.8   66938.9 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2090
    0:04:24  113257.0      0.62       0.8   66938.9 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D    0.2091
    0:04:25  113261.4      0.62       0.8   66938.9 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2091
    0:04:25  113261.4      0.62       0.8   66938.9 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D    0.2091
    0:04:25  113262.0      0.62       0.8   66938.9 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D    0.2091
    0:04:26  113266.4      0.62       0.8   66938.9 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.2091
    0:04:26  113268.7      0.62       0.8   66938.9 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.2092
    0:04:26  113279.0      0.62       0.7   66854.1 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.2092
    0:04:27  113289.0      0.62       0.7   66736.0 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2093
    0:04:27  113295.4      0.62       0.7   66736.0 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.2093
    0:04:27  113298.0      0.62       0.7   66526.7 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.2093
    0:04:28  113299.0      0.62       0.7   66156.5 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.2093
    0:04:28  113298.4      0.62       0.7   66156.5 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.2093
    0:04:29  113326.0      0.62       0.6   65399.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D    0.2094
    0:04:29  113328.0      0.62       0.6   65399.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D    0.2094
    0:04:29  113348.4      0.62       0.6   64191.4 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D    0.2095
    0:04:30  113360.7      0.62       0.6   63226.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.2096
    0:04:30  113362.7      0.62       0.6   63226.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.2096
    0:04:30  113368.4      0.62       0.6   63217.2                              0.2096


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_net_length)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:30  113368.4      0.62       0.6   63217.2                              0.2096
    0:04:32  113419.4      0.62       0.6   56904.4                              0.2103
    0:04:32  113489.0      0.62       0.6   53277.0                              0.2107
    0:04:32  113528.0      0.62       0.6   53273.4                              0.2108
    0:04:33  113631.4      0.62       0.6   40459.1 khu_sensor_top/ads1292_filter/iir_hpf/mult/n260    0.2110
    0:04:34  113944.4      0.62       0.6   14204.7                              0.2123


  Beginning Area-Recovery Phase  (max_area 16000000)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:34  113944.4      0.62       0.6   14204.7                              0.2123
    0:04:34  113944.4      0.62       0.6   14204.7                              0.2123
    0:04:43  112875.4      0.62       0.9   13224.4                              0.2079
    0:04:44  112875.4      0.62       0.9   13224.4                              0.2079
    0:04:44  112878.7      0.62       0.8   13224.4                              0.2079
    0:04:44  112878.7      0.62       0.8   13224.4                              0.2079
    0:04:45  112878.7      0.62       0.8   13224.4                              0.2079
    0:04:57  107028.0      0.62       1.0     690.6                              0.1930
    0:04:57  107028.0      0.62       1.0     690.6                              0.1930
    0:04:58  106956.0      0.62       1.2     690.6                              0.1927
    0:04:58  106956.0      0.62       1.2     690.6                              0.1927
    0:04:58  106956.0      0.62       1.2     690.6                              0.1927
    0:04:58  106956.0      0.62       1.2     690.6                              0.1927
    0:04:58  106965.7      0.62       1.1     690.6                              0.1928
    0:04:58  106993.0      0.62       1.0     690.6                              0.1929
    0:04:58  107006.7      0.62       0.9     690.6                              0.1929
    0:04:59  107041.4      0.62       0.7     690.6                              0.1929
    0:04:59  107048.0      0.62       0.7     690.6                              0.1930
    0:04:59  107074.7      0.62       0.6     690.6 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.1931
    0:05:00  107078.7      0.62       0.6     690.6                              0.1931
    0:05:00  107078.7      0.62       0.6     690.6                              0.1931
    0:05:00  107078.7      0.62       0.6     690.6                              0.1931
    0:05:00  107078.7      0.62       0.6     690.6                              0.1931
    0:05:00  107078.7      0.62       0.6     690.6                              0.1931
    0:05:00  107078.7      0.62       0.6     690.6                              0.1931
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1) (Congestion Driven)
  -----------------------------------------------------

Information: The application variable "zrt_max_parallel_computations" overrides the "set_host_options -max_cores" option.  (ZRT-452)
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Information: Using 1 threads for routing. (ZRT-444)
58%...67%...75%...83%...92%...100% done.
Information: The application variable "zrt_max_parallel_computations" overrides the "set_host_options -max_cores" option.  (ZRT-452)
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Information: Using 1 threads for routing. (ZRT-444)
Information: The application variable "zrt_max_parallel_computations" overrides the "set_host_options -max_cores" option.  (ZRT-452)
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Information: Using 1 threads for routing. (ZRT-444)
58%...67%...75%...83%...92%...100% done.
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)

Information: Analyzing channel congestion ... 
Information: Congestion analysis found 0 buffer-trees to rebuild


[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 834 horizontal rows
    4 hard placement blockages
    1 route guides
    857 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Mon Aug 31 22:31:47 2020
****************************************
Std cell utilization: 5.97%  (321236/(5543598-163098))
(Non-fixed + Fixed)
Std cell utilization: 5.97%  (321236/(5543598-163098))
(Non-fixed only)
Chip area:            5543598  sites, bbox (537.62 497.62 3462.30 3500.02) um
Std cell area:        321236   sites, (non-fixed:321236 fixed:0)
                      31540    cells, (non-fixed:31540  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  163098   sites, (excluding fixed std cells)
                      163098   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       202 
Avg. std cell width:  4.96 um 
Site array:           unit     (width: 0.44 um, height: 3.60 um, rows: 834)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Mon Aug 31 22:31:47 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
MET1       partial     7.20        1.80        via additive      ---
MET2       partial     7.20        1.80        via additive      ---
MET3       partial     10000.00    10000.00    via additive      ---
MET4       none          ---         ---       via additive      ---
MET5       none          ---         ---       via additive      ---
MET6       none          ---         ---       via additive      ---
Legalizing 31540 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.2 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.2 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.2 sec)
Legalization complete (4 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Mon Aug 31 22:31:51 2020
****************************************

avg cell displacement:    0.926 um ( 0.26 row height)
max cell displacement:    3.561 um ( 0.99 row height)
std deviation:            0.513 um ( 0.14 row height)
number of cell moved:     31540 cells (out of 31540 cells)

Total 0 cells has large displacement (e.g. > 10.800 um or 3 row height)

Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.62  TNS: 5.01  Number of Violating Paths: 24

  Nets with DRC Violations: 404
  Total moveable cell area: 624438.6
  Total fixed cell area: 1634925.6
  Total physical cell area: 2259364.3
  Core area: (537620 497620 3462300 3500020)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------

Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:47  107078.7      0.62       5.0   44895.1                              0.1931
    0:06:47  107120.0      0.62       3.8   44096.5 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.1932
    0:06:48  107140.0      0.62       3.5   43006.6 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D    0.1933
    0:06:48  107170.7      0.62       3.3   43006.6 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.1933
    0:06:48  107203.4      0.62       3.2   42023.6 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.1935
    0:06:49  107238.7      0.62       3.0   41969.7 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.1936
    0:06:51  107249.0      0.62       3.0   41969.7 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.1937
    0:06:51  107253.0      0.62       3.0   40190.4 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_49_/D    0.1937
    0:06:51  107261.4      0.62       2.9   40190.4 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.1937
    0:06:51  107264.0      0.62       2.9   40190.4 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.1937
    0:06:52  107269.4      0.62       2.9   40190.4 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.1938
    0:06:52  107272.7      0.62       2.8   40190.4 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.1938
    0:06:53  107285.4      0.62       2.8   40190.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D    0.1938
    0:06:53  107294.0      0.62       2.7   39906.2 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.1938
    0:06:53  107297.4      0.62       2.7   39707.9 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_49_/D    0.1938
    0:06:53  107310.7      0.62       2.6   39310.8 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.1939
    0:06:54  107333.4      0.62       2.5   39310.8 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D    0.1940
    0:06:54  107381.0      0.62       2.4   38248.6 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.1942
    0:06:54  107404.0      0.62       2.4   37635.9 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.1943
    0:06:55  107418.4      0.62       2.3   36340.1 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D    0.1944
    0:06:55  107439.7      0.62       2.2   36340.1 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D    0.1945
    0:06:56  107452.0      0.62       2.2   34749.9 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.1946


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_net_length)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:58  107452.0      0.62       2.2   34749.9                              0.1946
    0:06:59  107545.4      0.62       2.2   32654.6                              0.1953
    0:06:59  107583.7      0.62       2.2   32651.8                              0.1954
    0:07:00  107868.4      0.62       2.2   13868.9 khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_49_/D    0.1965
    0:07:01  107902.7      0.62       2.1   13309.6 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.1967
    0:07:01  107952.4      0.62       1.9   12159.9 khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_49_/D    0.1969
    0:07:02  107962.7      0.62       1.9   12159.9 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.1969
    0:07:02  107984.0      0.62       1.7   12111.5 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.1970
    0:07:03  107986.7      0.62       1.7   12111.5 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D    0.1970
    0:07:04  107991.0      0.62       1.7   12111.5 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.1970
    0:07:05  107990.4      0.62       1.7   12111.5 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.1970
    0:07:05  107994.0      0.62       1.7   12111.5 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D    0.1970
    0:07:05  107998.7      0.62       1.7   12111.5 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.1971
    0:07:05  108001.0      0.62       1.7   12111.5 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.1971
    0:07:06  108015.7      0.62       1.7   12111.5 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.1972
    0:07:06  108020.7      0.62       1.6   11679.0 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.1972
    0:07:09  108016.4      0.62       1.6   11470.8 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.1972
    0:07:10  108042.7      0.62       1.5   11385.6 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D    0.1973
    0:07:12  108048.4      0.62       1.4   11385.6 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.1974
    0:07:12  108043.0      0.62       1.4   11385.6 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.1974
    0:07:13  108047.0      0.62       1.3   11385.6 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.1974
    0:07:14  108075.4      0.62       1.3   11385.6 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.1975
    0:07:15  108089.0      0.62       1.3   11385.6 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.1975
    0:07:16  108116.4      0.62       1.3   11385.6 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.1977
    0:07:17  108131.7      0.62       1.2   11385.6 khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg_49_/D    0.1977
    0:07:18  108144.7      0.62       1.2   11385.6 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D    0.1978
    0:07:19  108150.0      0.62       1.1   11385.6 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.1978
    0:07:21  108154.4      0.62       1.1   11385.6 khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_49_/D    0.1979
    0:07:22  108157.7      0.62       1.1   10828.6 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_48_/D    0.1979
    0:07:23  108215.0      0.62       1.1   10794.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_48_/D    0.1981
    0:07:25  108244.4      0.62       1.0   10535.8 khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg_49_/D    0.1982
    0:07:25  108270.7      0.62       1.0    9054.5 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.1983
    0:07:26  108287.0      0.62       1.0    9054.5 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_48_/D    0.1984
    0:07:28  108317.0      0.62       1.0    9054.5 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D    0.1985
    0:07:31  108339.4      0.62       0.9    9054.5 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D    0.1986
    0:07:32  108402.0      0.62       0.8    7833.2 khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg_49_/D    0.1989
    0:07:32  108480.4      0.62       0.7    7343.1 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D    0.1992
    0:07:33  108551.7      0.62       0.6    6524.4                              0.1995
    0:07:33  108551.7      0.62       0.6    6524.4                              0.1995
    0:07:33  108551.7      0.62       0.6    6524.4                              0.1995
    0:07:33  108551.7      0.62       0.6    6524.4                              0.1995
    0:07:33  108551.7      0.62       0.6    6524.4                              0.1995
    0:07:33  108551.7      0.62       0.6    6524.4                              0.1995
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 834 horizontal rows
    4 hard placement blockages
    1 route guides
    857 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Mon Aug 31 22:32:46 2020
****************************************
Std cell utilization: 6.05%  (325655/(5543598-163098))
(Non-fixed + Fixed)
Std cell utilization: 6.05%  (325655/(5543598-163098))
(Non-fixed only)
Chip area:            5543598  sites, bbox (537.62 497.62 3462.30 3500.02) um
Std cell area:        325655   sites, (non-fixed:325655 fixed:0)
                      32169    cells, (non-fixed:32169  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  163098   sites, (excluding fixed std cells)
                      163098   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       210 
Avg. std cell width:  5.04 um 
Site array:           unit     (width: 0.44 um, height: 3.60 um, rows: 834)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Mon Aug 31 22:32:46 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
MET1       partial     7.20        1.80        via additive      ---
MET2       partial     7.20        1.80        via additive      ---
MET3       partial     10000.00    10000.00    via additive      ---
MET4       none          ---         ---       via additive      ---
MET5       none          ---         ---       via additive      ---
MET6       none          ---         ---       via additive      ---
Legalizing 1202 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.5 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.5 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.5 sec)
Legalization complete (2 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Mon Aug 31 22:32:48 2020
****************************************

avg cell displacement:    1.520 um ( 0.42 row height)
max cell displacement:    3.600 um ( 1.00 row height)
std deviation:            0.552 um ( 0.15 row height)
number of cell moved:      1007 cells (out of 32169 cells)

Total 0 cells has large displacement (e.g. > 10.800 um or 3 row height)

Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.63  TNS: 0.75  Number of Violating Paths: 11

  Nets with DRC Violations: 130
  Total moveable cell area: 631438.3
  Total fixed cell area: 1634925.6
  Total physical cell area: 2266363.9
  Core area: (537620 497620 3462300 3500020)


  No hold constraints


  Timing and DRC Optimization (Stage 3)
  --------------------------------------

Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:44  108551.7      0.63       0.7   29315.5                              0.1995
    0:07:44  108561.7      0.63       0.7   29315.5 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.1995
    0:07:45  108585.0      0.63       0.6   26731.7 khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg_49_/D    0.1996
    0:07:45  108590.0      0.63       0.6   26731.7                              0.1996


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_net_length)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:45  108590.0      0.63       0.6   26731.7                              0.1996
    0:07:46  108744.7      0.62       0.6   15693.8                              0.2003
    0:07:46  108744.7      0.62       0.6   15693.8                              0.2003
    0:07:46  108744.7      0.62       0.6   15693.8                              0.2003
    0:07:47  108744.7      0.62       0.6   15693.8                              0.2003
    0:07:47  108744.7      0.62       0.6   15693.8                              0.2003
    0:07:47  108744.7      0.62       0.6   15693.8                              0.2003


  Beginning Area-Recovery Phase  (max_area 16000000)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:47  108744.7      0.62       0.6   15693.8                              0.2003
    0:07:47  108744.7      0.62       0.6   15693.8                              0.2003
    0:07:50  108270.4      0.62       0.6   14769.5                              0.1985
    0:07:50  108270.4      0.62       0.6   14769.5                              0.1985
    0:07:50  108271.4      0.62       0.6   14769.5                              0.1985
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 3) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 834 horizontal rows
    4 hard placement blockages
    1 route guides
    857 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Mon Aug 31 22:33:03 2020
****************************************
Std cell utilization: 6.04%  (324814/(5543598-163098))
(Non-fixed + Fixed)
Std cell utilization: 6.04%  (324814/(5543598-163098))
(Non-fixed only)
Chip area:            5543598  sites, bbox (537.62 497.62 3462.30 3500.02) um
Std cell area:        324814   sites, (non-fixed:324814 fixed:0)
                      31919    cells, (non-fixed:31919  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  163098   sites, (excluding fixed std cells)
                      163098   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       210 
Avg. std cell width:  5.04 um 
Site array:           unit     (width: 0.44 um, height: 3.60 um, rows: 834)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Mon Aug 31 22:33:03 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
MET1       partial     7.20        1.80        via additive      ---
MET2       partial     7.20        1.80        via additive      ---
MET3       partial     10000.00    10000.00    via additive      ---
MET4       none          ---         ---       via additive      ---
MET5       none          ---         ---       via additive      ---
MET6       none          ---         ---       via additive      ---
Legalizing 190 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Mon Aug 31 22:33:04 2020
****************************************

avg cell displacement:    1.664 um ( 0.46 row height)
max cell displacement:    3.600 um ( 1.00 row height)
std deviation:            0.318 um ( 0.09 row height)
number of cell moved:       148 cells (out of 31919 cells)

Total 0 cells has large displacement (e.g. > 10.800 um or 3 row height)

Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.62  TNS: 0.65  Number of Violating Paths: 4

  Nets with DRC Violations: 91
  Total moveable cell area: 630106.2
  Total fixed cell area: 1634925.6
  Total physical cell area: 2265031.8
  Core area: (537620 497620 3462300 3500020)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 834 horizontal rows
    4 hard placement blockages
    1 route guides
    857 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3600), object's width and height(4000000,4000000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (440), object's width and height(4000000,4000000). (PSYN-523)
Warning: Cell pad49 is not integer multiples of min site width (440), object's width and height(60000,137620). (PSYN-523)
Warning: Cell pad49 is not integer multiples of min site height (3600), object's width and height(137620,137620). (PSYN-523)
Warning: Cell pad48 is not integer multiples of min site width (440), object's width and height(60000,137620). (PSYN-523)
Note - message 'PSYN-523' limit (5) exceeded.  Remainder will be suppressed.

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 


Information: Setting a dont_touch attribute on net 'CLK_OUT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Warning: Net 'i_CLK' is connected to a pad cell and other cells. (PSYN-086)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)



  Design  WNS: 0.62  TNS: 0.65  Number of Violating Paths: 4

  Nets with DRC Violations: 91
  Total moveable cell area: 630106.2
  Total fixed cell area: 1634925.6
  Total physical cell area: 2265031.8
  Core area: (537620 497620 3462300 3500020)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:08:01  108271.4      0.62       0.6   19173.1                              0.1985
    0:08:01  108308.4      0.58       0.6   19173.1                              0.1987


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_net_length)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:08:02  108308.4      0.58       0.6   19173.1                              0.1987
    0:08:03  108625.4      0.58       0.6   12435.4                              0.2006


  Beginning Leakage Power Optimization
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:08:03  108625.4      0.58       0.6   12435.4                              0.2006
    0:08:03  108625.4      0.58       0.6   12435.4                              0.2006
    0:08:26  107808.7      0.58       0.9     382.2                              0.1742
    0:08:26  107808.7      0.58       0.9     382.2                              0.1742
    0:08:26  107898.0      0.58       0.6     382.2                              0.1747


  Beginning Area-Recovery Phase  (max_area 16000000)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:08:26  107898.0      0.58       0.6     382.2                              0.1747
    0:08:26  107898.0      0.58       0.6     382.2                              0.1747
    0:08:35  107768.7      0.58       0.8     382.2                              0.1741
    0:08:35  107768.7      0.58       0.8     382.2                              0.1741
    0:08:35  107801.4      0.58       0.6     382.2                              0.1743
    0:08:35  107801.4      0.58       0.6     382.2                              0.1743
    0:08:35  107801.4      0.58       0.6     382.2                              0.1743
    0:08:41  107452.7      0.58       0.6     382.2                              0.1724
    0:08:41  107452.7      0.58       0.6     382.2                              0.1724
    0:08:41  107437.0      0.58       0.8     382.2                              0.1723
    0:08:41  107437.0      0.58       0.8     382.2                              0.1723
    0:08:42  107542.7      0.58       0.6     382.2                              0.1729
    0:08:42  107542.7      0.58       0.6     382.2                              0.1729
    0:08:42  107542.7      0.58       0.6     382.2                              0.1729
    0:08:42  107542.7      0.58       0.6     382.2                              0.1729
    0:08:42  107542.7      0.58       0.6     382.2                              0.1729
    0:08:42  107542.7      0.58       0.6     382.2                              0.1729
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1) (Congestion Driven)
  -----------------------------------------------------

Information: The application variable "zrt_max_parallel_computations" overrides the "set_host_options -max_cores" option.  (ZRT-452)
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Information: Using 1 threads for routing. (ZRT-444)
Skipping placement due to "placer_skip_cgpl" setting...
Information: The application variable "zrt_max_parallel_computations" overrides the "set_host_options -max_cores" option.  (ZRT-452)
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Information: Using 1 threads for routing. (ZRT-444)
Information: The application variable "zrt_max_parallel_computations" overrides the "set_host_options -max_cores" option.  (ZRT-452)
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Information: Using 1 threads for routing. (ZRT-444)
Skipping placement due to "placer_skip_cgpl" setting...
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)

Information: Analyzing channel congestion ... 
Information: Congestion analysis found 0 buffer-trees to rebuild


[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 834 horizontal rows
    4 hard placement blockages
    1 route guides
    857 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Mon Aug 31 22:35:01 2020
****************************************
Std cell utilization: 6.00%  (322628/(5543598-163098))
(Non-fixed + Fixed)
Std cell utilization: 6.00%  (322628/(5543598-163098))
(Non-fixed only)
Chip area:            5543598  sites, bbox (537.62 497.62 3462.30 3500.02) um
Std cell area:        322628   sites, (non-fixed:322628 fixed:0)
                      31681    cells, (non-fixed:31681  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  163098   sites, (excluding fixed std cells)
                      163098   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       214 
Avg. std cell width:  5.12 um 
Site array:           unit     (width: 0.44 um, height: 3.60 um, rows: 834)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Mon Aug 31 22:35:01 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
MET1       partial     7.20        1.80        via additive      ---
MET2       partial     7.20        1.80        via additive      ---
MET3       partial     10000.00    10000.00    via additive      ---
MET4       none          ---         ---       via additive      ---
MET5       none          ---         ---       via additive      ---
MET6       none          ---         ---       via additive      ---
Legalizing 511 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.4 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Mon Aug 31 22:35:03 2020
****************************************

avg cell displacement:    1.111 um ( 0.31 row height)
max cell displacement:    2.200 um ( 0.61 row height)
std deviation:            0.644 um ( 0.18 row height)
number of cell moved:       324 cells (out of 31681 cells)

Total 0 cells has large displacement (e.g. > 10.800 um or 3 row height)

Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.59  TNS: 0.95  Number of Violating Paths: 18

  Nets with DRC Violations: 58
  Total moveable cell area: 626643.6
  Total fixed cell area: 1634925.6
  Total physical cell area: 2261569.2
  Core area: (537620 497620 3462300 3500020)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------

Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:09:58  107542.7      0.59       0.9   12743.1                              0.1729
    0:09:59  107689.7      0.59       0.8   12233.2 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D    0.1737
    0:09:59  107784.0      0.59       0.7    9624.0 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D    0.1742
    0:10:00  107875.7      0.59       0.7    8824.6 khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg_49_/D    0.1747
    0:10:00  107986.7      0.59       0.6    8584.4 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D    0.1753
    0:10:01  108053.4      0.59       0.6    8584.4                              0.1757


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_net_length)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:10:01  108053.4      0.59       0.6    8584.4                              0.1757
    0:10:01  108067.4      0.59       0.6    8506.1                              0.1758
    0:10:02  108067.4      0.59       0.6    8506.1                              0.1758
    0:10:02  108067.4      0.59       0.6    8506.1                              0.1758
    0:10:02  108067.4      0.59       0.6    8506.1                              0.1758


  Beginning Area-Recovery Phase  (max_area 16000000)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:10:02  108067.4      0.59       0.6    8506.1                              0.1758
    0:10:02  108067.4      0.59       0.6    8506.1                              0.1758
    0:10:04  108021.7      0.59       0.6    8506.1                              0.1756
    0:10:04  108021.7      0.59       0.6    8506.1                              0.1756
    0:10:04  108025.0      0.59       0.6    8506.1                              0.1756
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 834 horizontal rows
    4 hard placement blockages
    1 route guides
    857 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Mon Aug 31 22:35:17 2020
****************************************
Std cell utilization: 6.02%  (324075/(5543598-163098))
(Non-fixed + Fixed)
Std cell utilization: 6.02%  (324075/(5543598-163098))
(Non-fixed only)
Chip area:            5543598  sites, bbox (537.62 497.62 3462.30 3500.02) um
Std cell area:        324075   sites, (non-fixed:324075 fixed:0)
                      31770    cells, (non-fixed:31770  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  163098   sites, (excluding fixed std cells)
                      163098   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       218 
Avg. std cell width:  5.24 um 
Site array:           unit     (width: 0.44 um, height: 3.60 um, rows: 834)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Mon Aug 31 22:35:17 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
MET1       partial     7.20        1.80        via additive      ---
MET2       partial     7.20        1.80        via additive      ---
MET3       partial     10000.00    10000.00    via additive      ---
MET4       none          ---         ---       via additive      ---
MET5       none          ---         ---       via additive      ---
MET6       none          ---         ---       via additive      ---
Legalizing 195 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Mon Aug 31 22:35:18 2020
****************************************

avg cell displacement:    1.713 um ( 0.48 row height)
max cell displacement:    3.896 um ( 1.08 row height)
std deviation:            0.583 um ( 0.16 row height)
number of cell moved:       174 cells (out of 31770 cells)

Total 0 cells has large displacement (e.g. > 10.800 um or 3 row height)

Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.59  TNS: 0.59  Number of Violating Paths: 3

  Nets with DRC Violations: 59
  Total moveable cell area: 628935.6
  Total fixed cell area: 1634925.6
  Total physical cell area: 2263861.2
  Core area: (537620 497620 3462300 3500020)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 834 horizontal rows
    4 hard placement blockages
    1 route guides
    857 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 


Information: Setting a dont_touch attribute on net 'CLK_OUT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Warning: Net 'i_CLK' is connected to a pad cell and other cells. (PSYN-086)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)



  Design  WNS: 0.59  TNS: 0.59  Number of Violating Paths: 3

  Nets with DRC Violations: 59
  Total moveable cell area: 628935.6
  Total fixed cell area: 1634925.6
  Total physical cell area: 2263861.2
  Core area: (537620 497620 3462300 3500020)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:10:15  108025.0      0.59       0.6   13529.0                              0.1756
    0:10:15  108034.4      0.59       0.6   13529.0                              0.1757


  Beginning Phase 1 Design Rule Fixing  (max_net_length)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:10:15  108034.4      0.59       0.6   13529.0                              0.1757


  Beginning Area-Recovery Phase  (max_area 16000000)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:10:15  108034.4      0.59       0.6   13529.0                              0.1757
    0:10:15  108034.4      0.59       0.6   13529.0                              0.1757
    0:10:18  108021.4      0.59       0.6   13291.2                              0.1756
    0:10:18  108021.4      0.59       0.6   13291.2                              0.1756
    0:10:18  108021.4      0.59       0.6   13291.2                              0.1756
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 834 horizontal rows
    4 hard placement blockages
    1 route guides
    857 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Mon Aug 31 22:35:30 2020
****************************************
Std cell utilization: 6.02%  (324064/(5543598-163098))
(Non-fixed + Fixed)
Std cell utilization: 6.02%  (324064/(5543598-163098))
(Non-fixed only)
Chip area:            5543598  sites, bbox (537.62 497.62 3462.30 3500.02) um
Std cell area:        324064   sites, (non-fixed:324064 fixed:0)
                      31763    cells, (non-fixed:31763  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  163098   sites, (excluding fixed std cells)
                      163098   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       219 
Avg. std cell width:  5.25 um 
Site array:           unit     (width: 0.44 um, height: 3.60 um, rows: 834)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Mon Aug 31 22:35:30 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
MET1       partial     7.20        1.80        via additive      ---
MET2       partial     7.20        1.80        via additive      ---
MET3       partial     10000.00    10000.00    via additive      ---
MET4       none          ---         ---       via additive      ---
MET5       none          ---         ---       via additive      ---
MET6       none          ---         ---       via additive      ---
Legalizing 1 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Mon Aug 31 22:35:31 2020
****************************************

avg cell displacement:    1.597 um ( 0.44 row height)
max cell displacement:    1.597 um ( 0.44 row height)
std deviation:            0.000 um ( 0.00 row height)
number of cell moved:         1 cells (out of 31763 cells)

Total 0 cells has large displacement (e.g. > 10.800 um or 3 row height)

Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.59  TNS: 0.59  Number of Violating Paths: 1

  Nets with DRC Violations: 59
  Total moveable cell area: 628918.2
  Total fixed cell area: 1634925.6
  Total physical cell area: 2263843.8
  Core area: (537620 497620 3462300 3500020)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 834 horizontal rows
    4 hard placement blockages
    1 route guides
    857 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
1
# Connect Power & Grounding in extraction and update timing
derive_pg_connection -power_net $MW_R_POWER_NET -power_pin  $MW_POWER_PORT
Information: connected 6805 power ports and 0 ground ports
1
derive_pg_connection -ground_net $MW_R_GROUND_NET -ground_pin $MW_GROUND_PORT
Information: connected 0 power ports and 6805 ground ports
1
derive_pg_connection -power_net $MW_R_POWER_NET -ground_net $MW_R_GROUND_NET -tie
reconnected total 2070 tie highs and 63 tie lows
1
# Generate global zroute based congestion map
if { $GEN_GL_CONG_MAP } {
	route_zrt_global -congestion_map_only true
}
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   39  Alloctr   40  Proc 2631 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
soft rule shld_1 is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Read DB] Stage (MB): Used   61  Alloctr   61  Proc    0 
[End of Read DB] Total (MB): Used  100  Alloctr  101  Proc 2631 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,4000.00,4000.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
layer MET2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
layer MET3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer MET4, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
layer MET5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer MET6, dir Ver, min width = 0.44, min space = 0.44 pitch = 0.88
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   56  Alloctr   57  Proc    0 
[End of Build Tech Data] Total (MB): Used  157  Alloctr  159  Proc 2631 
Net statistics:
Total number of nets     = 33765
Number of nets to route  = 33733
Number of single or zero port nets = 19
28186 nets are partially connected,
 of which 0 are detail routed and 28186 are global routed.
13 nets are fully connected,
 of which 13 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   -1  Alloctr    7  Proc    0 
[End of Build All Nets] Total (MB): Used  155  Alloctr  166  Proc 2631 
Average gCell capacity  5.62	 on layer (1)	 MET1
Average gCell capacity  7.15	 on layer (2)	 MET2
Average gCell capacity  7.89	 on layer (3)	 MET3
Average gCell capacity  7.24	 on layer (4)	 MET4
Average gCell capacity  7.91	 on layer (5)	 MET5
Average gCell capacity  0.00	 on layer (6)	 MET6
Average number of tracks per gCell 9.00	 on layer (1)	 MET1
Average number of tracks per gCell 8.19	 on layer (2)	 MET2
Average number of tracks per gCell 9.00	 on layer (3)	 MET3
Average number of tracks per gCell 8.19	 on layer (4)	 MET4
Average number of tracks per gCell 9.00	 on layer (5)	 MET5
Average number of tracks per gCell 4.10	 on layer (6)	 MET6
Number of gCells = 7399260
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    6  Proc    0 
[End of Build Congestion map] Total (MB): Used  157  Alloctr  173  Proc 2631 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   56  Alloctr   71  Proc    0 
[End of Build Data] Total (MB): Used  157  Alloctr  173  Proc 2631 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:02 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  157  Alloctr  173  Proc 2631 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
80% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
90% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:06 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Initial Routing] Stage (MB): Used   22  Alloctr   16  Proc    0 
[End of Initial Routing] Total (MB): Used  179  Alloctr  190  Proc 2631 
Initial. Routing result:
Initial. Both Dirs: Overflow =   101 Max = 2 GRCs =   144 (0.01%)
Initial. H routing: Overflow =    43 Max = 1 (GRCs = 39) GRCs =    48 (0.00%)
Initial. V routing: Overflow =    58 Max = 2 (GRCs =  1) GRCs =    96 (0.01%)
Initial. MET1       Overflow =    35 Max = 1 (GRCs = 31) GRCs =    40 (0.00%)
Initial. MET2       Overflow =    58 Max = 2 (GRCs =  1) GRCs =    96 (0.01%)
Initial. MET3       Overflow =     8 Max = 1 (GRCs =  8) GRCs =     8 (0.00%)
Initial. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET6       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 3691687.26
Initial. Layer MET1 wire length = 312526.73
Initial. Layer MET2 wire length = 1783491.23
Initial. Layer MET3 wire length = 1580901.14
Initial. Layer MET4 wire length = 14768.17
Initial. Layer MET5 wire length = 0.00
Initial. Layer MET6 wire length = 0.00
Initial. Total Number of Contacts = 220556
Initial. Via VIA12 count = 123660
Initial. Via VIA23 count = 96578
Initial. Via VIA34 count = 311
Initial. Via VIA45 count = 7
Initial. Via VIA56 count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  179  Alloctr  190  Proc 2631 
phase1. Routing result:
phase1. Both Dirs: Overflow =    35 Max = 1 GRCs =    50 (0.00%)
phase1. H routing: Overflow =    26 Max = 1 (GRCs = 22) GRCs =    31 (0.00%)
phase1. V routing: Overflow =     8 Max = 0 (GRCs = 19) GRCs =    19 (0.00%)
phase1. MET1       Overflow =    26 Max = 1 (GRCs = 22) GRCs =    31 (0.00%)
phase1. MET2       Overflow =     8 Max = 0 (GRCs = 19) GRCs =    19 (0.00%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET6       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 3691732.08
phase1. Layer MET1 wire length = 312099.28
phase1. Layer MET2 wire length = 1777542.53
phase1. Layer MET3 wire length = 1581415.94
phase1. Layer MET4 wire length = 20674.33
phase1. Layer MET5 wire length = 0.00
phase1. Layer MET6 wire length = 0.00
phase1. Total Number of Contacts = 220651
phase1. Via VIA12 count = 123665
phase1. Via VIA23 count = 96625
phase1. Via VIA34 count = 354
phase1. Via VIA45 count = 7
phase1. Via VIA56 count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  179  Alloctr  190  Proc 2631 
phase2. Routing result:
phase2. Both Dirs: Overflow =    27 Max = 1 GRCs =    36 (0.00%)
phase2. H routing: Overflow =    26 Max = 1 (GRCs = 18) GRCs =    35 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.00%)
phase2. MET1       Overflow =    26 Max = 1 (GRCs = 18) GRCs =    35 (0.00%)
phase2. MET2       Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.00%)
phase2. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET6       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 3691746.75
phase2. Layer MET1 wire length = 312104.51
phase2. Layer MET2 wire length = 1776727.83
phase2. Layer MET3 wire length = 1581407.03
phase2. Layer MET4 wire length = 21507.38
phase2. Layer MET5 wire length = 0.00
phase2. Layer MET6 wire length = 0.00
phase2. Total Number of Contacts = 220663
phase2. Via VIA12 count = 123667
phase2. Via VIA23 count = 96627
phase2. Via VIA34 count = 362
phase2. Via VIA45 count = 7
phase2. Via VIA56 count = 0
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  179  Alloctr  190  Proc 2631 
phase3. Routing result:
phase3. Both Dirs: Overflow =    26 Max = 1 GRCs =    35 (0.00%)
phase3. H routing: Overflow =    25 Max = 1 (GRCs = 17) GRCs =    34 (0.00%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.00%)
phase3. MET1       Overflow =    25 Max = 1 (GRCs = 17) GRCs =    34 (0.00%)
phase3. MET2       Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.00%)
phase3. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MET5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MET6       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 3691746.75
phase3. Layer MET1 wire length = 312098.74
phase3. Layer MET2 wire length = 1776727.83
phase3. Layer MET3 wire length = 1581412.80
phase3. Layer MET4 wire length = 21507.38
phase3. Layer MET5 wire length = 0.00
phase3. Layer MET6 wire length = 0.00
phase3. Total Number of Contacts = 220665
phase3. Via VIA12 count = 123667
phase3. Via VIA23 count = 96629
phase3. Via VIA34 count = 362
phase3. Via VIA45 count = 7
phase3. Via VIA56 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:13 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[End of Whole Chip Routing] Stage (MB): Used   78  Alloctr   88  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  179  Alloctr  190  Proc 2631 

Congestion utilization per direction:
Average vertical track utilization   =  3.20 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  2.16 %
Peak    horizontal track utilization = 88.89 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -47  Alloctr  -50  Proc    0 
[GR: Done] Total (MB): Used  183  Alloctr  190  Proc 2631 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:16 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[GR: Done] Stage (MB): Used  144  Alloctr  150  Proc    0 
[GR: Done] Total (MB): Used  183  Alloctr  190  Proc 2631 
Writing out congestion map...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:01 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DBOUT] Stage (MB): Used -127  Alloctr -137  Proc    0 
[DBOUT] Total (MB): Used   42  Alloctr   44  Proc 2631 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:17 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[End of Global Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Global Routing] Total (MB): Used   42  Alloctr   44  Proc 2631 
1
# Running extraction and updating the timing
extract_rc
Information: linking reference library : /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_prim_050504. (PSYN-878)
Information: linking reference library : /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_power_6lm_070420. (PSYN-878)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_wst_105_p125' technology 
	library is missing in the '/home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Information: linking reference library : /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_io_6lm_071011. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Information: Loading local_link_library attribute {std150e_wst_105_p125.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (111 designs)             khu_sensor_pad.CEL, etc
  std150e_wst_105_p125 (library) /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db
  dw_foundation.sldb (library) /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb
  std150e_wst_105_p125 (library) /home/graduation_project3/2015103977/khu_sensor/Back_End/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'CLK_OUT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Warning: Net 'i_CLK' is connected to a pad cell and other cells. (PSYN-086)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
28188/33746 nets are routed
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is global route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 1.33 seconds
EKL_MT: elapsed time 1 seconds
Warning: Net 'w_clk_p' is exceeding threshold (over 1000 pins) and will be skipped. (RCEX-020)
Warning: Net 'khu_sensor_top/w_CLOCK_HALF' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/N795' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/converter_i2f/N246' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_1/n126' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_1/n268' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_1/n454' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n1046' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n928' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n201' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_3/n48' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer MET1 : 0.00026 0.00023 (RCEX-011)
Information: Library Derived Res for layer MET1 : 0.00061 0.00031 (RCEX-011)
Information: Library Derived Cap for layer MET2 : 0.0003 0.00026 (RCEX-011)
Information: Library Derived Res for layer MET2 : 0.00038 0.00019 (RCEX-011)
Information: Library Derived Cap for layer MET3 : 0.00033 0.00029 (RCEX-011)
Information: Library Derived Res for layer MET3 : 0.00038 0.00019 (RCEX-011)
Information: Library Derived Cap for layer MET4 : 0.0003 0.00026 (RCEX-011)
Information: Library Derived Res for layer MET4 : 0.00038 0.00019 (RCEX-011)
Information: Library Derived Cap for layer MET5 : 0.00033 0.00029 (RCEX-011)
Information: Library Derived Res for layer MET5 : 0.00038 0.00019 (RCEX-011)
Information: Library Derived Cap for layer MET6 : 0.00024 0.00022 (RCEX-011)
Information: Library Derived Res for layer MET6 : 0.00014 7.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00029 0.00026 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0005 0.00025 (RCEX-011)
Information: Library Derived Vertical Cap : 0.0003 0.00026 (RCEX-011)
Information: Library Derived Vertical Res : 0.00038 0.00019 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0015 0.00077 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: High fanout net 'w_clk_p' is not ideal_net. (OPT-934)
1
update_timing
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : -40/25/125
Information: Updating design information... (UID-85)
1
# Report
set REPORTS_STEP_DIR $REPORTS_DIR/${step}
./reports/03_place_opt
if {[file exist $REPORTS_STEP_DIR]} {
	sh rm -rf $REPORTS_STEP_DIR
}
sh mkdir $REPORTS_STEP_DIR
set legalize_support_phys_only_cell true
true
create_qor_snapshot -show_all -significant_digits 4 -name $step
Information: Timer is not in zero interconnect delay mode. (TIM-176)
***********************************************
Report          : create_qor_snapshot (03_place_opt)
Design          : khu_sensor_pad
Version         : N-2017.09
Date            : Mon Aug 31 22:36:21 2020
Time unit       : 1.0e-09 Second(ns)
Capacitance unit: 1.0e-12 Farad(pF)
Voltage unit    : 1 Volt
Power unit      : 1.0e-03 Watt(mW)
Location        : /home/graduation_project3/2015103977/khu_sensor/Back_End/snapshot
***********************************************
No. of scenario = 1
--------------------------------------------------
WNS of each timing group:                
--------------------------------------------------
clk_pad                                    -7.2544 
clk_half                                   -1.6791 
clk                                        -5.1537 
--------------------------------------------------
Setup WNS:                                 -7.2544 
Setup TNS:                               -2334.4495
Number of setup violations:                   1352  
Hold WNS:                                  -0.1281  
Hold TNS:                                 -34.4221  
Number of hold violations:                     696  
Number of max trans violations:               4327  
Number of max cap violations:                 1505  
Number of min pulse width violations:            0  
Route drc violations:                            0
--------------------------------------------------
Area:                                       108021
Cell count:                                  31974
Buf/inv cell count:                           6279
Std cell utilization:                        6.02%
CPU/ELAPSE(hr):                          0.19/0.21
Mem(Mb):                                      1071
Host name:                               vlsi-dist.khu.ac.kr
--------------------------------------------------
Histogram:           
--------------------------------------------------
Max violations:      1352 
   above ~ -0.7  ---  993 
    -0.6 ~ -0.7  ---   26 
    -0.5 ~ -0.6  ---   73 
    -0.4 ~ -0.5  ---   52 
    -0.3 ~ -0.4  ---   30 
    -0.2 ~ -0.3  ---   64 
    -0.1 ~ -0.2  ---   96 
       0 ~ -0.1  ---   18 
--------------------------------------------------
Min violations:       696 
  -0.06 ~ above  ---  260 
  -0.05 ~ -0.06  ---   89 
  -0.04 ~ -0.05  ---   68 
  -0.03 ~ -0.04  ---   61 
  -0.02 ~ -0.03  ---   52 
  -0.01 ~ -0.02  ---   82 
      0 ~ -0.01  ---   84 
--------------------------------------------------
Snapshot (03_place_opt) is created and stored under "/home/graduation_project3/2015103977/khu_sensor/Back_End/snapshot" directory
1
redirect -file $REPORTS_STEP_DIR/snap.rpt 	{ report_qor_snapshot -name $step -save_as snap.rpt }
redirect -file $REPORTS_STEP_DIR/hfn.rpt { report_net_fanout -threshold 100 }
redirect -file $REPORTS_STEP_DIR/qor.rpt -tee 	{ report_qor -significant_digits 4 }
 
****************************************
Report : qor
Design : khu_sensor_pad
Version: N-2017.09
Date   : Mon Aug 31 22:36:22 2020
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             7.0000
  Critical Path Length:       13.6537
  Critical Path Slack:        -5.1537
  Critical Path Clk Period:   10.0000
  Total Negative Slack:      -15.0839
  No. of Violating Paths:      5.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             7.0000
  Critical Path Length:        6.2972
  Critical Path Slack:        -1.6791
  Critical Path Clk Period:   20.0000
  Total Negative Slack:      -50.9672
  No. of Violating Paths:     42.0000
  Worst Hold Violation:       -0.0908
  Total Hold Violation:       -0.2712
  No. of Hold Violations:      9.0000
  -----------------------------------

  Timing Path Group 'clk_pad'
  -----------------------------------
  Levels of Logic:            17.0000
  Critical Path Length:       16.6930
  Critical Path Slack:        -7.2544
  Critical Path Clk Period:   10.0000
  Total Negative Slack:    -2268.3982
  No. of Violating Paths:   1305.0000
  Worst Hold Violation:       -0.1281
  Total Hold Violation:      -34.1509
  No. of Hold Violations:    687.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        110
  Hierarchical Port Count:       5088
  Leaf Cell Count:              31974
  Buf/Inv Cell Count:            6279
  Buf Cell Count:                3085
  Inv Cell Count:                3194
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     26535
  Sequential Cell Count:         5439
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      66731.6929
  Noncombinational Area:   41289.6637
  Buf/Inv Area:             8650.3387
  Total Buffer Area:        5861.6650
  Total Inverter Area:      2788.6737
  Macro/Black Box Area:        0.0000
  Net Area:                 1059.5771
  Net XLength        :  20844264.0000
  Net YLength        :  43132296.0000
  -----------------------------------
  Cell Area:              108021.3566
  Design Area:            109080.9337
  Net Length        :   63976560.0000


  Design Rules
  -----------------------------------
  Total Number of Nets:         33907
  Nets With Violations:         23708
  Max Trans Violations:          4327
  Max Cap Violations:            1505
  Max Net Length Violations:    23291
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            269.9000
  -----------------------------------------
  Overall Compile Time:            270.7289
  Overall Compile Wall Clock Time: 271.0721

  --------------------------------------------------------------------

  Design  WNS: 7.2544  TNS: 2334.4495  Number of Violating Paths: 1352


  Design (Hold)  WNS: 0.1281  TNS: 34.4221  Number of Violating Paths: 696

  --------------------------------------------------------------------


1
redirect -file $REPORTS_STEP_DIR/physical.sum -tee { report_design -physical -nosplit }
 
****************************************
Report : design
        -physical
Design : khu_sensor_pad
Version: N-2017.09
Date   : Mon Aug 31 22:36:22 2020
****************************************

	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : -40/25/125
****************************** P&R Summary ********************************
Date : Mon Aug 31 22:36:22 2020
Machine Host Name: vlsi-dist.khu.ac.kr
Working Directory: /home/graduation_project3/2015103977/khu_sensor/Back_End
Library Name:      khu_sensor_pad_03_place_opt
Cell Name:         khu_sensor_pad.CEL;1
Design Statistics:
    Number of Module Cells:        31763
    Number of Pins:                182321
    Number of IO Pad Cells:        211
    Number of IO Pins:             14
    Number of Nets:                33765
    Average Pins Per Net (Signal): 3.44125

Chip Utilization:
    Total Std Cell Area:           513317.38
    Total Blockage Area:           258347.23
    Total Pad Cell Area:           1750526.40
    Core Size:     width 2924.68, height 3002.40; area 8781059.23
    Pad Core Size: width 3724.76, height 3724.76; area 13873837.06
    Chip Size:     width 4000.00, height 4000.00; area 16000000.00
    Std cells utilization:         6.02% 
    Cell/Core Ratio:               5.85%
    Cell/Chip Ratio:               14.15%
    Number of Cell Rows:            834

Master Instantiation:
	MasterName	Type	InstCount
	=================================
	ivd1_hd		STD	2303
	fd1eqd1_hd	STD	2073
	scg2d1_hd	STD	1536
	fd4qd1_hd	STD	1422
	nid2_hd		STD	1399
	mx2d1_hd	STD	1350
	xo2d1_hd	STD	1310
	oa21d1_hd	STD	1152
	nd2d1_hd	STD	1079
	or2d1_hd	STD	858
	ao22d1_hd	STD	821
	ao222d1_hd	STD	821
	clknd2d1_hd	STD	795
	nr2d1_hd	STD	751
	ad2d1_hd	STD	704
	nid3_hd		STD	669
	fad1_hd		STD	660
	fd2qd1_hd	STD	562
	fds2eqd1_hd	STD	549
	had1_hd		STD	532
	oa21d2_hd	STD	389
	ivd2_hd		STD	341
	scg4d1_hd	STD	311
	fad2_hd		STD	295
	nid4_hd		STD	288
	clknd2d2_hd	STD	258
	fad4_hd		STD	253
	fd1eqd2_hd	STD	234
	scg5d1_hd	STD	231
	nid1_hd		STD	228
	nr4d1_hd	STD	227
	ao222d2_hd	STD	227
	clknd2d4_hd	STD	224
	oa21d4_hd	STD	219
	nr2d4_hd	STD	214
	ivd4_hd		STD	206
	ao21d1_hd	STD	203
	nd2d2_hd	STD	201
	nr2bd1_hd	STD	196
	nr2ad1_hd	STD	191
	xo2d2_hd	STD	182
	fd1ed1_hd	STD	177
	scg6d1_hd	STD	174
	ivd3_hd		STD	166
	mx2id1_hd	STD	164
	oa211d1_hd	STD	163
	nd4d1_hd	STD	156
	nid12_hd	STD	149
	nd2d4_hd	STD	133
	xn2d1_hd	STD	128
	nr2d2_hd	STD	122
	scg14d1_hd	STD	119
	xo2d4_hd	STD	118
	nid6_hd		STD	109
	scg15d1_hd	STD	103
	nid24_hd	STD	103
	nd3d1_hd	STD	97
	fd1eqd4_hd	STD	93
	ao21d4_hd	STD	92
	oa22d1_hd	STD	89
	or2d2_hd	STD	84
	xn2d4_hd	STD	82
	nd2bd1_hd	STD	80
	ivd12_hd	STD	78
	xo3d1_hd	STD	76
	or2d4_hd	STD	76
	fd1ed4_hd	STD	75
	nd2d6_hd	STD	71
	ao21d2_hd	STD	70
	nr2d6_hd	STD	66
	fd4qd2_hd	STD	66
	had2_hd		STD	65
	ad2d2_hd	STD	62
	nid8_hd		STD	62
	nd3d6_hd	STD	62
	ivd6_hd		STD	59
	xn2d2_hd	STD	54
	nr3d1_hd	STD	53
	ao211d1_hd	STD	49
	clknd2d6_hd	STD	46
	clknd2d3_hd	STD	45
	nid20_hd	STD	45
	had4_hd		STD	45
	clkxo2d2_hd	STD	44
	ad2bd1_hd	STD	43
	fd2d1_hd	STD	42
	fd3qd1_hd	STD	39
	or4d1_hd	STD	38
	clkxo2d1_hd	STD	38
	fd3d1_hd	STD	35
	ad2d4_hd	STD	35
	nr4d2_hd	STD	34
	nid16_hd	STD	33
	fds2eqd2_hd	STD	32
	ao22d4_hd	STD	30
	nd2d8_hd	STD	29
	ivd8_hd		STD	27
	mx2id2_hd	STD	26
	or3d1_hd	STD	25
	scg17d1_hd	STD	23
	or2bd4_hd	STD	22
	nd3d2_hd	STD	22
	ad3d4_hd	STD	21
	nd3bd1_hd	STD	19
	scg18d1_hd	STD	19
	ad4d1_hd	STD	19
	oa211d2_hd	STD	19
	ad2bd4_hd	STD	19
	ao22d2_hd	STD	19
	clkad2d4_hd	STD	18
	scg13d1_hd	STD	16
	fd2qd2_hd	STD	16
	fd1ed2_hd	STD	16
	scg12d1_hd	STD	15
	scg9d1_hd	STD	15
	ad3d6_hd	STD	15
	scg9d4_hd	STD	15
	nr2bd2_hd	STD	14
	xo2d8_hd	STD	14
	oa22ad1_hd	STD	13
	xn2d8_hd	STD	13
	ad2d8_hd	STD	13
	scg16d1_hd	STD	12
	scg22d1_hd	STD	12
	nr2bd4_hd	STD	12
	mx2id6_hd	STD	12
	xo3d2_hd	STD	12
	nd3d4_hd	STD	12
	scg20d1_hd	STD	11
	clkad2d1_hd	STD	11
	scg9d2_hd	STD	11
	oa21d8_hd	STD	10
	nd4d2_hd	STD	10
	scg10d1_hd	STD	9
	ivd16_hd	STD	9
	scg2d2_hd	STD	9
	mx2id4_hd	STD	9
	ao21d8_hd	STD	8
	ad2bd8_hd	STD	8
	nd2bd4_hd	STD	8
	ad2bd6_hd	STD	8
	ao211d2_hd	STD	7
	clkad2d3_hd	STD	7
	or2d6_hd	STD	7
	scg12d4_hd	STD	7
	nr2bd6_hd	STD	7
	scg12d2_hd	STD	7
	or2bd2_hd	STD	6
	scg20d4_hd	STD	6
	nr4d4_hd	STD	6
	scg18d4_hd	STD	6
	clkxo2d3_hd	STD	6
	ad3d2_hd	STD	5
	ad2bd2_hd	STD	5
	nd2bd2_hd	STD	5
	scg6d4_hd	STD	5
	scg14d2_hd	STD	5
	ad2d6_hd	STD	5
	or2bd6_hd	STD	5
	clknd2d8_hd	STD	5
	mx4d1_hd	STD	4
	scg3d1_hd	STD	4
	scg6d2_hd	STD	4
	scg7d1_hd	STD	4
	fd3qd2_hd	STD	4
	nr3ad1_hd	STD	4
	nd2bd6_hd	STD	4
	scg14d4_hd	STD	4
	or2bd8_hd	STD	3
	scg1d1_hd	STD	3
	or2d8_hd	STD	3
	scg13d2_hd	STD	3
	scg8d1_hd	STD	3
	oa22d2_hd	STD	3
	scg17d2_hd	STD	3
	nd3bd2_hd	STD	3
	nd2bd8_hd	STD	3
	ivd20_hd	STD	3
	nd3d8_hd	STD	3
	scg22d4_hd	STD	3
	scg20d2_hd	STD	2
	nr3d4_hd	STD	2
	ao22ad1_hd	STD	2
	scg21d1_hd	STD	2
	ad3d1_hd	STD	2
	nr2d8_hd	STD	2
	nr3d6_hd	STD	2
	scg22d2_hd	STD	2
	or4d2_hd	STD	2
	mx2d4_hd	STD	2
	scg15d4_hd	STD	2
	xo3d4_hd	STD	2
	ao222d4_hd	STD	2
	had8_hd		STD	2
	fad8_hd		STD	2
	ivd24_hd	STD	2
	oa211d4_hd	STD	1
	scg11d1_hd	STD	1
	fj4d1_hd	STD	1
	oa31d1_hd	STD	1
	clkad2d6_hd	STD	1
	scg13d4_hd	STD	1
	ao211d4_hd	STD	1
	or3d2_hd	STD	1
	fd3d4_hd	STD	1
	nd4d4_hd	STD	1
	scg18d2_hd	STD	1
	scg1d2_hd	STD	1
	scg15d2_hd	STD	1
	scg16d2_hd	STD	1
	fd3d2_hd	STD	1
	scg16d4_hd	STD	1
	ad3d8_hd	STD	1
	scg6d8_hd	STD	1
	fd2d2_hd	STD	1
	nr2bd8_hd	STD	1
	mx2d8_hd	STD	1
	oa22ad2_hd	STD	1
	ao222d8_hd	STD	1
	iofillerh5_p	IO	175
	vssoh_p		IO	124
	vssiph_p	IO	48
	iofillerh10_p	IO	44
	vdd33oph_p	IO	18
	phob12_p	IO	6
	vdd12ih_p	IO	5
	iofillerh30_p	IO	5
	vdd12ih_core_p	IO	3
	phic_p		IO	3
	phbct12_p	IO	2
	phis_p		IO	1
	phsoscm3_p	IO	1
	=================================

Timing/Optimization Information:

Global Routing Information:

Track Assignment Information:

Detailed Routing Information:

DRC information: 
      Total error number: 0

Ring Wiring Statistics:
    metal5 Wire Length(count):              14740.48(4)
    metal6 Wire Length(count):              14811.20(4)
  ==============================================
    Total Wire Length(count):               29551.68(8)
    Number of via5 Contacts:              8
  ==============================================
    Total Number of Contacts:        8

Stripe Wiring Statistics:
    metal5 Wire Length(count):              14748.48(4)
    metal6 Wire Length(count):              14819.20(4)
  ==============================================
    Total Wire Length(count):               29567.68(8)
    Number of via5 Contacts:             24
  ==============================================
    Total Number of Contacts:       24

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):            3086358.00(845)
    metal2 Wire Length(count):                 18.00(4)
    metal3 Wire Length(count):                 18.00(4)
    metal4 Wire Length(count):                 18.00(4)
    metal5 Wire Length(count):                 26.52(16)
  ==============================================
    Total Wire Length(count):             3086438.52(873)
    Number of via1 Contacts:           3329
    Number of via2 Contacts:           3329
    Number of via3 Contacts:           3329
    Number of via4 Contacts:           3329
    Number of via5 Contacts:           3327
  ==============================================
    Total Number of Contacts:    16643

Signal Wiring Statistics:
      Mask Name      Contact Code    Number Of Contacts    Percentage

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
  ==============================================================
    Total              0.00                      0.00
1
redirect -file $REPORTS_STEP_DIR/vth_use.rpt -tee { report_threshold_voltage_group }
********************************************************************************
                        Threshold Voltage Group Report                         

Vth Group                All                Blackbox           Non-blackbox
Name                    cells                cells                cells
********************************************************************************
undefined           31974 (100.00%)        198 (100.00%)      31776 (100.00%)   
********************************************************************************

Vth Group                All                Blackbox           Non-blackbox
Name                  cell area            cell area            cell area
********************************************************************************
undefined       108021.36 (100.00%)       0.00   (0.00%)  108021.36 (100.00%)   
********************************************************************************
1
redirect -file $REPORTS_STEP_DIR/check_legality { check_legality -verbose }
redirect -file $REPORTS_STEP_DIR/constraints.rpt { report_constraint 	-all_violators -nosplit -significant_digits 4 }
redirect -file $REPORTS_STEP_DIR/max_timing.rpt {
	report_timing -significant_digits 4 	-delay max -transition_time  -capacitance 	-max_paths 100 -nets -input_pins -slack_lesser_than 0.01 	-physical -attributes -nosplit -derate
}
redirect -file $REPORTS_STEP_DIR/min_timing.rpt {
	report_timing -significant_digits 4 	-delay min -transition_time  -capacitance 	-max_paths 100 -nets -input_pins 	-physical -attributes -nosplit -crosstalk_delta -derate -path full_clock_expanded
}
# delete "snapshot" directory called by create_qor_snapshot command
sh rm -rf snapshot/
# Save
change_names -rule verilog -hier
Information: Updating database...
Information: Updating top database 'khu_sensor_pad.CEL;1'. (MWDC-255)
1
set verilogout_no_tri true
true
save_mw_cel -as ${TOP_MODULE}
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named khu_sensor_pad. (UIG-5)
1
# close lib
close_mw_lib
Removing physical design 'khu_sensor_pad'
1
# Reset sdc file for applying sdc
sh rm -f $FUNC1_SDC
sh cp ${FUNC1_SDC}.bak ${FUNC1_SDC}
exit

Thank you...
Exit IC Compiler!
