
*** Running vivado
    with args -log test_env.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_env.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source test_env.tcl -notrace
Command: synth_design -top test_env -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8632 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 432.168 ; gain = 98.527
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_env' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:46]
INFO: [Synth 8-3491] module 'InstructionFetch' declared at 'C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/InstructionFetch.vhd:36' bound to instance 'InstrMap' of component 'InstructionFetch' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:210]
INFO: [Synth 8-638] synthesizing module 'InstructionFetch' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/InstructionFetch.vhd:48]
WARNING: [Synth 8-614] signal 'branchAdr' is read in the process but is not in the sensitivity list [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/InstructionFetch.vhd:102]
WARNING: [Synth 8-614] signal 'pcAux' is read in the process but is not in the sensitivity list [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/InstructionFetch.vhd:102]
WARNING: [Synth 8-614] signal 'jmpAdr' is read in the process but is not in the sensitivity list [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/InstructionFetch.vhd:111]
WARNING: [Synth 8-614] signal 'mux1_Out' is read in the process but is not in the sensitivity list [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/InstructionFetch.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'InstructionFetch' (1#1) [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/InstructionFetch.vhd:48]
INFO: [Synth 8-3491] module 'MPG' declared at 'C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/mpg.vhd:36' bound to instance 'MpgMap' of component 'MPG' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:219]
INFO: [Synth 8-638] synthesizing module 'MPG' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/mpg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MPG' (2#1) [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/mpg.vhd:42]
INFO: [Synth 8-3491] module 'InstructionDecoder' declared at 'C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/InstructionDecoder.vhd:34' bound to instance 'InstrDecodMap' of component 'InstructionDecoder' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:220]
INFO: [Synth 8-638] synthesizing module 'InstructionDecoder' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/InstructionDecoder.vhd:49]
INFO: [Synth 8-3491] module 'Register_file' declared at 'C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/Register.vhd:36' bound to instance 'L1' of component 'Register_file' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/InstructionDecoder.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Register_file' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/Register.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Register_file' (3#1) [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/Register.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecoder' (4#1) [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/InstructionDecoder.vhd:49]
INFO: [Synth 8-3491] module 'ExecutionUnit' declared at 'C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/ExecutionUnit.vhd:36' bound to instance 'ExeUnitMap' of component 'ExecutionUnit' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:232]
INFO: [Synth 8-638] synthesizing module 'ExecutionUnit' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/ExecutionUnit.vhd:50]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 16 wide and choice expression is 4 wide [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/ExecutionUnit.vhd:85]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 16 wide and choice expression is 4 wide [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/ExecutionUnit.vhd:86]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 16 wide and choice expression is 4 wide [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/ExecutionUnit.vhd:87]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 16 wide and choice expression is 4 wide [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/ExecutionUnit.vhd:88]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 16 wide and choice expression is 4 wide [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/ExecutionUnit.vhd:89]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 16 wide and choice expression is 4 wide [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/ExecutionUnit.vhd:90]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 16 wide and choice expression is 4 wide [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/ExecutionUnit.vhd:91]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 16 wide and choice expression is 4 wide [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/ExecutionUnit.vhd:92]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 16 wide and choice expression is 4 wide [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/ExecutionUnit.vhd:93]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 16 wide and choice expression is 4 wide [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/ExecutionUnit.vhd:94]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 16 wide and choice expression is 4 wide [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/ExecutionUnit.vhd:95]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 16 wide and choice expression is 4 wide [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/ExecutionUnit.vhd:96]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 16 wide and choice expression is 4 wide [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/ExecutionUnit.vhd:97]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 16 wide and choice expression is 4 wide [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/ExecutionUnit.vhd:98]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 16 wide and choice expression is 4 wide [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/ExecutionUnit.vhd:99]
WARNING: [Synth 8-614] signal 'res' is read in the process but is not in the sensitivity list [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/ExecutionUnit.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'ExecutionUnit' (5#1) [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/ExecutionUnit.vhd:50]
INFO: [Synth 8-3491] module 'ControlUnit' declared at 'C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/ControlUnit.vhd:36' bound to instance 'CtrlUnitMap' of component 'ControlUnit' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:243]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/ControlUnit.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (6#1) [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/ControlUnit.vhd:50]
INFO: [Synth 8-3491] module 'DataMemory' declared at 'C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/DataMemory.vhd:36' bound to instance 'DataMemMap' of component 'DataMemory' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:254]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/DataMemory.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (7#1) [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/DataMemory.vhd:45]
INFO: [Synth 8-3491] module 'seven_seg_disp' declared at 'C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/segm.vhd:7' bound to instance 'SevenSegmMap' of component 'seven_seg_disp' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:260]
INFO: [Synth 8-638] synthesizing module 'seven_seg_disp' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/segm.vhd:14]
INFO: [Synth 8-226] default block is never used [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/segm.vhd:29]
WARNING: [Synth 8-614] signal 'digit' is read in the process but is not in the sensitivity list [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/segm.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/segm.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'seven_seg_disp' (8#1) [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/segm.vhd:14]
WARNING: [Synth 8-614] signal 'Instruction' is read in the process but is not in the sensitivity list [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:265]
WARNING: [Synth 8-614] signal 'PcOut' is read in the process but is not in the sensitivity list [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:265]
WARNING: [Synth 8-614] signal 'RDD1' is read in the process but is not in the sensitivity list [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:265]
WARNING: [Synth 8-614] signal 'RDD2' is read in the process but is not in the sensitivity list [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:265]
WARNING: [Synth 8-614] signal 'AluRes' is read in the process but is not in the sensitivity list [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:265]
WARNING: [Synth 8-614] signal 'MemData' is read in the process but is not in the sensitivity list [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:265]
WARNING: [Synth 8-614] signal 'WriteData' is read in the process but is not in the sensitivity list [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:265]
WARNING: [Synth 8-6014] Unused sequential element PcOutID_reg was removed.  [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:170]
WARNING: [Synth 8-6014] Unused sequential element RDD1WB_reg was removed.  [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:204]
WARNING: [Synth 8-3848] Net RegDest in module/entity test_env does not have driver. [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:127]
WARNING: [Synth 8-3848] Net AluSrc in module/entity test_env does not have driver. [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:127]
WARNING: [Synth 8-3848] Net Beq in module/entity test_env does not have driver. [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:127]
WARNING: [Synth 8-3848] Net MemWrite in module/entity test_env does not have driver. [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:127]
WARNING: [Synth 8-3848] Net MemToReg in module/entity test_env does not have driver. [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:127]
WARNING: [Synth 8-3848] Net RegWrite in module/entity test_env does not have driver. [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:127]
WARNING: [Synth 8-3848] Net Blez in module/entity test_env does not have driver. [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:127]
WARNING: [Synth 8-3848] Net AluOp in module/entity test_env does not have driver. [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:130]
WARNING: [Synth 8-3848] Net RegDestEX in module/entity test_env does not have driver. [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'test_env' (9#1) [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:46]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[12]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[11]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[10]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[9]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[8]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[7]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[6]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[5]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[4]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[3]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[2]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[1]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[0]
WARNING: [Synth 8-3331] design InstructionDecoder has unconnected port Instr[15]
WARNING: [Synth 8-3331] design InstructionDecoder has unconnected port Instr[14]
WARNING: [Synth 8-3331] design InstructionDecoder has unconnected port Instr[13]
WARNING: [Synth 8-3331] design InstructionDecoder has unconnected port RegDst
WARNING: [Synth 8-3331] design test_env has unconnected port led[15]
WARNING: [Synth 8-3331] design test_env has unconnected port led[14]
WARNING: [Synth 8-3331] design test_env has unconnected port led[13]
WARNING: [Synth 8-3331] design test_env has unconnected port led[12]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[15]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[14]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[13]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[12]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[11]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[10]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[9]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[8]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[4]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[3]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[2]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[1]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 488.793 ; gain = 155.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 488.793 ; gain = 155.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 488.793 ; gain = 155.152
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_env_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_env_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 807.996 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 807.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 807.996 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 807.996 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 807.996 ; gain = 474.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 807.996 ; gain = 474.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 807.996 ; gain = 474.355
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element currAdr_reg_rep was removed.  [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/InstructionFetch.vhd:98]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/ExecutionUnit.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'Ext_Imm_reg' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/InstructionDecoder.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 807.996 ; gain = 474.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 10    
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 17    
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	 257 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   8 Input     16 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_env 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 9     
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module InstructionFetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	 257 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module MPG 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
Module Register_file 
Detailed RTL Component Info : 
+---RAMs : 
	              128 Bit         RAMs := 1     
Module InstructionDecoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ExecutionUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   8 Input     16 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      1 Bit        Muxes := 9     
Module seven_seg_disp 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'InstructionIF_reg' and it is trimmed from '16' to '13' bits. [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:147]
WARNING: [Synth 8-3331] design test_env has unconnected port led[15]
WARNING: [Synth 8-3331] design test_env has unconnected port led[14]
WARNING: [Synth 8-3331] design test_env has unconnected port led[13]
WARNING: [Synth 8-3331] design test_env has unconnected port led[12]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[15]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[14]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[13]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[12]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[11]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[10]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[9]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[8]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[4]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[3]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[2]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[1]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[0]
INFO: [Synth 8-3886] merging instance 'InstrDecodMap/Ext_Imm_reg[7]' (LD) to 'InstrDecodMap/Ext_Imm_reg[8]'
INFO: [Synth 8-3886] merging instance 'InstrDecodMap/Ext_Imm_reg[8]' (LD) to 'InstrDecodMap/Ext_Imm_reg[9]'
INFO: [Synth 8-3886] merging instance 'InstrDecodMap/Ext_Imm_reg[9]' (LD) to 'InstrDecodMap/Ext_Imm_reg[10]'
INFO: [Synth 8-3886] merging instance 'InstrDecodMap/Ext_Imm_reg[10]' (LD) to 'InstrDecodMap/Ext_Imm_reg[11]'
INFO: [Synth 8-3886] merging instance 'InstrDecodMap/Ext_Imm_reg[11]' (LD) to 'InstrDecodMap/Ext_Imm_reg[12]'
INFO: [Synth 8-3886] merging instance 'InstrDecodMap/Ext_Imm_reg[12]' (LD) to 'InstrDecodMap/Ext_Imm_reg[13]'
INFO: [Synth 8-3886] merging instance 'InstrDecodMap/Ext_Imm_reg[13]' (LD) to 'InstrDecodMap/Ext_Imm_reg[14]'
INFO: [Synth 8-3886] merging instance 'InstrDecodMap/Ext_Imm_reg[14]' (LD) to 'InstrDecodMap/Ext_Imm_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\InstructionIF_reg[6] )
INFO: [Synth 8-3886] merging instance 'ExtImmID_reg[0]' (FD) to 'funcID_reg[0]'
INFO: [Synth 8-3886] merging instance 'ExtImmID_reg[1]' (FD) to 'funcID_reg[1]'
INFO: [Synth 8-3886] merging instance 'ExtImmID_reg[2]' (FD) to 'funcID_reg[2]'
INFO: [Synth 8-3886] merging instance 'ExtImmID_reg[3]' (FD) to 'SaID_reg'
INFO: [Synth 8-3886] merging instance 'ExtImmID_reg[4]' (FD) to 'RdID_reg[0]'
INFO: [Synth 8-3886] merging instance 'ExtImmID_reg[5]' (FD) to 'RdID_reg[1]'
INFO: [Synth 8-3886] merging instance 'ExtImmID_reg[6]' (FD) to 'InstructionIF_reg[6]'
INFO: [Synth 8-3886] merging instance 'ExtImmID_reg[7]' (FD) to 'ExtImmID_reg[15]'
INFO: [Synth 8-3886] merging instance 'ExtImmID_reg[8]' (FD) to 'ExtImmID_reg[15]'
INFO: [Synth 8-3886] merging instance 'ExtImmID_reg[9]' (FD) to 'ExtImmID_reg[15]'
INFO: [Synth 8-3886] merging instance 'ExtImmID_reg[10]' (FD) to 'ExtImmID_reg[15]'
INFO: [Synth 8-3886] merging instance 'ExtImmID_reg[11]' (FD) to 'ExtImmID_reg[15]'
INFO: [Synth 8-3886] merging instance 'ExtImmID_reg[12]' (FD) to 'ExtImmID_reg[15]'
INFO: [Synth 8-3886] merging instance 'ExtImmID_reg[13]' (FD) to 'ExtImmID_reg[15]'
INFO: [Synth 8-3886] merging instance 'ExtImmID_reg[14]' (FD) to 'ExtImmID_reg[15]'
INFO: [Synth 8-3886] merging instance 'RdID_reg[2]' (FD) to 'InstructionIF_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\InstructionIF_reg[6] )
WARNING: [Synth 8-3332] Sequential element (InstrDecodMap/Ext_Imm_reg[15]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (InstrDecodMap/Ext_Imm_reg[6]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (InstrDecodMap/Ext_Imm_reg[5]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (InstrDecodMap/Ext_Imm_reg[4]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (InstrDecodMap/Ext_Imm_reg[3]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (InstrDecodMap/Ext_Imm_reg[2]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (InstrDecodMap/Ext_Imm_reg[1]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (InstrDecodMap/Ext_Imm_reg[0]) is unused and will be removed from module test_env.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 807.996 ; gain = 474.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------------+-----------+----------------------+------------------+
|Module Name | RTL Object                    | Inference | Size (Depth x Width) | Primitives       | 
+------------+-------------------------------+-----------+----------------------+------------------+
|test_env    | DataMemMap/data_reg           | Implied   | 256 x 16             | RAM256X1S x 16   | 
|test_env    | InstrDecodMap/L1/reg_file_reg | Implied   | 8 x 16               | RAM32M x 6       | 
+------------+-------------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 810.324 ; gain = 476.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 810.770 ; gain = 477.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-------------------------------+-----------+----------------------+------------------+
|Module Name | RTL Object                    | Inference | Size (Depth x Width) | Primitives       | 
+------------+-------------------------------+-----------+----------------------+------------------+
|test_env    | DataMemMap/data_reg           | Implied   | 256 x 16             | RAM256X1S x 16   | 
|test_env    | InstrDecodMap/L1/reg_file_reg | Implied   | 8 x 16               | RAM32M x 6       | 
+------------+-------------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 826.793 ; gain = 493.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 826.793 ; gain = 493.152
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Instruction[14] with 1st driver pin 'i_0/O' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/InstructionFetch.vhd:138]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Instruction[14] with 2nd driver pin 'AluOpID_reg[1]/Q' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MemToRegID with 1st driver pin 'i_309/O' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/ControlUnit.vhd:56]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MemToRegID with 2nd driver pin 'MemToRegID_reg/Q' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:162]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin BeqID with 1st driver pin 'i_306/O' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/ControlUnit.vhd:56]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin BeqID with 2nd driver pin 'BeqID_reg/Q' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:165]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin BlezID with 1st driver pin 'i_307/O' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/ControlUnit.vhd:56]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin BlezID with 2nd driver pin 'BlezID_reg/Q' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:166]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RegWriteID with 1st driver pin 'CtrlUnitMap/RegWrite__0/O' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/ControlUnit.vhd:56]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RegWriteID with 2nd driver pin 'RegWriteID_reg/Q' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:163]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Instruction[15] with 1st driver pin 'i_303/O' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/InstructionFetch.vhd:138]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Instruction[15] with 2nd driver pin 'AluOpID_reg[2]/Q' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Instruction[13] with 1st driver pin 'i_304/O' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/InstructionFetch.vhd:138]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Instruction[13] with 2nd driver pin 'AluOpID_reg[0]/Q' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:167]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin AluSrcID with 1st driver pin 'i_305/O' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/ControlUnit.vhd:56]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin AluSrcID with 2nd driver pin 'AluSrcID_reg/Q' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:168]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MemWriteID with 1st driver pin 'i_308/O' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/ControlUnit.vhd:56]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MemWriteID with 2nd driver pin 'MemWriteID_reg/Q' [C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.srcs/sources_1/new/test_env.vhd:164]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        9|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 826.793 ; gain = 493.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 826.793 ; gain = 493.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 826.793 ; gain = 493.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 826.793 ; gain = 493.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 826.793 ; gain = 493.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|test_env    | WriteAddrWB_reg[2] | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
+------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUF       |     1|
|2     |BUFG      |     1|
|3     |CARRY4    |    21|
|4     |LUT1      |     3|
|5     |LUT2      |    11|
|6     |LUT3      |    36|
|7     |LUT4      |    24|
|8     |LUT5      |   120|
|9     |LUT6      |    92|
|10    |MUXF7     |    16|
|11    |RAM256X1S |    16|
|12    |RAM32M    |     6|
|13    |SRL16E    |     3|
|14    |FDRE      |   199|
|15    |IBUF      |     6|
|16    |OBUF      |    13|
|17    |OBUFT     |    14|
+------+----------+------+

Report Instance Areas: 
+------+----------------+-------------------+------+
|      |Instance        |Module             |Cells |
+------+----------------+-------------------+------+
|1     |top             |                   |   582|
|2     |  CtrlUnitMap   |ControlUnit        |     2|
|3     |  DataMemMap    |DataMemory         |    52|
|4     |  ExeUnitMap    |ExecutionUnit      |    64|
|5     |  InstrDecodMap |InstructionDecoder |    43|
|6     |    L1          |Register_file      |    43|
|7     |  InstrMap      |InstructionFetch   |    76|
|8     |  MpgMap        |MPG                |    34|
|9     |  SevenSegmMap  |seven_seg_disp     |    26|
+------+----------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 826.793 ; gain = 493.152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 18 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 826.793 ; gain = 173.949
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 826.793 ; gain = 493.152
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 830.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  BUF => LUT1: 1 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 16 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 101 Warnings, 18 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 830.477 ; gain = 509.469
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 830.477 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Andrei/Desktop/An2/Sem2/CA/Vivado/Lab6/Lab6.runs/synth_1/test_env.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_env_utilization_synth.rpt -pb test_env_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 19 15:54:25 2019...
