TimeQuest Timing Analyzer report for img_man_MDS
Sat Jun 01 18:18:08 2013
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 13. Slow Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 14. Slow Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 15. Slow Model Setup: 'fpga_clk'
 16. Slow Model Hold: 'fpga_clk'
 17. Slow Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 18. Slow Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 19. Slow Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 20. Slow Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 21. Slow Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 22. Slow Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 23. Slow Model Recovery: 'fpga_clk'
 24. Slow Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 25. Slow Model Removal: 'fpga_clk'
 26. Slow Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 27. Slow Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 28. Slow Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 29. Slow Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 30. Slow Model Minimum Pulse Width: 'fpga_clk'
 31. Slow Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Propagation Delay
 37. Minimum Propagation Delay
 38. Output Enable Times
 39. Minimum Output Enable Times
 40. Output Disable Times
 41. Minimum Output Disable Times
 42. Fast Model Setup Summary
 43. Fast Model Hold Summary
 44. Fast Model Recovery Summary
 45. Fast Model Removal Summary
 46. Fast Model Minimum Pulse Width Summary
 47. Fast Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 48. Fast Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 49. Fast Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 50. Fast Model Setup: 'fpga_clk'
 51. Fast Model Hold: 'fpga_clk'
 52. Fast Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 53. Fast Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 54. Fast Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 55. Fast Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 56. Fast Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 57. Fast Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 58. Fast Model Recovery: 'fpga_clk'
 59. Fast Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 60. Fast Model Removal: 'fpga_clk'
 61. Fast Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 62. Fast Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 63. Fast Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 64. Fast Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 65. Fast Model Minimum Pulse Width: 'fpga_clk'
 66. Fast Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 67. Setup Times
 68. Hold Times
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Propagation Delay
 72. Minimum Propagation Delay
 73. Output Enable Times
 74. Minimum Output Enable Times
 75. Output Disable Times
 76. Minimum Output Disable Times
 77. Multicorner Timing Analysis Summary
 78. Setup Times
 79. Hold Times
 80. Clock to Output Times
 81. Minimum Clock to Output Times
 82. Progagation Delay
 83. Minimum Progagation Delay
 84. Setup Transfers
 85. Hold Transfers
 86. Recovery Transfers
 87. Removal Transfers
 88. Report TCCS
 89. Report RSKM
 90. Unconstrained Paths
 91. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name      ; img_man_MDS                                       ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C35F672C6                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   7.1%      ;
;     3-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Sat Jun 01 18:17:55 2013 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------+------------------------------------------------------------+
; Clock Name                                             ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                   ; Targets                                                    ;
+--------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------+------------------------------------------------------------+
; fpga_clk                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                          ; { fpga_clk }                                               ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Generated ; 7.500  ; 133.33 MHz ; 0.000 ; 3.750  ; 50.00      ; 3         ; 8           ;       ;        ;           ;            ; false    ; fpga_clk ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0] ; { inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] } ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; fpga_clk ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0] ; { inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] } ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; fpga_clk ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0] ; { inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] } ;
+--------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                               ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
; 89.49 MHz  ; 89.49 MHz       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;                                                               ;
; 118.55 MHz ; 118.55 MHz      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;                                                               ;
; 165.18 MHz ; 165.18 MHz      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;                                                               ;
; 919.96 MHz ; 420.17 MHz      ; fpga_clk                                               ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                        ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; -1.174 ; -16.029       ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.723  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 3.201  ; 0.000         ;
; fpga_clk                                               ; 18.913 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                        ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; fpga_clk                                               ; 0.391 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.391 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.391 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                     ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; -1.262 ; -1.262        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; -1.142 ; -2.284        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.880  ; 0.000         ;
; fpga_clk                                               ; 17.832 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                     ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 1.040 ; 0.000         ;
; fpga_clk                                               ; 1.427 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 1.462 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 3.412 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                          ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 1.623  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.873  ; 0.000         ;
; fpga_clk                                               ; 9.000  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 10.373 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.174 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 11.209     ;
; -1.085 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 11.120     ;
; -1.061 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 11.096     ;
; -1.054 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 11.091     ;
; -1.050 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 11.085     ;
; -1.028 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 11.092     ;
; -0.972 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 11.007     ;
; -0.965 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 11.002     ;
; -0.961 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.996     ;
; -0.944 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 10.975     ;
; -0.915 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.979     ;
; -0.908 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.101      ; 10.974     ;
; -0.904 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.968     ;
; -0.888 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.923     ;
; -0.867 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.902     ;
; -0.858 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.895     ;
; -0.841 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[0]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.905     ;
; -0.831 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 10.862     ;
; -0.824 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.068      ; 10.857     ;
; -0.820 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 10.851     ;
; -0.779 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.816     ;
; -0.778 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.813     ;
; -0.777 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.812     ;
; -0.775 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.810     ;
; -0.769 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.806     ;
; -0.768 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.805     ;
; -0.764 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.799     ;
; -0.743 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.778     ;
; -0.728 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[0]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.792     ;
; -0.721 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.785     ;
; -0.721 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[0]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.101      ; 10.787     ;
; -0.717 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[0]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.781     ;
; -0.712 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.101      ; 10.778     ;
; -0.692 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg3 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.727     ;
; -0.690 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.727     ;
; -0.664 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.699     ;
; -0.660 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.695     ;
; -0.657 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.694     ;
; -0.653 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.688     ;
; -0.637 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 10.668     ;
; -0.633 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.101      ; 10.699     ;
; -0.630 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.665     ;
; -0.628 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.068      ; 10.661     ;
; -0.626 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o                                             ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.068      ; 10.659     ;
; -0.623 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.660     ;
; -0.619 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.654     ;
; -0.604 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.639     ;
; -0.603 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg3 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.638     ;
; -0.595 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg3 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.632     ;
; -0.581 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.618     ;
; -0.581 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.616     ;
; -0.576 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.057      ; 10.598     ;
; -0.572 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.609     ;
; -0.571 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.606     ;
; -0.552 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[3]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 10.583     ;
; -0.549 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.068      ; 10.582     ;
; -0.546 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg3 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.610     ;
; -0.534 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[0]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.598     ;
; -0.532 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.057      ; 10.554     ;
; -0.525 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.560     ;
; -0.525 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[0]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.101      ; 10.591     ;
; -0.518 ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[2]                                                           ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.582     ;
; -0.515 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.550     ;
; -0.514 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.578     ;
; -0.513 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o                                             ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.068      ; 10.546     ;
; -0.506 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o                                             ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.541     ;
; -0.506 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg3 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.543     ;
; -0.502 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o                                             ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.068      ; 10.535     ;
; -0.501 ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[0]                                                           ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.565     ;
; -0.500 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.057      ; 10.522     ;
; -0.499 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg2 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.534     ;
; -0.493 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.530     ;
; -0.492 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.529     ;
; -0.476 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.513     ;
; -0.470 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.505     ;
; -0.462 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg3 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 10.493     ;
; -0.461 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.498     ;
; -0.458 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.522     ;
; -0.449 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg3 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.101      ; 10.515     ;
; -0.446 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[0]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.101      ; 10.512     ;
; -0.439 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[3]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 10.470     ;
; -0.436 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.471     ;
; -0.436 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.471     ;
; -0.435 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.101      ; 10.501     ;
; -0.432 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[3]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.068      ; 10.465     ;
; -0.430 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 10.461     ;
; -0.430 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[2]                ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.086      ; 10.481     ;
; -0.428 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[3]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.066      ; 10.459     ;
; -0.427 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[0]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.462     ;
; -0.427 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.464     ;
; -0.410 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[1]                                        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.068      ; 10.443     ;
; -0.410 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg2 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.445     ;
; -0.406 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg3 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.441     ;
; -0.405 ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[2]                                                           ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.469     ;
; -0.398 ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[2]                                                           ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.101      ; 10.464     ;
; -0.394 ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[2]                                                           ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.458     ;
; -0.388 ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[0]                                                           ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.452     ;
; -0.388 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[1]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.452     ;
; -0.387 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.424     ;
; -0.382 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.419     ;
+--------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                       ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.723 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[3]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[3]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.813      ;
; 0.740 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[7]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[7]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.796      ;
; 0.741 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[6]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[6]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 1.800      ;
; 0.783 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[1]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[1]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.004     ; 1.749      ;
; 0.895 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[21]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.644      ;
; 0.932 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[0]     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.007     ; 1.597      ;
; 0.937 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[6]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[6]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.602      ;
; 0.940 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[2]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[2]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.599      ;
; 0.994 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[0]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.002     ; 1.540      ;
; 1.002 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[0]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[0]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.004     ; 1.530      ;
; 1.011 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[4]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[4]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.528      ;
; 1.014 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[5]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[5]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.004     ; 1.518      ;
; 1.049 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[1]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.003     ; 1.484      ;
; 1.058 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[17] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[17]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.003     ; 1.475      ;
; 1.082 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[8]     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.005     ; 1.449      ;
; 1.120 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[7]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[7]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 1.418      ;
; 1.123 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[3]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[3]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 1.415      ;
; 1.186 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[5]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[5]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.003     ; 1.347      ;
; 1.211 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[2]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[2]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 1.330      ;
; 1.212 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[10]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[10]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.324      ;
; 1.229 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[4]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[4]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 1.312      ;
; 1.231 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[12] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.306      ;
; 1.242 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[15] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[15]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.295      ;
; 1.260 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[0]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[0]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.014      ; 1.290      ;
; 1.260 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_ready           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.276      ;
; 1.274 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|init_rd             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d1                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 1.261      ;
; 1.287 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|type_reg_wbm[0]     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d1[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.252      ;
; 1.293 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|restart_i           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d1                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.002     ; 1.241      ;
; 1.445 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[17]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[17]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.094      ;
; 1.446 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 6.099      ;
; 1.447 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[20]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[20]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.092      ;
; 1.447 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[5]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 6.098      ;
; 1.476 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[15]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[15]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.063      ;
; 1.480 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[18]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[18]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.059      ;
; 1.529 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[1]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[1]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.010      ;
; 1.542 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 6.006      ;
; 1.543 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[0]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 6.005      ;
; 1.563 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[19]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[19]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.974      ;
; 1.573 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[13]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[13]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.964      ;
; 1.573 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[6]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 5.975      ;
; 1.573 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[7]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 5.975      ;
; 1.574 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[16] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[16]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 0.964      ;
; 1.577 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[6] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 5.971      ;
; 1.577 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[7] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 5.971      ;
; 1.596 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[16]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[16]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.941      ;
; 1.605 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[7]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[7]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.934      ;
; 1.606 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[3]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[3]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.933      ;
; 1.608 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[6]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[6]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.931      ;
; 1.609 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[0]     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.930      ;
; 1.609 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[1]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[1]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.930      ;
; 1.609 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[18] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[18]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 0.929      ;
; 1.612 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[9]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[9]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.927      ;
; 1.613 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[19] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[19]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.926      ;
; 1.616 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[14] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[14]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.923      ;
; 1.620 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[8]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[8]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.919      ;
; 1.624 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[14]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[14]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.915      ;
; 1.627 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[9]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[9]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.912      ;
; 1.647 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[20] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[20]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.892      ;
; 1.689 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 5.855      ;
; 1.690 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[5]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 5.854      ;
; 1.714 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[2]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[2]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.825      ;
; 1.722 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[0]   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 5.822      ;
; 1.723 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[0]   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[5]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 5.821      ;
; 1.740 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[3] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.014      ; 5.810      ;
; 1.747 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[5]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[5]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.792      ;
; 1.748 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[4]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[4]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.791      ;
; 1.751 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[8]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[8]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.788      ;
; 1.752 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[1]     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[1]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.787      ;
; 1.752 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[13] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.787      ;
; 1.752 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[21] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[21]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.787      ;
; 1.752 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[11]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[11]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.787      ;
; 1.753 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[6]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[6]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.786      ;
; 1.753 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[7]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.786      ;
; 1.753 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[12]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[12]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.786      ;
; 1.754 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[3]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[3]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.785      ;
; 1.754 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[5]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[5]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.785      ;
; 1.754 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[8]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.785      ;
; 1.755 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[0]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.784      ;
; 1.755 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[2]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[2]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.784      ;
; 1.756 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[11] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[11]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.783      ;
; 1.757 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[4]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[4]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.782      ;
; 1.758 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[10] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[10]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.781      ;
; 1.785 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 5.762      ;
; 1.786 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[0]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 5.761      ;
; 1.816 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[6]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 5.731      ;
; 1.816 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[7]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 5.731      ;
; 1.818 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[0]   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 5.729      ;
; 1.819 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[0]   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[0]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 5.728      ;
; 1.820 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[6] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 5.727      ;
; 1.820 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[7] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 5.727      ;
; 1.841 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[2]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 5.703      ;
; 1.842 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[3]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 5.702      ;
; 1.842 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[2]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[5]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 5.702      ;
; 1.843 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[3]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[5]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 5.701      ;
; 1.846 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.014      ; 5.704      ;
; 1.849 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[0]   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[6]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 5.698      ;
; 1.849 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[0]   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[7]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 5.698      ;
; 1.851 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.014      ; 5.699      ;
; 1.853 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[0]   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[6] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 5.694      ;
; 1.853 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[0]   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[7] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 5.694      ;
+-------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 3.201  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|manipulation_complete ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|image_tx_en_i      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.035      ; 1.870      ;
; 3.842  ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_type_inst|reg_data[2]                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d1                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 1.195      ;
; 16.565 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[0]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 8.474      ;
; 16.671 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 8.368      ;
; 16.746 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 8.293      ;
; 16.941 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 8.096      ;
; 17.213 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[4]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 7.826      ;
; 17.397 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 7.640      ;
; 17.832 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[6]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 7.205      ;
; 17.858 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[7]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 7.179      ;
; 18.055 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[8]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 6.982      ;
; 18.314 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 6.732      ;
; 18.314 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 6.732      ;
; 18.314 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 6.732      ;
; 18.328 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 6.718      ;
; 18.342 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 6.704      ;
; 18.343 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 6.703      ;
; 18.343 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 6.703      ;
; 18.389 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[9]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 6.648      ;
; 18.461 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 6.582      ;
; 18.461 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 6.582      ;
; 18.461 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 6.582      ;
; 18.475 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 6.568      ;
; 18.489 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 6.554      ;
; 18.490 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 6.553      ;
; 18.490 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 6.553      ;
; 18.500 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 6.545      ;
; 18.502 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 6.543      ;
; 18.502 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 6.543      ;
; 18.503 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 6.542      ;
; 18.505 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 6.540      ;
; 18.506 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 6.539      ;
; 18.514 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 6.531      ;
; 18.514 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 6.531      ;
; 18.514 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 6.531      ;
; 18.514 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 6.531      ;
; 18.517 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.014      ; 6.533      ;
; 18.518 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.014      ; 6.532      ;
; 18.518 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.014      ; 6.532      ;
; 18.520 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 6.524      ;
; 18.544 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 6.500      ;
; 18.546 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 6.498      ;
; 18.548 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 6.496      ;
; 18.550 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 6.494      ;
; 18.607 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 6.446      ;
; 18.608 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 6.445      ;
; 18.608 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 6.445      ;
; 18.617 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[1]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.016      ; 6.435      ;
; 18.622 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 6.431      ;
; 18.623 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 6.430      ;
; 18.623 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 6.430      ;
; 18.636 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.019      ; 6.419      ;
; 18.637 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.019      ; 6.418      ;
; 18.637 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.019      ; 6.418      ;
; 18.647 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 6.395      ;
; 18.649 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 6.393      ;
; 18.649 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 6.393      ;
; 18.650 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 6.392      ;
; 18.652 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 6.390      ;
; 18.653 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 6.389      ;
; 18.661 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 6.381      ;
; 18.661 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 6.381      ;
; 18.661 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 6.381      ;
; 18.661 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 6.381      ;
; 18.667 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 6.374      ;
; 18.691 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 6.350      ;
; 18.693 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 6.348      ;
; 18.695 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 6.346      ;
; 18.697 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 6.344      ;
; 18.707 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[1]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.019      ; 6.348      ;
; 18.718 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 6.323      ;
; 18.718 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 6.323      ;
; 18.718 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 6.323      ;
; 18.722 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[1]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.019      ; 6.333      ;
; 18.732 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 6.309      ;
; 18.736 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[1]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.021      ; 6.321      ;
; 18.746 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 6.295      ;
; 18.747 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 6.294      ;
; 18.747 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 6.294      ;
; 18.750 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[8]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.016      ; 6.302      ;
; 18.755 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[6]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.016      ; 6.297      ;
; 18.755 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[7]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.016      ; 6.297      ;
; 18.773 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 6.271      ;
; 18.773 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 6.271      ;
; 18.773 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 6.271      ;
; 18.776 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 6.268      ;
; 18.780 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 6.264      ;
; 18.787 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 6.257      ;
; 18.792 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 6.252      ;
; 18.792 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 6.252      ;
; 18.792 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 6.252      ;
; 18.801 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 6.243      ;
; 18.802 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 6.242      ;
; 18.802 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 6.242      ;
; 18.806 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 6.238      ;
; 18.820 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 6.224      ;
; 18.821 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 6.223      ;
; 18.821 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 6.223      ;
; 18.823 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[4]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.014      ; 6.227      ;
; 18.824 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[2]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.014      ; 6.226      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'fpga_clk'                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.913 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.001     ; 1.122      ;
; 18.925 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.001     ; 1.110      ;
; 18.932 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.104      ;
; 18.934 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.102      ;
; 18.965 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.071      ;
; 18.974 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.062      ;
; 19.104 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.932      ;
; 19.104 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.932      ;
; 19.106 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.930      ;
; 19.236 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.800      ;
; 19.240 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.796      ;
; 19.240 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.796      ;
; 19.241 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.795      ;
; 19.243 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.793      ;
; 19.252 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.784      ;
; 19.254 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.782      ;
; 19.379 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.657      ;
; 19.379 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.657      ;
+--------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'fpga_clk'                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.782      ;
; 0.518 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.784      ;
; 0.527 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.793      ;
; 0.529 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.796      ;
; 0.534 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.800      ;
; 0.664 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.930      ;
; 0.666 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.932      ;
; 0.666 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.932      ;
; 0.796 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.062      ;
; 0.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.071      ;
; 0.836 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.102      ;
; 0.838 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.104      ;
; 0.845 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.001     ; 1.110      ;
; 0.857 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.001     ; 1.122      ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                                    ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                       ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                              ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                   ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                   ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                   ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                   ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                   ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                              ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                         ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|do_refresh                                                                         ; mds_top:inst2|sdram_controller:sdr_ctrl|do_refresh                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[8]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[8]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[0]                                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[0]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st         ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ5_ST                                                                ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ5_ST                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|cyc_i_internal                                                                     ; mds_top:inst2|sdram_controller:sdr_ctrl|cyc_i_internal                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|stall_r                                                                            ; mds_top:inst2|sdram_controller:sdr_ctrl|stall_r                                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|data_valid_r                                                                       ; mds_top:inst2|sdram_controller:sdr_ctrl|data_valid_r                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[1]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[1]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[0]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[0]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[2]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[2]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[3]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[3]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[0]                                                                        ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[0]                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[1]                                                                        ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[1]                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                              ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_MODE_REG_ST                                              ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_MODE_REG_ST                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_done                                                                          ; mds_top:inst2|sdram_controller:sdr_ctrl|init_done                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|oe_r                                                                               ; mds_top:inst2|sdram_controller:sdr_ctrl|oe_r                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|dat_1st_bool                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|dat_1st_bool                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[8]                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[8]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_stb_internal              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_stb_internal              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|oor_r                                                                              ; mds_top:inst2|sdram_controller:sdr_ctrl|oor_r                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|wr_bank_val                                                                         ; mds_top:inst2|mem_mng_top:mem_mng_inst|wr_bank_val                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[21]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[21]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.512 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[10]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[10]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.781      ;
; 0.512 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_deb                            ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.778      ;
; 0.513 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[4]            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[4]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.782      ;
; 0.514 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[11]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[11]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.783      ;
; 0.515 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[0]            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.784      ;
; 0.515 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[2]            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[2]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.784      ;
; 0.515 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[4]                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[4]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[18]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[18]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[3]            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[3]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.785      ;
; 0.516 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[5]            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[5]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.785      ;
; 0.516 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[8]            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[8]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.785      ;
; 0.516 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[12]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[12]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[17]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[17]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[6]            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[6]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.786      ;
; 0.517 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[7]            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[7]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.786      ;
; 0.517 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[12]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[12]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.786      ;
; 0.517 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[12]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[1]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[1]                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.787      ;
; 0.518 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[13]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[13]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.787      ;
; 0.518 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[21]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[21]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.787      ;
; 0.518 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[11]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[11]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.787      ;
; 0.518 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[7]                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[7]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d1                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d2                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[9]                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[9]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[8]                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[8]                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.788      ;
; 0.519 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[1]                                     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d2[1]                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|restart_rd_d1                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|restart_rd_bool               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[3]                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[3]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d2                                           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[8]                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[8]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[10]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[10]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; mds_top:inst2|sdram_controller:sdr_ctrl|address_r[17]                                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_addr_r[9]                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0]                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[0]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                                           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d2                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d4                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_flt                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[10]              ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[10]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[4]                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[4]                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.791      ;
; 0.522 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d4                                          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_flt                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[17]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[17]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[5]                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[5]                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.792      ;
; 0.524 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[21]               ; mds_top:inst2|sdram_controller:sdr_ctrl|address_r[21]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[6]               ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[6]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[14]              ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[14]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_bank_switch_st ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_switch_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                   ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_ST                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.IDLE_ST                                                                 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_ST                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[14]                                                                ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[14]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[12]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[12]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.529 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[14]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[14]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[16]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[16]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[10]               ; mds_top:inst2|sdram_controller:sdr_ctrl|address_r[10]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.531 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[2]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[1]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.ACT_ST                                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_addr_r[11]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[13]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.798      ;
; 0.532 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[15]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[15]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.798      ;
; 0.536 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[6]                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[6]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.802      ;
; 0.536 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d4                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.802      ;
; 0.537 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[8]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[8]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.803      ;
; 0.537 ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[8]                                                                        ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[8]                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.803      ;
; 0.537 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_cnt[0]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_pipe_bool                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.803      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_type_reg_0x00_st    ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_type_reg_0x00_st    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_wb_addr_lsb_st      ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_wb_addr_lsb_st      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st            ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[0]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[0]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|intercon:intercon_y_inst|wbm_gnt[0]                                                                           ; mds_top:inst2|intercon:intercon_y_inst|wbm_gnt[0]                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tgc_o                              ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tgc_o                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STARTBIT_ST                                                     ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STARTBIT_ST                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[1]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[1]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.IDLE_ST                                                         ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.IDLE_ST                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[2]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[2]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[0]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[0]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[1]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[1]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[2]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[2]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[3]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[3]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.RX_ST                                                           ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.RX_ST                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|valid                                                                  ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|valid                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.data_st                                                            ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.data_st                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[3]                                                                ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[3]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.eof_st                                                             ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.eof_st                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.type_st                                                            ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.type_st                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.addr_st                                                            ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.addr_st                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.len_st                                                             ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.len_st                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[0]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[1]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|crc_err_status                                                                           ; mds_top:inst2|rx_path:rx_path_inst|crc_err_status                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|eof_err_status                                                                           ; mds_top:inst2|rx_path:rx_path_inst|eof_err_status                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|stop_bit_err                                                           ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|stop_bit_err                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|sbit_err_status                                                                          ; mds_top:inst2|rx_path:rx_path_inst|sbit_err_status                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.prepare_for_second_pair_st ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.prepare_for_second_pair_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[1]                             ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[1]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[2]                             ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[2]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[3]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[3]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ack_cnt_zero_b                                                   ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ack_cnt_zero_b                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[0]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[0]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[2]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[2]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[1]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[1]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[1]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[1]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[3]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[3]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[4]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[4]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[5]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[5]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[6]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[6]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[7]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[8]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[9]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[9]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_addr_out_valid                          ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_addr_out_valid                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.read_idle_st               ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.read_idle_st               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_first                                  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_first                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|finish_read_pxl[1]                          ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|finish_read_pxl[1]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_bilinear_st                      ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_bilinear_st                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_bili_trig                                ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_bili_trig                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[1]                                          ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[1]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[0]                                          ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[0]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[9]                         ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[9]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[10]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[10]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_idle_st                          ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_idle_st                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|RAM_is_full                                 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|RAM_is_full                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_WB_to_SDRAM_st                   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_WB_to_SDRAM_st                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_din_valid                               ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_din_valid                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|dat_1st_bool                                                                             ; mds_top:inst2|rx_path:rx_path_inst|dat_1st_bool                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wb_address[9]                               ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wb_address[9]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_dat_o[4]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_dat_o[4]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tga_o[1]                                                     ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tga_o[1]                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_tga_o[1]                             ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_tga_o[1]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tga_o[1]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tga_o[1]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_din_valid                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_din_valid                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[7]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[7]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_dat_o[0]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_dat_o[0]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[0]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[0]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|type_reg_offset[0]                                                                       ; mds_top:inst2|rx_path:rx_path_inst|type_reg_offset[0]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|type_reg_offset[2]                                                                       ; mds_top:inst2|rx_path:rx_path_inst|type_reg_offset[2]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wbs_cur_st.wbs_wait_end_cyc_st ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wbs_cur_st.wbs_wait_end_cyc_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|err_i_status                                                     ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|err_i_status                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_in_addr_i[0]                                                 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_in_addr_i[0]                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[1]                                                ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[1]                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[2]                                                ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[2]                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[3]                                                ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[3]                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[4]                                                ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[4]                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[5]                                                ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[5]                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[6]                                                ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[6]                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[7]                                                ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[7]                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[8]                                                ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[8]                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[9]                                                ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[9]                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_cur_st.wbm_rx_st                                             ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_cur_st.wbm_rx_st                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|err_i_status                                                                             ; mds_top:inst2|rx_path:rx_path_inst|err_i_status                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_type_st                                                              ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_type_st                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_idle_st         ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_idle_st         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_tx_st           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_tx_st           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.end_cyc_st                                       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.end_cyc_st                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_cnt[18]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_cnt[18]                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.wbm_rx_st                                        ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.wbm_rx_st                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.restart_wack_st                                  ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.restart_wack_st                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                       ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                                                                       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[2]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[2]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[4]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[4]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[6]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[6]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[7]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[7]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[8]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[8]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_deb                                                                                            ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_out                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.782      ;
; 0.518 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.784      ;
; 0.520 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[6]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[6]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[6]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.791      ;
; 0.530 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d1                                                                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[9]                                                                                           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[9]                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|addr_store_a[0]  ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|address_reg_a[0]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.798      ;
; 0.551 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.817      ;
; 0.554 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.820      ;
; 0.555 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|hcnt[9]                                                                                           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|hcnt[9]                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.821      ;
; 0.557 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.823      ;
; 0.560 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[3]                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.826      ;
; 0.561 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[8]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.827      ;
; 0.562 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[7]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.828      ;
; 0.564 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.830      ;
; 0.565 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.831      ;
; 0.565 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.831      ;
; 0.568 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.834      ;
; 0.572 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.838      ;
; 0.572 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.838      ;
; 0.574 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.840      ;
; 0.655 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[0]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.921      ;
; 0.656 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.922      ;
; 0.656 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[1]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.922      ;
; 0.657 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[6]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.923      ;
; 0.658 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[4]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.924      ;
; 0.658 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[2]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.924      ;
; 0.658 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[3]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.924      ;
; 0.659 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[7]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.925      ;
; 0.660 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[3]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|blanking_ver_cond                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|blank                                                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[0]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.926      ;
; 0.661 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[7]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.927      ;
; 0.663 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.929      ;
; 0.663 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[5]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.929      ;
; 0.665 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[1]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.931      ;
; 0.666 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.932      ;
; 0.667 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.933      ;
; 0.668 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.934      ;
; 0.669 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.934      ;
; 0.686 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[1]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[1]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.952      ;
; 0.686 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.952      ;
; 0.693 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.959      ;
; 0.696 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[7]                                                                                                                            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[7]                                                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.962      ;
; 0.696 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|address_reg_a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|out_address_reg_a[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.963      ;
; 0.696 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.962      ;
; 0.701 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[7]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.966      ;
; 0.706 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.971      ;
; 0.707 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_ver_cond1                                                                                            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 0.971      ;
; 0.709 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.975      ;
; 0.709 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.975      ;
; 0.721 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.986      ;
; 0.742 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.008      ;
; 0.744 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[4]                                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.010      ;
; 0.764 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1                                                                                            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.030      ;
; 0.770 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|right_frame_i[9]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.036      ;
; 0.787 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[7]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.053      ;
; 0.790 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[4]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[4]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.056      ;
; 0.791 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[2]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.057      ;
; 0.792 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[4]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.058      ;
; 0.794 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[10]                                                                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|blanking_hor_cond                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.060      ;
; 0.794 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.060      ;
; 0.797 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[13]                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[13]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.063      ;
; 0.801 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[6]                                                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[6]                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.067      ;
; 0.801 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|hcnt[7]                                                                                           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|hcnt[7]                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[12]                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[12]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.068      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                       ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.262 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_ready_flt             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; 0.001      ; 3.799      ;
; 5.159  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 4.839      ;
; 5.159  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[17]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 4.839      ;
; 5.159  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[16]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 4.839      ;
; 5.159  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[15]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 4.839      ;
; 5.159  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[14]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 4.839      ;
; 5.159  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 4.839      ;
; 5.159  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 4.839      ;
; 5.159  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[11]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 4.839      ;
; 5.159  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[10]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 4.839      ;
; 5.159  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[9]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 4.839      ;
; 5.159  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 4.839      ;
; 5.159  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[18]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 4.839      ;
; 5.159  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[19]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 4.839      ;
; 5.159  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[20]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 4.839      ;
; 5.159  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[21]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 4.839      ;
; 5.159  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[22]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 4.839      ;
; 5.159  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[23]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 4.839      ;
; 5.159  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[24]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 4.839      ;
; 5.159  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[25]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 4.839      ;
; 5.159  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[26]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 4.839      ;
; 5.178  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.824      ;
; 5.178  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[20]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.824      ;
; 5.178  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[19]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.824      ;
; 5.178  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[17]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.824      ;
; 5.178  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[16]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.824      ;
; 5.178  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[15]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.824      ;
; 5.178  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[14]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.824      ;
; 5.178  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.824      ;
; 5.178  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.824      ;
; 5.178  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[11]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.824      ;
; 5.178  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[10]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.824      ;
; 5.178  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[9]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.824      ;
; 5.178  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.824      ;
; 5.178  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[21]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.824      ;
; 5.178  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[22]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.824      ;
; 5.178  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[23]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.824      ;
; 5.178  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[24]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.824      ;
; 5.178  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[25]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.824      ;
; 5.178  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[26]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.824      ;
; 5.178  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[18]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 4.824      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[18]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.802      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[19]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.802      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[20]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.802      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[21]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.802      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[17]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.802      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[16]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.802      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[15]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.802      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[14]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.802      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[0]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.802      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[1]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.802      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[2]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.802      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[3]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.802      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[4]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.802      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[5]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.802      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[6]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.802      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[7]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.802      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[8]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.802      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[9]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.802      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[10]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.802      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[11]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.802      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[12]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.802      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[13]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.802      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[18]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.794      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[19]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.794      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[20]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.794      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[21]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.794      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[17]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.794      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[16]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.794      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[15]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.794      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[14]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.794      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[0]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.794      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[1]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.794      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[2]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.794      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[3]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.794      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[4]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.794      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[5]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.794      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[6]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.794      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[7]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.794      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[8]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.794      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[9]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.794      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[10]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.794      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[11]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.794      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[12]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.794      ;
; 5.179  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[13]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.794      ;
; 5.249  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_deb ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -2.391     ; 2.396      ;
; 5.249  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -2.391     ; 2.396      ;
; 5.347  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.044      ; 4.650      ;
; 5.347  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.044      ; 4.650      ;
; 5.347  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[9]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.044      ; 4.650      ;
; 5.347  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[10]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.044      ; 4.650      ;
; 5.347  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[11]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.044      ; 4.650      ;
; 5.347  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.044      ; 4.650      ;
; 5.347  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.044      ; 4.650      ;
; 5.347  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[14]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.044      ; 4.650      ;
; 5.347  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[15]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.044      ; 4.650      ;
; 5.347  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[16]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.044      ; 4.650      ;
; 5.347  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[17]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.044      ; 4.650      ;
; 5.366  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.048      ; 4.635      ;
; 5.366  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.048      ; 4.635      ;
+--------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                                 ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.142 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_deb                         ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -2.382     ; 1.296      ;
; -1.142 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                         ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -2.382     ; 1.296      ;
; 3.417  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[2]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 4.118      ;
; 3.417  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[3]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 4.118      ;
; 3.417  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[4]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 4.118      ;
; 3.417  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[6]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 4.118      ;
; 3.417  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[7]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 4.118      ;
; 3.417  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 4.118      ;
; 3.417  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[8]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 4.118      ;
; 3.417  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[9]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 4.118      ;
; 3.417  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[17]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 4.118      ;
; 3.424  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[11]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 4.109      ;
; 3.424  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[12]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 4.109      ;
; 3.424  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[13]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 4.109      ;
; 3.424  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[14]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 4.109      ;
; 3.424  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[15]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 4.109      ;
; 3.424  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[16]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 4.109      ;
; 3.424  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[18]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 4.109      ;
; 3.424  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[19]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 4.109      ;
; 3.424  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[20]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 4.109      ;
; 3.448  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[1]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.017      ; 4.105      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.ACT_ST                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.796      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[0]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.006      ; 3.802      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d2[0]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.006      ; 3.802      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 3.804      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[0]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 3.804      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[8]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.014      ; 3.810      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d1                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 3.807      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d3                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.014      ; 3.810      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d4                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.014      ; 3.810      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_flt                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.014      ; 3.810      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[0]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.006      ; 3.802      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[0]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.014      ; 3.810      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d2[0]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.014      ; 3.810      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.014      ; 3.810      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[0]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.010      ; 3.806      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[1]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 3.807      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[1]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.010      ; 3.806      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[2]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 3.807      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[2]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.010      ; 3.806      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[3]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 3.807      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[3]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.010      ; 3.806      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[5]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 3.807      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[5]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.014      ; 3.810      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[6]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 3.807      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[6]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.014      ; 3.810      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[7]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 3.807      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[7]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.014      ; 3.810      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[9]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 3.807      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[10]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 3.807      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[11]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 3.807      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[12]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 3.807      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[13]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 3.807      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[14]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 3.807      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[8]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 3.807      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[8]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.010      ; 3.806      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[9]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 3.807      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[9]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 3.805      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[9]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 3.804      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[10]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 3.807      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[10]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.014      ; 3.810      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[10]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.014      ; 3.810      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[11]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 3.807      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[11]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.014      ; 3.810      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[11]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.014      ; 3.810      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[12]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 3.807      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[12]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 3.807      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[12]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.014      ; 3.810      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[13]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 3.804      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[14]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 3.804      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[15]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 3.807      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[16]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 3.807      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[17]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 3.807      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[15]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 3.804      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[16]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 3.804      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[17]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 3.804      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 3.808      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 3.808      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 3.808      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 3.808      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_sum_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.006      ; 3.802      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[1]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 3.803      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[1]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 3.803      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[2]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 3.803      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[2]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 3.803      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[3]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 3.804      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[3]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 3.804      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[4]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.006      ; 3.802      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[4]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.006      ; 3.802      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[5]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 3.803      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[5]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 3.803      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[6]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 3.803      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[6]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 3.803      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[7]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 3.803      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[7]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 3.803      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[1]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 3.808      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[2]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 3.808      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[3]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 3.808      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|address_r[3]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.796      ;
; 3.740  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[4]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 3.808      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                                                                                                 ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.880 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 4.085      ;
; 0.884 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 4.091      ;
; 0.896 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a8  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 4.079      ;
; 0.930 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 4.052      ;
; 1.164 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_deb                                                                                          ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -2.384     ; 1.488      ;
; 1.164 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_out                                                                                          ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -2.384     ; 1.488      ;
; 1.165 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 3.800      ;
; 1.169 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 3.806      ;
; 1.181 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a8  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.010      ; 3.794      ;
; 1.215 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 3.767      ;
; 1.218 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a13 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.012      ; 3.759      ;
; 1.223 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a9  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.024      ; 3.766      ;
; 1.236 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a5  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.021      ; 3.750      ;
; 1.260 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.021      ; 3.726      ;
; 1.271 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a6  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.029      ; 3.723      ;
; 1.399 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a4  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.032      ; 3.598      ;
; 1.503 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a13 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.012      ; 3.474      ;
; 1.508 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a9  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.024      ; 3.481      ;
; 1.521 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a5  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.021      ; 3.465      ;
; 1.545 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.021      ; 3.441      ;
; 1.556 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a6  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.029      ; 3.438      ;
; 1.562 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a14 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.036      ; 3.439      ;
; 1.620 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.024      ; 3.369      ;
; 1.652 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a7  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.031      ; 3.344      ;
; 1.684 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a4  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.032      ; 3.313      ;
; 1.693 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 3.286      ;
; 1.695 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.024      ; 3.294      ;
; 1.847 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a14 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.036      ; 3.154      ;
; 1.905 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.024      ; 3.084      ;
; 1.937 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a15 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.038      ; 3.066      ;
; 1.937 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a7  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.031      ; 3.059      ;
; 1.978 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 3.001      ;
; 1.980 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.024      ; 3.009      ;
; 2.205 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 2.821      ;
; 2.205 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 2.821      ;
; 2.205 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 2.821      ;
; 2.205 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 2.821      ;
; 2.205 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 2.821      ;
; 2.205 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 2.821      ;
; 2.205 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 2.821      ;
; 2.205 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 2.821      ;
; 2.205 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 2.821      ;
; 2.205 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 2.821      ;
; 2.222 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a15 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.038      ; 2.781      ;
; 2.234 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 2.798      ;
; 2.234 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 2.798      ;
; 2.234 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 2.798      ;
; 2.234 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 2.798      ;
; 2.234 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 2.798      ;
; 2.234 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 2.798      ;
; 2.234 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 2.798      ;
; 2.234 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 2.798      ;
; 2.234 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 2.798      ;
; 2.234 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 2.798      ;
; 2.234 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 2.798      ;
; 2.234 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 2.798      ;
; 2.281 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 2.744      ;
; 2.281 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 2.744      ;
; 2.281 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 2.744      ;
; 2.281 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 2.744      ;
; 2.281 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 2.744      ;
; 2.281 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 2.744      ;
; 2.281 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 2.744      ;
; 2.281 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 2.744      ;
; 2.281 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 2.744      ;
; 2.281 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 2.744      ;
; 2.281 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 2.744      ;
; 2.281 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 2.744      ;
; 2.490 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 2.536      ;
; 2.490 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 2.536      ;
; 2.490 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 2.536      ;
; 2.490 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 2.536      ;
; 2.490 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 2.536      ;
; 2.490 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 2.536      ;
; 2.490 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 2.536      ;
; 2.490 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 2.536      ;
; 2.490 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 2.536      ;
; 2.490 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 2.536      ;
; 2.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 2.513      ;
; 2.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 2.513      ;
; 2.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 2.513      ;
; 2.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 2.513      ;
; 2.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 2.513      ;
; 2.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 2.513      ;
; 2.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 2.513      ;
; 2.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 2.513      ;
; 2.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 2.513      ;
; 2.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 2.513      ;
; 2.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 2.513      ;
; 2.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 2.513      ;
; 2.534 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.489      ;
; 2.534 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.489      ;
; 2.534 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.489      ;
; 2.534 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.489      ;
; 2.534 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.489      ;
; 2.534 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.489      ;
; 2.534 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.489      ;
; 2.534 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.489      ;
; 2.534 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.489      ;
; 2.534 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.489      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'fpga_clk'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.832 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.001     ; 2.203      ;
; 17.832 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.001     ; 2.203      ;
; 18.025 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 2.011      ;
; 18.025 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 2.011      ;
; 18.150 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.001     ; 1.885      ;
; 18.150 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.001     ; 1.885      ;
; 18.343 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.693      ;
; 18.343 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.693      ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                                 ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.040 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|p0addr                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.306      ;
; 1.233 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.489      ;
; 1.233 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.489      ;
; 1.233 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.489      ;
; 1.233 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.489      ;
; 1.233 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.489      ;
; 1.233 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.489      ;
; 1.233 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.489      ;
; 1.233 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.489      ;
; 1.534 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.789      ;
; 1.534 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.789      ;
; 1.534 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.789      ;
; 1.534 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.789      ;
; 1.534 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.789      ;
; 1.534 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.789      ;
; 1.534 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.789      ;
; 1.534 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.789      ;
; 1.534 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.789      ;
; 1.534 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.789      ;
; 1.534 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.789      ;
; 1.951 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.204      ;
; 1.951 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.204      ;
; 1.951 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.204      ;
; 1.951 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.204      ;
; 1.951 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.204      ;
; 1.951 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.204      ;
; 1.951 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.204      ;
; 1.951 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.204      ;
; 1.951 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.204      ;
; 1.951 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.204      ;
; 1.951 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.204      ;
; 1.951 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.204      ;
; 2.204 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.459      ;
; 2.204 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.459      ;
; 2.204 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.459      ;
; 2.204 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.459      ;
; 2.204 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.459      ;
; 2.204 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.459      ;
; 2.204 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.459      ;
; 2.204 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.459      ;
; 2.204 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.459      ;
; 2.204 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.459      ;
; 2.204 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.459      ;
; 2.204 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.459      ;
; 2.236 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.489      ;
; 2.236 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.489      ;
; 2.236 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.489      ;
; 2.236 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.489      ;
; 2.236 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.489      ;
; 2.236 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.489      ;
; 2.236 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.489      ;
; 2.236 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.489      ;
; 2.236 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.489      ;
; 2.236 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.489      ;
; 2.236 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.489      ;
; 2.236 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.489      ;
; 2.251 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.513      ;
; 2.251 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.513      ;
; 2.251 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.513      ;
; 2.251 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.513      ;
; 2.251 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.513      ;
; 2.251 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.513      ;
; 2.251 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.513      ;
; 2.251 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.513      ;
; 2.251 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.513      ;
; 2.251 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.513      ;
; 2.251 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.513      ;
; 2.251 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.513      ;
; 2.280 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.536      ;
; 2.280 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.536      ;
; 2.280 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.536      ;
; 2.280 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.536      ;
; 2.280 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.536      ;
; 2.280 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.536      ;
; 2.280 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.536      ;
; 2.280 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.536      ;
; 2.280 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.536      ;
; 2.280 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.536      ;
; 2.489 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.744      ;
; 2.489 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.744      ;
; 2.489 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.744      ;
; 2.489 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.744      ;
; 2.489 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.744      ;
; 2.489 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.744      ;
; 2.489 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.744      ;
; 2.489 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.744      ;
; 2.489 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.744      ;
; 2.489 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.744      ;
; 2.489 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.744      ;
; 2.489 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.744      ;
; 2.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a15 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.038      ; 2.781      ;
; 2.536 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.798      ;
; 2.536 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.798      ;
; 2.536 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.798      ;
; 2.536 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.798      ;
; 2.536 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.798      ;
; 2.536 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.798      ;
; 2.536 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.798      ;
; 2.536 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.798      ;
; 2.536 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.798      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'fpga_clk'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.427 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.693      ;
; 1.427 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.693      ;
; 1.620 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.001     ; 1.885      ;
; 1.620 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.001     ; 1.885      ;
; 1.745 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 2.011      ;
; 1.745 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 2.011      ;
; 1.938 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.001     ; 2.203      ;
; 1.938 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.001     ; 2.203      ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.462 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.730      ;
; 1.462 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.730      ;
; 1.462 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[4]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.726      ;
; 1.462 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.726      ;
; 1.462 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.726      ;
; 1.462 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[5]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.726      ;
; 1.462 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.726      ;
; 1.462 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.726      ;
; 1.462 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[6]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.726      ;
; 1.462 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.730      ;
; 1.462 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.726      ;
; 1.462 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[1]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.726      ;
; 1.462 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.730      ;
; 1.462 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.730      ;
; 1.462 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[2]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.730      ;
; 1.462 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.730      ;
; 1.462 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.730      ;
; 1.462 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[3]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.730      ;
; 1.462 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.730      ;
; 1.462 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.730      ;
; 1.462 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[0]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.730      ;
; 1.462 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.726      ;
; 1.462 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[2]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.726      ;
; 1.462 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[3]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.726      ;
; 1.462 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[5]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.726      ;
; 1.462 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[6]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.726      ;
; 1.462 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[7]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.726      ;
; 1.462 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[7]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.726      ;
; 1.462 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[1]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.730      ;
; 1.462 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[6]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.730      ;
; 1.473 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.735      ;
; 1.473 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[1]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.735      ;
; 1.473 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[1]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.735      ;
; 1.473 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[4]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.735      ;
; 1.473 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[4]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.735      ;
; 1.473 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[5]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.735      ;
; 1.473 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[7]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.735      ;
; 1.473 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[10]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.735      ;
; 1.473 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[10]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.735      ;
; 1.473 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[12]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.735      ;
; 1.473 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[10]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.734      ;
; 1.473 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[9]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.734      ;
; 1.473 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[8]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.734      ;
; 1.473 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[0]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.734      ;
; 1.473 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[5]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.734      ;
; 1.473 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[2]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.734      ;
; 1.487 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[2]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.753      ;
; 1.487 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a0                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.753      ;
; 1.487 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[0]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.753      ;
; 1.487 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[1]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.753      ;
; 1.487 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[3]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.753      ;
; 1.487 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[4]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.753      ;
; 1.487 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[3]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.753      ;
; 1.487 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[4]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.753      ;
; 1.696 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[5]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.957      ;
; 1.696 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[6]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.957      ;
; 1.696 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.957      ;
; 1.696 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a1                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.957      ;
; 1.696 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.957      ;
; 1.696 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.953      ;
; 1.696 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.953      ;
; 1.696 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[13]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.953      ;
; 1.696 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.953      ;
; 1.696 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.953      ;
; 1.696 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[10]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.953      ;
; 1.696 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.953      ;
; 1.696 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.953      ;
; 1.696 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[12]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.953      ;
; 1.696 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.953      ;
; 1.696 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.953      ;
; 1.696 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[11]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.953      ;
; 1.696 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[2]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.957      ;
; 1.696 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[3]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.957      ;
; 1.696 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[6]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.957      ;
; 1.696 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[8]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.957      ;
; 1.696 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[9]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.957      ;
; 1.696 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[11]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.953      ;
; 1.696 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[12]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.953      ;
; 1.699 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.958      ;
; 1.699 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.958      ;
; 1.699 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[9]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.958      ;
; 1.699 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.958      ;
; 1.699 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.958      ;
; 1.699 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[7]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.958      ;
; 1.699 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.958      ;
; 1.699 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[8]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.958      ;
; 1.699 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[8]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.958      ;
; 1.699 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[9]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.958      ;
; 1.980 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[10]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.245      ;
; 1.980 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[11]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.245      ;
; 1.980 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a2                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.245      ;
; 1.980 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.245      ;
; 1.980 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a3                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.245      ;
; 1.980 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|parity11                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.245      ;
; 1.980 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.245      ;
; 1.980 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[11]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.245      ;
; 1.980 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[9]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.245      ;
; 1.980 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.245      ;
; 1.980 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[13]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.245      ;
; 1.980 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[11]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.245      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                            ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 3.412 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_deb                    ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -2.382     ; 1.296      ;
; 3.412 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                    ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -2.382     ; 1.296      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_busy              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.784      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[0]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.778      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[0]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.778      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[1]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.778      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[1]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.778      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[2]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.778      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[2]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.778      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[3]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.778      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[4]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.778      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[5]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.778      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[6]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.778      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[7]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.778      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[8]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.778      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.784      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[1]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.781      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.784      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[2]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 3.792      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[2]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.781      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.784      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[3]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 3.792      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[3]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.781      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.784      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[4]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 3.792      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[4]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.781      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.784      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.784      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[5]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 3.792      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[5]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.781      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[6]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 3.792      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[6]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.781      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.784      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.784      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[7]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 3.792      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[7]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.781      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[0]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 3.792      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[8]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 3.792      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[0]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.781      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[8]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.781      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[10]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.782      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[10]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.782      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[11]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.782      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[13]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.782      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[14]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.782      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[17]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.784      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[17]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.784      ;
; 3.509 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[20]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.781      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[1]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.775      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[2]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.775      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[3]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.775      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[4]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.775      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[5]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.775      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[6]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.775      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[7]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.775      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[8]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.775      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[0]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.775      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.773      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.773      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.773      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.773      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.773      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.773      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.773      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.773      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.780      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.780      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.780      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.780      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.780      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.780      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.780      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.780      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.780      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[3]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.779      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[5]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.779      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[6]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.779      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[7]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.779      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[8]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.779      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 3.778      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d2[1]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.783      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d2[2]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.783      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d2[3]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.783      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d2[4]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.783      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d2[5]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.783      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d2[6]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.783      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d2[7]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.783      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d2[0]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.783      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d2[8]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.783      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 3.778      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 3.778      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 3.778      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 3.778      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 3.778      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[4]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.779      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_cnt[0]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 3.778      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_pipe_bool         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 3.778      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 3.778      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 3.778      ;
; 3.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 3.778      ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_we_reg         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_we_reg         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'fpga_clk'                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; fpga_clk|combout                                                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; fpga_clk|combout                                                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; fpga_clk~clkctrl|inclk[0]                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; fpga_clk~clkctrl|inclk[0]                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; fpga_clk~clkctrl|outclk                                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; fpga_clk~clkctrl|outclk                                                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d1|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d1|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d2|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d2|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d3|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d3|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d4|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d4|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_db|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_db|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d1|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d1|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d2|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d2|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d3|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d3|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d4|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d4|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_db|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_db|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d1|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d1|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d2|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d2|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d3|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d3|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_out|clk                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_out|clk                                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; fpga_clk ; Rise       ; fpga_clk                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+------------------+------------+-------+-------+------------+--------------------------------------------------------+
; fpga_rst         ; fpga_clk   ; 4.538 ; 4.538 ; Rise       ; fpga_clk                                               ;
; dram_dq[*]       ; fpga_clk   ; 6.494 ; 6.494 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]      ; fpga_clk   ; 6.228 ; 6.228 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]      ; fpga_clk   ; 6.370 ; 6.370 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]      ; fpga_clk   ; 6.272 ; 6.272 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]      ; fpga_clk   ; 6.408 ; 6.408 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]      ; fpga_clk   ; 6.133 ; 6.133 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]      ; fpga_clk   ; 6.197 ; 6.197 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]      ; fpga_clk   ; 6.200 ; 6.200 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]      ; fpga_clk   ; 6.371 ; 6.371 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]      ; fpga_clk   ; 6.322 ; 6.322 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]      ; fpga_clk   ; 6.396 ; 6.396 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]     ; fpga_clk   ; 6.223 ; 6.223 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]     ; fpga_clk   ; 6.440 ; 6.440 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]     ; fpga_clk   ; 6.483 ; 6.483 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]     ; fpga_clk   ; 6.451 ; 6.451 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]     ; fpga_clk   ; 6.343 ; 6.343 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]     ; fpga_clk   ; 6.494 ; 6.494 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_img_tx_en_sw ; fpga_clk   ; 4.564 ; 4.564 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trig_sw      ; fpga_clk   ; 3.375 ; 3.375 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trigger_in   ; fpga_clk   ; 7.765 ; 7.765 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_in   ; fpga_clk   ; 6.621 ; 6.621 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_img_tx_en_sw ; fpga_clk   ; 2.269 ; 2.269 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+------------------+------------+-------+-------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+------------------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+------------------+------------+--------+--------+------------+--------------------------------------------------------+
; fpga_rst         ; fpga_clk   ; -4.308 ; -4.308 ; Rise       ; fpga_clk                                               ;
; dram_dq[*]       ; fpga_clk   ; -5.903 ; -5.903 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]      ; fpga_clk   ; -5.998 ; -5.998 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]      ; fpga_clk   ; -6.140 ; -6.140 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]      ; fpga_clk   ; -6.042 ; -6.042 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]      ; fpga_clk   ; -6.178 ; -6.178 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]      ; fpga_clk   ; -5.903 ; -5.903 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]      ; fpga_clk   ; -5.967 ; -5.967 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]      ; fpga_clk   ; -5.970 ; -5.970 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]      ; fpga_clk   ; -6.141 ; -6.141 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]      ; fpga_clk   ; -6.092 ; -6.092 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]      ; fpga_clk   ; -6.166 ; -6.166 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]     ; fpga_clk   ; -5.993 ; -5.993 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]     ; fpga_clk   ; -6.210 ; -6.210 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]     ; fpga_clk   ; -6.253 ; -6.253 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]     ; fpga_clk   ; -6.221 ; -6.221 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]     ; fpga_clk   ; -6.113 ; -6.113 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]     ; fpga_clk   ; -6.264 ; -6.264 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_img_tx_en_sw ; fpga_clk   ; -3.719 ; -3.719 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trig_sw      ; fpga_clk   ; -2.879 ; -2.879 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trigger_in   ; fpga_clk   ; -7.403 ; -7.403 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_in   ; fpga_clk   ; -6.391 ; -6.391 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_img_tx_en_sw ; fpga_clk   ; -2.039 ; -2.039 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+------------------+------------+--------+--------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; DRAM_CLK                  ; fpga_clk   ; 0.868 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG1                     ; fpga_clk   ; 6.412 ; 6.412 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank        ; fpga_clk   ; 6.022 ; 6.022 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank        ; fpga_clk   ; 5.551 ; 5.551 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_val           ; fpga_clk   ; 5.719 ; 5.719 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active          ; fpga_clk   ; 8.345 ; 8.345 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_wr_bank_val           ; fpga_clk   ; 5.719 ; 5.719 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]              ; fpga_clk   ; 5.601 ; 5.601 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]             ; fpga_clk   ; 5.105 ; 5.105 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]             ; fpga_clk   ; 5.032 ; 5.032 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]             ; fpga_clk   ; 5.138 ; 5.138 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]             ; fpga_clk   ; 5.243 ; 5.243 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]             ; fpga_clk   ; 5.158 ; 5.158 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]             ; fpga_clk   ; 4.635 ; 4.635 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]             ; fpga_clk   ; 5.374 ; 5.374 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]             ; fpga_clk   ; 5.181 ; 5.181 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]             ; fpga_clk   ; 5.473 ; 5.473 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]             ; fpga_clk   ; 5.601 ; 5.601 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]            ; fpga_clk   ; 5.165 ; 5.165 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]            ; fpga_clk   ; 5.451 ; 5.451 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]              ; fpga_clk   ; 5.791 ; 5.791 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]             ; fpga_clk   ; 5.791 ; 5.791 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]             ; fpga_clk   ; 5.762 ; 5.762 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n                ; fpga_clk   ; 5.757 ; 5.757 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]                ; fpga_clk   ; 5.340 ; 5.340 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]               ; fpga_clk   ; 4.968 ; 4.968 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]               ; fpga_clk   ; 5.004 ; 5.004 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]               ; fpga_clk   ; 4.945 ; 4.945 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]               ; fpga_clk   ; 4.982 ; 4.982 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]               ; fpga_clk   ; 4.960 ; 4.960 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]               ; fpga_clk   ; 4.982 ; 4.982 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]               ; fpga_clk   ; 5.012 ; 5.012 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]               ; fpga_clk   ; 5.013 ; 5.013 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]               ; fpga_clk   ; 4.938 ; 4.938 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]               ; fpga_clk   ; 5.005 ; 5.005 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]              ; fpga_clk   ; 5.340 ; 5.340 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]              ; fpga_clk   ; 5.298 ; 5.298 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]              ; fpga_clk   ; 5.270 ; 5.270 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]              ; fpga_clk   ; 5.309 ; 5.309 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]              ; fpga_clk   ; 5.260 ; 5.260 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]              ; fpga_clk   ; 5.306 ; 5.306 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm                 ; fpga_clk   ; 5.770 ; 5.770 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n                ; fpga_clk   ; 5.515 ; 5.515 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm                 ; fpga_clk   ; 5.730 ; 5.730 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n                 ; fpga_clk   ; 5.757 ; 5.757 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK                  ; fpga_clk   ;       ; 0.868 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG2                     ; fpga_clk   ; 6.320 ; 6.320 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_0[*]                  ; fpga_clk   ; 7.083 ; 7.083 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[0]                 ; fpga_clk   ; 6.827 ; 6.827 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[1]                 ; fpga_clk   ; 6.787 ; 6.787 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[2]                 ; fpga_clk   ; 6.833 ; 6.833 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[3]                 ; fpga_clk   ; 6.842 ; 6.842 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[4]                 ; fpga_clk   ; 7.043 ; 7.043 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[5]                 ; fpga_clk   ; 7.059 ; 7.059 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[6]                 ; fpga_clk   ; 7.083 ; 7.083 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_1[*]                  ; fpga_clk   ; 8.819 ; 8.819 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[0]                 ; fpga_clk   ; 8.290 ; 8.290 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[1]                 ; fpga_clk   ; 7.744 ; 7.744 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[2]                 ; fpga_clk   ; 8.427 ; 8.427 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[3]                 ; fpga_clk   ; 8.256 ; 8.256 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[4]                 ; fpga_clk   ; 8.266 ; 8.266 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[5]                 ; fpga_clk   ; 8.819 ; 8.819 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[6]                 ; fpga_clk   ; 8.432 ; 8.432 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_2[*]                  ; fpga_clk   ; 8.264 ; 8.264 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[0]                 ; fpga_clk   ; 7.342 ; 7.342 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[1]                 ; fpga_clk   ; 7.174 ; 7.174 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[2]                 ; fpga_clk   ; 8.264 ; 8.264 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[3]                 ; fpga_clk   ; 6.400 ; 6.400 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[4]                 ; fpga_clk   ; 6.652 ; 6.652 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[5]                 ; fpga_clk   ; 6.436 ; 6.436 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[6]                 ; fpga_clk   ; 6.335 ; 6.335 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_3[*]                  ; fpga_clk   ; 8.787 ; 8.787 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[0]                 ; fpga_clk   ; 8.447 ; 8.447 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[1]                 ; fpga_clk   ; 7.486 ; 7.486 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[2]                 ; fpga_clk   ; 7.884 ; 7.884 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[3]                 ; fpga_clk   ; 8.509 ; 8.509 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[4]                 ; fpga_clk   ; 7.779 ; 7.779 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[5]                 ; fpga_clk   ; 8.787 ; 8.787 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[6]                 ; fpga_clk   ; 7.456 ; 7.456 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_4[*]                  ; fpga_clk   ; 7.641 ; 7.641 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[0]                 ; fpga_clk   ; 7.124 ; 7.124 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[1]                 ; fpga_clk   ; 7.345 ; 7.345 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[2]                 ; fpga_clk   ; 6.897 ; 6.897 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[3]                 ; fpga_clk   ; 7.419 ; 7.419 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[4]                 ; fpga_clk   ; 7.641 ; 7.641 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[5]                 ; fpga_clk   ; 7.462 ; 7.462 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[6]                 ; fpga_clk   ; 6.933 ; 6.933 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_5[*]                  ; fpga_clk   ; 7.170 ; 7.170 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[0]                 ; fpga_clk   ; 6.467 ; 6.467 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[1]                 ; fpga_clk   ; 6.957 ; 6.957 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[2]                 ; fpga_clk   ; 7.058 ; 7.058 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[3]                 ; fpga_clk   ; 7.170 ; 7.170 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[4]                 ; fpga_clk   ; 6.773 ; 6.773 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[5]                 ; fpga_clk   ; 7.038 ; 7.038 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[6]                 ; fpga_clk   ; 6.986 ; 6.986 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_6[*]                  ; fpga_clk   ; 6.661 ; 6.661 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[0]                 ; fpga_clk   ; 6.212 ; 6.212 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[1]                 ; fpga_clk   ; 6.639 ; 6.639 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[2]                 ; fpga_clk   ; 6.661 ; 6.661 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[3]                 ; fpga_clk   ; 6.257 ; 6.257 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[4]                 ; fpga_clk   ; 6.422 ; 6.422 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[5]                 ; fpga_clk   ; 6.627 ; 6.627 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[6]                 ; fpga_clk   ; 6.223 ; 6.223 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_7[*]                  ; fpga_clk   ; 7.088 ; 7.088 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[0]                 ; fpga_clk   ; 7.088 ; 7.088 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[1]                 ; fpga_clk   ; 7.060 ; 7.060 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[2]                 ; fpga_clk   ; 6.750 ; 6.750 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[3]                 ; fpga_clk   ; 6.488 ; 6.488 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[4]                 ; fpga_clk   ; 6.765 ; 6.765 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[5]                 ; fpga_clk   ; 6.780 ; 6.780 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[6]                 ; fpga_clk   ; 6.746 ; 6.746 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_disp_active           ; fpga_clk   ; 7.179 ; 7.179 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken         ; fpga_clk   ; 5.273 ; 5.273 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken         ; fpga_clk   ; 5.254 ; 5.254 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_image_tx_en           ; fpga_clk   ; 8.343 ; 8.343 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Y_active ; fpga_clk   ; 6.041 ; 6.041 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Z_active ; fpga_clk   ; 6.698 ; 6.698 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_trig     ; fpga_clk   ; 6.116 ; 6.116 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc           ; fpga_clk   ; 7.277 ; 7.277 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out           ; fpga_clk   ; 6.010 ; 6.010 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; BLUE[*]                   ; fpga_clk   ; 4.833 ; 4.833 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[2]                  ; fpga_clk   ; 4.581 ; 4.581 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[3]                  ; fpga_clk   ; 4.556 ; 4.556 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[4]                  ; fpga_clk   ; 4.631 ; 4.631 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[5]                  ; fpga_clk   ; 4.833 ; 4.833 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[6]                  ; fpga_clk   ; 4.833 ; 4.833 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[7]                  ; fpga_clk   ; 4.596 ; 4.596 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[8]                  ; fpga_clk   ; 4.807 ; 4.807 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[9]                  ; fpga_clk   ; 4.820 ; 4.820 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; GREEN[*]                  ; fpga_clk   ; 4.564 ; 4.564 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[2]                 ; fpga_clk   ; 4.547 ; 4.547 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[3]                 ; fpga_clk   ; 4.564 ; 4.564 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[4]                 ; fpga_clk   ; 4.343 ; 4.343 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[5]                 ; fpga_clk   ; 4.346 ; 4.346 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[6]                 ; fpga_clk   ; 4.313 ; 4.313 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[7]                 ; fpga_clk   ; 4.542 ; 4.542 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[8]                 ; fpga_clk   ; 4.327 ; 4.327 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[9]                 ; fpga_clk   ; 4.337 ; 4.337 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; LEDG3                     ; fpga_clk   ; 5.911 ; 5.911 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; RED[*]                    ; fpga_clk   ; 4.881 ; 4.881 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[2]                   ; fpga_clk   ; 4.881 ; 4.881 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[3]                   ; fpga_clk   ; 4.876 ; 4.876 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[4]                   ; fpga_clk   ; 4.786 ; 4.786 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[5]                   ; fpga_clk   ; 4.783 ; 4.783 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[6]                   ; fpga_clk   ; 4.773 ; 4.773 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[7]                   ; fpga_clk   ; 4.788 ; 4.788 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[8]                   ; fpga_clk   ; 4.537 ; 4.537 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[9]                   ; fpga_clk   ; 4.550 ; 4.550 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank                     ; fpga_clk   ; 5.086 ; 5.086 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ; 2.939 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync                     ; fpga_clk   ; 5.413 ; 5.413 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync                     ; fpga_clk   ; 5.097 ; 5.097 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ;       ; 2.939 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; DRAM_CLK                  ; fpga_clk   ; 0.868 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG1                     ; fpga_clk   ; 6.412 ; 6.412 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank        ; fpga_clk   ; 6.022 ; 6.022 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank        ; fpga_clk   ; 5.551 ; 5.551 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_val           ; fpga_clk   ; 5.719 ; 5.719 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active          ; fpga_clk   ; 7.491 ; 7.491 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_wr_bank_val           ; fpga_clk   ; 5.719 ; 5.719 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]              ; fpga_clk   ; 4.635 ; 4.635 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]             ; fpga_clk   ; 5.105 ; 5.105 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]             ; fpga_clk   ; 5.032 ; 5.032 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]             ; fpga_clk   ; 5.138 ; 5.138 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]             ; fpga_clk   ; 5.243 ; 5.243 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]             ; fpga_clk   ; 5.158 ; 5.158 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]             ; fpga_clk   ; 4.635 ; 4.635 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]             ; fpga_clk   ; 5.374 ; 5.374 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]             ; fpga_clk   ; 5.181 ; 5.181 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]             ; fpga_clk   ; 5.473 ; 5.473 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]             ; fpga_clk   ; 5.601 ; 5.601 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]            ; fpga_clk   ; 5.165 ; 5.165 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]            ; fpga_clk   ; 5.451 ; 5.451 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]              ; fpga_clk   ; 5.762 ; 5.762 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]             ; fpga_clk   ; 5.791 ; 5.791 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]             ; fpga_clk   ; 5.762 ; 5.762 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n                ; fpga_clk   ; 5.757 ; 5.757 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]                ; fpga_clk   ; 4.938 ; 4.938 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]               ; fpga_clk   ; 4.968 ; 4.968 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]               ; fpga_clk   ; 5.004 ; 5.004 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]               ; fpga_clk   ; 4.945 ; 4.945 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]               ; fpga_clk   ; 4.982 ; 4.982 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]               ; fpga_clk   ; 4.960 ; 4.960 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]               ; fpga_clk   ; 4.982 ; 4.982 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]               ; fpga_clk   ; 5.012 ; 5.012 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]               ; fpga_clk   ; 5.013 ; 5.013 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]               ; fpga_clk   ; 4.938 ; 4.938 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]               ; fpga_clk   ; 5.005 ; 5.005 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]              ; fpga_clk   ; 5.340 ; 5.340 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]              ; fpga_clk   ; 5.298 ; 5.298 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]              ; fpga_clk   ; 5.270 ; 5.270 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]              ; fpga_clk   ; 5.309 ; 5.309 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]              ; fpga_clk   ; 5.260 ; 5.260 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]              ; fpga_clk   ; 5.306 ; 5.306 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm                 ; fpga_clk   ; 5.770 ; 5.770 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n                ; fpga_clk   ; 5.515 ; 5.515 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm                 ; fpga_clk   ; 5.730 ; 5.730 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n                 ; fpga_clk   ; 5.757 ; 5.757 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK                  ; fpga_clk   ;       ; 0.868 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG2                     ; fpga_clk   ; 6.320 ; 6.320 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_0[*]                  ; fpga_clk   ; 6.333 ; 6.333 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[0]                 ; fpga_clk   ; 6.345 ; 6.345 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[1]                 ; fpga_clk   ; 6.333 ; 6.333 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[2]                 ; fpga_clk   ; 6.351 ; 6.351 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[3]                 ; fpga_clk   ; 6.349 ; 6.349 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[4]                 ; fpga_clk   ; 6.552 ; 6.552 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[5]                 ; fpga_clk   ; 6.580 ; 6.580 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[6]                 ; fpga_clk   ; 6.604 ; 6.604 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_1[*]                  ; fpga_clk   ; 7.591 ; 7.591 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[0]                 ; fpga_clk   ; 8.045 ; 8.045 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[1]                 ; fpga_clk   ; 7.591 ; 7.591 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[2]                 ; fpga_clk   ; 8.271 ; 8.271 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[3]                 ; fpga_clk   ; 8.013 ; 8.013 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[4]                 ; fpga_clk   ; 8.023 ; 8.023 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[5]                 ; fpga_clk   ; 8.574 ; 8.574 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[6]                 ; fpga_clk   ; 8.280 ; 8.280 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_2[*]                  ; fpga_clk   ; 5.855 ; 5.855 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[0]                 ; fpga_clk   ; 6.253 ; 6.253 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[1]                 ; fpga_clk   ; 6.093 ; 6.093 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[2]                 ; fpga_clk   ; 7.182 ; 7.182 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[3]                 ; fpga_clk   ; 5.921 ; 5.921 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[4]                 ; fpga_clk   ; 6.019 ; 6.019 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[5]                 ; fpga_clk   ; 5.964 ; 5.964 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[6]                 ; fpga_clk   ; 5.855 ; 5.855 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_3[*]                  ; fpga_clk   ; 6.061 ; 6.061 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[0]                 ; fpga_clk   ; 7.346 ; 7.346 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[1]                 ; fpga_clk   ; 6.061 ; 6.061 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[2]                 ; fpga_clk   ; 6.748 ; 6.748 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[3]                 ; fpga_clk   ; 7.404 ; 7.404 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[4]                 ; fpga_clk   ; 7.017 ; 7.017 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[5]                 ; fpga_clk   ; 7.685 ; 7.685 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[6]                 ; fpga_clk   ; 6.642 ; 6.642 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_4[*]                  ; fpga_clk   ; 6.350 ; 6.350 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[0]                 ; fpga_clk   ; 6.547 ; 6.547 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[1]                 ; fpga_clk   ; 6.798 ; 6.798 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[2]                 ; fpga_clk   ; 6.350 ; 6.350 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[3]                 ; fpga_clk   ; 6.842 ; 6.842 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[4]                 ; fpga_clk   ; 7.058 ; 7.058 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[5]                 ; fpga_clk   ; 6.881 ; 6.881 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[6]                 ; fpga_clk   ; 6.382 ; 6.382 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_5[*]                  ; fpga_clk   ; 6.313 ; 6.313 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[0]                 ; fpga_clk   ; 6.313 ; 6.313 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[1]                 ; fpga_clk   ; 6.785 ; 6.785 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[2]                 ; fpga_clk   ; 6.894 ; 6.894 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[3]                 ; fpga_clk   ; 6.971 ; 6.971 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[4]                 ; fpga_clk   ; 6.617 ; 6.617 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[5]                 ; fpga_clk   ; 6.877 ; 6.877 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[6]                 ; fpga_clk   ; 6.823 ; 6.823 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_6[*]                  ; fpga_clk   ; 5.396 ; 5.396 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[0]                 ; fpga_clk   ; 5.396 ; 5.396 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[1]                 ; fpga_clk   ; 5.846 ; 5.846 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[2]                 ; fpga_clk   ; 5.845 ; 5.845 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[3]                 ; fpga_clk   ; 5.441 ; 5.441 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[4]                 ; fpga_clk   ; 5.606 ; 5.606 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[5]                 ; fpga_clk   ; 5.810 ; 5.810 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[6]                 ; fpga_clk   ; 5.405 ; 5.405 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_7[*]                  ; fpga_clk   ; 6.002 ; 6.002 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[0]                 ; fpga_clk   ; 6.599 ; 6.599 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[1]                 ; fpga_clk   ; 6.557 ; 6.557 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[2]                 ; fpga_clk   ; 6.269 ; 6.269 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[3]                 ; fpga_clk   ; 6.002 ; 6.002 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[4]                 ; fpga_clk   ; 6.279 ; 6.279 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[5]                 ; fpga_clk   ; 6.299 ; 6.299 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[6]                 ; fpga_clk   ; 6.271 ; 6.271 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_disp_active           ; fpga_clk   ; 7.179 ; 7.179 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken         ; fpga_clk   ; 5.273 ; 5.273 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken         ; fpga_clk   ; 5.254 ; 5.254 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_image_tx_en           ; fpga_clk   ; 8.343 ; 8.343 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Y_active ; fpga_clk   ; 6.041 ; 6.041 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Z_active ; fpga_clk   ; 6.339 ; 6.339 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_trig     ; fpga_clk   ; 6.116 ; 6.116 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc           ; fpga_clk   ; 7.190 ; 7.190 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out           ; fpga_clk   ; 6.010 ; 6.010 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; BLUE[*]                   ; fpga_clk   ; 4.556 ; 4.556 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[2]                  ; fpga_clk   ; 4.581 ; 4.581 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[3]                  ; fpga_clk   ; 4.556 ; 4.556 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[4]                  ; fpga_clk   ; 4.631 ; 4.631 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[5]                  ; fpga_clk   ; 4.833 ; 4.833 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[6]                  ; fpga_clk   ; 4.833 ; 4.833 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[7]                  ; fpga_clk   ; 4.596 ; 4.596 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[8]                  ; fpga_clk   ; 4.807 ; 4.807 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[9]                  ; fpga_clk   ; 4.820 ; 4.820 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; GREEN[*]                  ; fpga_clk   ; 4.313 ; 4.313 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[2]                 ; fpga_clk   ; 4.547 ; 4.547 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[3]                 ; fpga_clk   ; 4.564 ; 4.564 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[4]                 ; fpga_clk   ; 4.343 ; 4.343 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[5]                 ; fpga_clk   ; 4.346 ; 4.346 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[6]                 ; fpga_clk   ; 4.313 ; 4.313 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[7]                 ; fpga_clk   ; 4.542 ; 4.542 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[8]                 ; fpga_clk   ; 4.327 ; 4.327 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[9]                 ; fpga_clk   ; 4.337 ; 4.337 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; LEDG3                     ; fpga_clk   ; 5.911 ; 5.911 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; RED[*]                    ; fpga_clk   ; 4.537 ; 4.537 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[2]                   ; fpga_clk   ; 4.881 ; 4.881 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[3]                   ; fpga_clk   ; 4.876 ; 4.876 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[4]                   ; fpga_clk   ; 4.786 ; 4.786 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[5]                   ; fpga_clk   ; 4.783 ; 4.783 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[6]                   ; fpga_clk   ; 4.773 ; 4.773 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[7]                   ; fpga_clk   ; 4.788 ; 4.788 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[8]                   ; fpga_clk   ; 4.537 ; 4.537 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[9]                   ; fpga_clk   ; 4.550 ; 4.550 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank                     ; fpga_clk   ; 5.086 ; 5.086 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ; 2.939 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync                     ; fpga_clk   ; 5.413 ; 5.413 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync                     ; fpga_clk   ; 5.097 ; 5.097 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ;       ; 2.939 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------+
; Propagation Delay                                                  ;
+------------------+-----------------+-------+-------+-------+-------+
; Input Port       ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------------+-----------------+-------+-------+-------+-------+
; dbg_img_tx_en_sw ; dbg_image_tx_en ; 8.813 ;       ;       ; 8.813 ;
; fpga_rst         ; LEDG0           ;       ; 9.743 ; 9.743 ;       ;
+------------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------------+
; Minimum Propagation Delay                                          ;
+------------------+-----------------+-------+-------+-------+-------+
; Input Port       ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------------+-----------------+-------+-------+-------+-------+
; dbg_img_tx_en_sw ; dbg_image_tx_en ; 8.813 ;       ;       ; 8.813 ;
; fpga_rst         ; LEDG0           ;       ; 9.743 ; 9.743 ;       ;
+------------------+-----------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 4.922 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 4.922 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 4.952 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 4.952 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 4.938 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 4.938 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 4.938 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 4.938 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 5.272 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 5.242 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 5.272 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 5.272 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 5.273 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 5.273 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 5.283 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 5.283 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 5.259 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 4.922 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 4.922 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 4.952 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 4.952 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 4.938 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 4.938 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 4.938 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 4.938 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 5.272 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 5.242 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 5.272 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 5.272 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 5.273 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 5.273 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 5.283 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 5.283 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 5.259 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                    ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 4.922     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 4.922     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 4.952     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 4.952     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 4.938     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 4.938     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 4.938     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 4.938     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 5.272     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 5.242     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 5.272     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 5.272     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 5.273     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 5.273     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 5.283     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 5.283     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 5.259     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 4.922     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 4.922     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 4.952     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 4.952     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 4.938     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 4.938     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 4.938     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 4.938     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 5.272     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 5.242     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 5.272     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 5.272     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 5.273     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 5.273     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 5.283     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 5.283     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 5.259     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                        ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 1.655  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 1.730  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 4.163  ; 0.000         ;
; fpga_clk                                               ; 19.464 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                        ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; fpga_clk                                               ; 0.215 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.215 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.215 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                     ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.195  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.338  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 2.608  ; 0.000         ;
; fpga_clk                                               ; 18.913 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                     ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.586 ; 0.000         ;
; fpga_clk                                               ; 0.766 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.776 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.023 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                          ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 1.623  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.873  ; 0.000         ;
; fpga_clk                                               ; 9.000  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 10.373 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                       ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.655 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[3]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[3]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.003     ; 0.874      ;
; 1.678 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[7]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[7]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.003     ; 0.851      ;
; 1.689 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[6]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[6]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.004      ; 0.847      ;
; 1.691 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[1]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[1]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.010     ; 0.831      ;
; 1.738 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[0]                                                                                                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.009     ; 0.785      ;
; 1.748 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[21]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.785      ;
; 1.764 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[6]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[6]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.769      ;
; 1.768 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[2]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[2]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.765      ;
; 1.787 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[0]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.007     ; 0.738      ;
; 1.789 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[0]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[0]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.010     ; 0.733      ;
; 1.793 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[5]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[5]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.010     ; 0.729      ;
; 1.799 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[4]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[4]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.734      ;
; 1.803 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[1]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.009     ; 0.720      ;
; 1.816 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[17]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[17]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.007     ; 0.709      ;
; 1.831 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[8]                                                                                                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.008     ; 0.693      ;
; 1.857 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[5]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[5]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.009     ; 0.666      ;
; 1.861 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[7]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[7]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.671      ;
; 1.862 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[3]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[3]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.670      ;
; 1.885 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[2]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[2]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.004      ; 0.651      ;
; 1.891 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[12]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.641      ;
; 1.895 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[4]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[4]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.004      ; 0.641      ;
; 1.897 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[15]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[15]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.635      ;
; 1.906 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[10]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[10]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.003     ; 0.623      ;
; 1.910 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_ready                                                                                                                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 0.621      ;
; 1.914 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[0]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[0]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.011      ; 0.629      ;
; 1.921 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|init_rd                                                                                                                         ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d1                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.003     ; 0.608      ;
; 1.925 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|restart_i                                                                                                                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d1                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.004     ; 0.603      ;
; 1.934 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|type_reg_wbm[0]                                                                                                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d1[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.599      ;
; 2.013 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[17]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[17]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.520      ;
; 2.014 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[20]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[20]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.519      ;
; 2.019 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[15]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[15]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.514      ;
; 2.021 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[18]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[18]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.512      ;
; 2.036 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[1]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[1]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.497      ;
; 2.053 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[1]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[1]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.480      ;
; 2.053 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[7]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[7]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.480      ;
; 2.054 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[0]                                                                                                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.479      ;
; 2.054 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[3]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[3]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.479      ;
; 2.054 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[6]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[6]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.479      ;
; 2.055 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[9]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[9]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.478      ;
; 2.055 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[19]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[19]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 0.476      ;
; 2.057 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[14]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[14]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.476      ;
; 2.057 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[19]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[19]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.476      ;
; 2.061 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[13]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[13]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 0.470      ;
; 2.062 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[16]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[16]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.470      ;
; 2.062 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[20]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[20]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.471      ;
; 2.063 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[16]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[16]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 0.468      ;
; 2.069 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[18]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[18]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.463      ;
; 2.092 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[8]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[8]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.441      ;
; 2.094 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[9]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[9]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.439      ;
; 2.094 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[14]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[14]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.439      ;
; 2.119 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[2]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[2]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.414      ;
; 2.140 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[1]                                                                                                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[1]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.393      ;
; 2.140 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[5]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[5]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.393      ;
; 2.140 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[6]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[6]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.393      ;
; 2.140 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[13]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.393      ;
; 2.140 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[21]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[21]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.393      ;
; 2.141 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[4]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[4]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.392      ;
; 2.141 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[5]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[5]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.392      ;
; 2.141 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[7]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.392      ;
; 2.141 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[8]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.392      ;
; 2.141 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[11]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[11]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.392      ;
; 2.142 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[0]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.391      ;
; 2.142 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[3]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[3]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.391      ;
; 2.142 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[11]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[11]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.391      ;
; 2.142 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[12]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[12]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.391      ;
; 2.143 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[2]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[2]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.390      ;
; 2.143 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[8]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[8]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.390      ;
; 2.144 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[4]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[4]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.389      ;
; 2.144 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[10]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[10]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.389      ;
; 4.793 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 2.750      ;
; 4.795 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[5]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 2.748      ;
; 4.824 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg0 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.076     ; 2.632      ;
; 4.824 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg1 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.076     ; 2.632      ;
; 4.824 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg2 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.076     ; 2.632      ;
; 4.824 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg3 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.076     ; 2.632      ;
; 4.824 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg4 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.076     ; 2.632      ;
; 4.824 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg5 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.076     ; 2.632      ;
; 4.824 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg6 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.076     ; 2.632      ;
; 4.824 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg7 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.076     ; 2.632      ;
; 4.824 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg8 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.076     ; 2.632      ;
; 4.825 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg0 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[2]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.076     ; 2.631      ;
; 4.825 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg1 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[2]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.076     ; 2.631      ;
; 4.825 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg2 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[2]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.076     ; 2.631      ;
; 4.825 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg3 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[2]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.076     ; 2.631      ;
; 4.825 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg4 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[2]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.076     ; 2.631      ;
; 4.825 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg5 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[2]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.076     ; 2.631      ;
; 4.825 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg6 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[2]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.076     ; 2.631      ;
; 4.825 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg7 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[2]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.076     ; 2.631      ;
; 4.825 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg8 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[2]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.076     ; 2.631      ;
; 4.844 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg0 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[7]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.072     ; 2.616      ;
; 4.844 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg1 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[7]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.072     ; 2.616      ;
; 4.844 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg2 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[7]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.072     ; 2.616      ;
; 4.844 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg3 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[7]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.072     ; 2.616      ;
; 4.844 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg4 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[7]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.072     ; 2.616      ;
; 4.844 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg5 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[7]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.072     ; 2.616      ;
; 4.844 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg6 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[7]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.072     ; 2.616      ;
; 4.844 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg7 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[7]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.072     ; 2.616      ;
; 4.844 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg8 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[7]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.072     ; 2.616      ;
; 4.848 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.014      ; 2.698      ;
; 4.849 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[0]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.014      ; 2.697      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.730 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_en           ; mds_top:inst2|img_man_top:img_man_top_inst|en_trig_proc                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; -0.004     ; 0.798      ;
; 1.839 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_busy            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wbm_busy_d1                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; 0.003      ; 0.696      ;
; 1.905 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_en           ; mds_top:inst2|img_man_top:img_man_top_inst|dbg_manipulation_trig                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; -0.004     ; 0.623      ;
; 1.979 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_zero         ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_cnt_zero_d1                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; -0.016     ; 0.537      ;
; 2.073 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_ready_d1                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; 0.000      ; 0.459      ;
; 2.138 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_busy            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|wbm_busy_d1                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; -0.001     ; 0.393      ;
; 3.242 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.070      ; 1.827      ;
; 3.279 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[5]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.070      ; 1.790      ;
; 3.286 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.078      ; 1.791      ;
; 3.286 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|right_frame[5]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.070      ; 1.783      ;
; 3.298 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[5]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[26]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.005      ; 1.739      ;
; 3.300 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~27                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.009      ; 1.741      ;
; 3.305 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|right_frame[5]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[26]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.005      ; 1.732      ;
; 3.315 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.070      ; 1.754      ;
; 3.317 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~26                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.010      ; 1.725      ;
; 3.334 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[26]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.005      ; 1.703      ;
; 3.336 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.070      ; 1.733      ;
; 3.354 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.070      ; 1.715      ;
; 3.409 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[23]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.010      ; 1.633      ;
; 3.429 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~26                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.010      ; 1.613      ;
; 3.467 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.070      ; 1.602      ;
; 3.477 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[3]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.064      ; 1.586      ;
; 3.531 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[25]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.010      ; 1.511      ;
; 3.544 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.070      ; 1.525      ;
; 3.572 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[27]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.010      ; 1.470      ;
; 3.580 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.070      ; 1.489      ;
; 3.608 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[25]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.010      ; 1.434      ;
; 3.644 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[25]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.010      ; 1.398      ;
; 3.658 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[28]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.010      ; 1.384      ;
; 3.683 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[3]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~23                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.005     ; 1.344      ;
; 3.684 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[27]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.010      ; 1.358      ;
; 3.707 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[3]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.064      ; 1.356      ;
; 3.747 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[5]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~25                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.005      ; 1.290      ;
; 3.754 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~22                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.010      ; 1.288      ;
; 3.754 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|right_frame[5]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~25                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.005      ; 1.283      ;
; 3.783 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~25                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.005      ; 1.254      ;
; 3.798 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~24                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.010      ; 1.244      ;
; 3.875 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~24                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.010      ; 1.167      ;
; 3.911 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~24                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.010      ; 1.131      ;
; 3.913 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[3]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~23                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.005     ; 1.114      ;
; 3.936 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[3]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[24]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.095      ;
; 4.166 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[3]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[24]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.865      ;
; 4.300 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vsync_i                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_d1                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.016      ; 0.748      ;
; 4.566 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_ln_trig                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|req_trig_d1                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 0.466      ;
; 5.026 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.054      ; 5.027      ;
; 5.069 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 4.986      ;
; 5.071 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.054      ; 4.982      ;
; 5.087 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.054      ; 4.966      ;
; 5.092 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.054      ; 4.961      ;
; 5.117 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.079      ; 4.961      ;
; 5.134 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 4.915      ;
; 5.135 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 4.920      ;
; 5.137 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.054      ; 4.916      ;
; 5.153 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.054      ; 4.900      ;
; 5.160 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.081      ; 4.920      ;
; 5.162 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.079      ; 4.916      ;
; 5.175 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 4.880      ;
; 5.177 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.052      ; 4.874      ;
; 5.178 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.079      ; 4.900      ;
; 5.179 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 4.870      ;
; 5.184 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.054      ; 4.869      ;
; 5.189 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.054      ; 4.864      ;
; 5.189 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.054      ; 4.864      ;
; 5.195 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.050      ; 4.854      ;
; 5.203 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[0]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.079      ; 4.875      ;
; 5.205 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[4]                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 4.827      ;
; 5.205 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[6]                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 4.827      ;
; 5.205 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[8]                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 4.827      ;
; 5.205 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[9]                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 4.827      ;
; 5.205 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[3]                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 4.827      ;
; 5.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 4.840      ;
; 5.222 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.054      ; 4.831      ;
; 5.227 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 4.828      ;
; 5.229 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.054      ; 4.824      ;
; 5.232 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 4.823      ;
; 5.234 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.054      ; 4.819      ;
; 5.241 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 4.814      ;
; 5.245 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.054      ; 4.808      ;
; 5.246 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[0]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.081      ; 4.834      ;
; 5.248 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[0]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.079      ; 4.830      ;
; 5.250 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.054      ; 4.803      ;
; 5.253 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg3 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.054      ; 4.800      ;
; 5.255 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.054      ; 4.798      ;
; 5.259 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o                                             ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 4.793      ;
; 5.264 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[0]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.079      ; 4.814      ;
; 5.265 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 4.790      ;
; 5.266 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.081      ; 4.814      ;
; 5.267 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.054      ; 4.786      ;
; 5.271 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[4]                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 4.761      ;
; 5.271 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[6]                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 4.761      ;
; 5.271 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[8]                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 4.761      ;
; 5.271 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[9]                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 4.761      ;
; 5.271 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[3]                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 4.761      ;
; 5.280 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.079      ; 4.798      ;
; 5.281 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 4.774      ;
; 5.283 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.054      ; 4.770      ;
; 5.283 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.052      ; 4.768      ;
; 5.287 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[0]                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.024     ; 4.721      ;
; 5.287 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[1]                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.024     ; 4.721      ;
; 5.287 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[2]                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.024     ; 4.721      ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 4.163  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|manipulation_complete ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|image_tx_en_i      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.027      ; 0.896      ;
; 4.460  ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_type_inst|reg_data[2]                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d1                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.573      ;
; 21.414 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[0]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 3.620      ;
; 21.459 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 3.575      ;
; 21.503 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 3.531      ;
; 21.557 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 3.476      ;
; 21.680 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[4]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 3.354      ;
; 21.728 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 3.305      ;
; 21.893 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[6]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 3.140      ;
; 21.957 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[7]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 3.076      ;
; 21.961 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 3.081      ;
; 21.961 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 3.081      ;
; 21.961 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 3.081      ;
; 22.023 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 3.019      ;
; 22.023 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 3.019      ;
; 22.027 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 3.015      ;
; 22.027 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 3.015      ;
; 22.036 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 3.003      ;
; 22.036 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 3.003      ;
; 22.036 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 3.003      ;
; 22.042 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 2.999      ;
; 22.042 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 2.999      ;
; 22.042 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 2.999      ;
; 22.042 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 2.999      ;
; 22.047 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 2.993      ;
; 22.055 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[8]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 2.978      ;
; 22.094 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 2.947      ;
; 22.095 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 2.946      ;
; 22.095 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 2.946      ;
; 22.095 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 2.946      ;
; 22.096 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 2.945      ;
; 22.098 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 2.943      ;
; 22.098 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 2.941      ;
; 22.098 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 2.941      ;
; 22.102 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 2.937      ;
; 22.102 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 2.937      ;
; 22.110 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 2.930      ;
; 22.111 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 2.929      ;
; 22.111 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 2.929      ;
; 22.112 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 2.928      ;
; 22.117 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 2.921      ;
; 22.117 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 2.921      ;
; 22.117 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 2.921      ;
; 22.117 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 2.921      ;
; 22.122 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 2.915      ;
; 22.161 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 2.876      ;
; 22.161 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 2.876      ;
; 22.161 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 2.876      ;
; 22.167 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[1]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.015      ; 2.880      ;
; 22.169 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 2.869      ;
; 22.170 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 2.868      ;
; 22.170 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 2.868      ;
; 22.170 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 2.868      ;
; 22.171 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 2.867      ;
; 22.173 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 2.865      ;
; 22.176 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[9]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 2.857      ;
; 22.181 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 2.859      ;
; 22.181 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 2.859      ;
; 22.181 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 2.859      ;
; 22.182 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.013      ; 2.863      ;
; 22.182 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.013      ; 2.863      ;
; 22.183 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.013      ; 2.862      ;
; 22.185 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 2.852      ;
; 22.186 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 2.851      ;
; 22.186 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 2.851      ;
; 22.187 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 2.850      ;
; 22.191 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 2.849      ;
; 22.191 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 2.849      ;
; 22.191 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 2.849      ;
; 22.211 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[1]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.018      ; 2.839      ;
; 22.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[1]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.018      ; 2.835      ;
; 22.220 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[1]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.020      ; 2.832      ;
; 22.223 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 2.814      ;
; 22.223 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 2.814      ;
; 22.226 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.016      ; 2.822      ;
; 22.226 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.016      ; 2.822      ;
; 22.227 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 2.813      ;
; 22.227 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 2.810      ;
; 22.227 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 2.810      ;
; 22.227 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.016      ; 2.821      ;
; 22.230 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.016      ; 2.818      ;
; 22.230 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.016      ; 2.818      ;
; 22.231 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 2.809      ;
; 22.231 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.016      ; 2.817      ;
; 22.235 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.018      ; 2.815      ;
; 22.235 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.018      ; 2.815      ;
; 22.236 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.018      ; 2.814      ;
; 22.242 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.004      ; 2.794      ;
; 22.242 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.004      ; 2.794      ;
; 22.242 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.004      ; 2.794      ;
; 22.242 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.004      ; 2.794      ;
; 22.243 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 2.797      ;
; 22.243 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 2.797      ;
; 22.247 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 2.788      ;
; 22.247 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 2.793      ;
; 22.247 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 2.793      ;
; 22.253 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 2.787      ;
; 22.253 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 2.787      ;
; 22.257 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 2.783      ;
; 22.257 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.008      ; 2.783      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'fpga_clk'                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 19.464 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.001     ; 0.567      ;
; 19.474 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.001     ; 0.557      ;
; 19.506 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.526      ;
; 19.506 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.526      ;
; 19.517 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.515      ;
; 19.522 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.510      ;
; 19.551 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.481      ;
; 19.552 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.480      ;
; 19.553 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.479      ;
; 19.630 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.402      ;
; 19.634 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.398      ;
; 19.634 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.398      ;
; 19.635 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.397      ;
; 19.636 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.396      ;
; 19.642 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.390      ;
; 19.644 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.388      ;
; 19.665 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.367      ;
; 19.665 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.367      ;
+--------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'fpga_clk'                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.388      ;
; 0.238 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.390      ;
; 0.244 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.398      ;
; 0.250 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.402      ;
; 0.327 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.481      ;
; 0.358 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.510      ;
; 0.363 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.515      ;
; 0.374 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.526      ;
; 0.406 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.001     ; 0.557      ;
; 0.416 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.001     ; 0.567      ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                                    ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                       ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                              ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                   ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                   ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                   ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                   ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                   ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                              ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                         ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|do_refresh                                                                         ; mds_top:inst2|sdram_controller:sdr_ctrl|do_refresh                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[8]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[8]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[0]                                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[0]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st         ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ5_ST                                                                ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ5_ST                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|cyc_i_internal                                                                     ; mds_top:inst2|sdram_controller:sdr_ctrl|cyc_i_internal                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|stall_r                                                                            ; mds_top:inst2|sdram_controller:sdr_ctrl|stall_r                                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|data_valid_r                                                                       ; mds_top:inst2|sdram_controller:sdr_ctrl|data_valid_r                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[1]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[1]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[0]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[0]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[2]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[2]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[3]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[3]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[0]                                                                        ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[0]                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[1]                                                                        ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[1]                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                              ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_MODE_REG_ST                                              ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_MODE_REG_ST                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_done                                                                          ; mds_top:inst2|sdram_controller:sdr_ctrl|init_done                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|oe_r                                                                               ; mds_top:inst2|sdram_controller:sdr_ctrl|oe_r                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|dat_1st_bool                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|dat_1st_bool                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[8]                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[8]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_stb_internal              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_stb_internal              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|oor_r                                                                              ; mds_top:inst2|sdram_controller:sdr_ctrl|oor_r                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|wr_bank_val                                                                         ; mds_top:inst2|mem_mng_top:mem_mng_inst|wr_bank_val                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[21]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[21]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_deb                            ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[4]            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[4]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.389      ;
; 0.236 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[10]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[10]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.389      ;
; 0.236 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[4]                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[4]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[2]            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[2]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.390      ;
; 0.237 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[8]                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[8]                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.390      ;
; 0.237 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[18]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[18]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[0]            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.391      ;
; 0.238 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[3]            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[3]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.391      ;
; 0.238 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[11]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[11]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.391      ;
; 0.238 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[12]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[12]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.391      ;
; 0.238 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[7]                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[7]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[12]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[12]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[17]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[17]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; mds_top:inst2|sdram_controller:sdr_ctrl|address_r[17]                                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_addr_r[9]                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[4]                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[4]                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.392      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[5]            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[5]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.392      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[7]            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[7]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.392      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[8]            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[8]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.392      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[11]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[11]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.392      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[1]                                     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d2[1]                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|restart_rd_d1                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|restart_rd_bool               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[12]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[3]                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[3]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d1                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d2                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d2                                           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[8]                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[8]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[9]                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[9]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[21]               ; mds_top:inst2|sdram_controller:sdr_ctrl|address_r[21]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[1]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[1]                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.393      ;
; 0.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[5]                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[5]                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.393      ;
; 0.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[6]            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[6]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.393      ;
; 0.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[13]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[13]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.393      ;
; 0.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[21]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[21]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.393      ;
; 0.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[17]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[17]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d4                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_flt                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[10]              ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[10]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                                           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d2                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[10]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[10]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[14]                                                                ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[14]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0]                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[0]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[12]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[12]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d4                                          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_flt                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[6]               ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[6]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[14]              ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[14]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                   ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_ST                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.IDLE_ST                                                                 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_ST                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[10]               ; mds_top:inst2|sdram_controller:sdr_ctrl|address_r[10]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.ACT_ST                                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_addr_r[11]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[14]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[14]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[16]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[16]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_bank_switch_st ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_switch_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[8]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[8]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[8]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[8]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[8]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[8]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[13]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[15]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[15]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[2]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[1]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[8]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[8]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d4                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_type_reg_0x00_st    ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_type_reg_0x00_st    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_wb_addr_lsb_st      ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_wb_addr_lsb_st      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st            ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[0]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[0]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|intercon:intercon_y_inst|wbm_gnt[0]                                                                           ; mds_top:inst2|intercon:intercon_y_inst|wbm_gnt[0]                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tgc_o                              ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tgc_o                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STARTBIT_ST                                                     ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STARTBIT_ST                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[1]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[1]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.IDLE_ST                                                         ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.IDLE_ST                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[2]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[2]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[0]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[0]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[1]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[1]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[2]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[2]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[3]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[3]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.RX_ST                                                           ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.RX_ST                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|valid                                                                  ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|valid                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.data_st                                                            ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.data_st                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[3]                                                                ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[3]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.eof_st                                                             ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.eof_st                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.type_st                                                            ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.type_st                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.addr_st                                                            ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.addr_st                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.len_st                                                             ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.len_st                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[0]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[1]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|crc_err_status                                                                           ; mds_top:inst2|rx_path:rx_path_inst|crc_err_status                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|eof_err_status                                                                           ; mds_top:inst2|rx_path:rx_path_inst|eof_err_status                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|stop_bit_err                                                           ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|stop_bit_err                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|sbit_err_status                                                                          ; mds_top:inst2|rx_path:rx_path_inst|sbit_err_status                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.prepare_for_second_pair_st ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.prepare_for_second_pair_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[1]                             ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[1]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[2]                             ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[2]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[3]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[3]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ack_cnt_zero_b                                                   ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ack_cnt_zero_b                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[0]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[0]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[2]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[2]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[1]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[1]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[1]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[1]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[3]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[3]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[4]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[4]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[5]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[5]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[6]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[6]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[7]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[8]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[9]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[9]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_addr_out_valid                          ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_addr_out_valid                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.read_idle_st               ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.read_idle_st               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_first                                  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_first                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|finish_read_pxl[1]                          ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|finish_read_pxl[1]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_bilinear_st                      ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_bilinear_st                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_bili_trig                                ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_bili_trig                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[1]                                          ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[1]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[0]                                          ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[0]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[9]                         ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[9]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[10]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[10]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_idle_st                          ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_idle_st                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|RAM_is_full                                 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|RAM_is_full                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_WB_to_SDRAM_st                   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_WB_to_SDRAM_st                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_din_valid                               ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_din_valid                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|dat_1st_bool                                                                             ; mds_top:inst2|rx_path:rx_path_inst|dat_1st_bool                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wb_address[9]                               ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wb_address[9]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_dat_o[4]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_dat_o[4]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tga_o[1]                                                     ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tga_o[1]                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_tga_o[1]                             ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_tga_o[1]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tga_o[1]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tga_o[1]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_din_valid                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_din_valid                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[7]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[7]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_dat_o[0]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_dat_o[0]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[0]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[0]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|type_reg_offset[0]                                                                       ; mds_top:inst2|rx_path:rx_path_inst|type_reg_offset[0]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|type_reg_offset[2]                                                                       ; mds_top:inst2|rx_path:rx_path_inst|type_reg_offset[2]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wbs_cur_st.wbs_wait_end_cyc_st ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wbs_cur_st.wbs_wait_end_cyc_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|err_i_status                                                     ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|err_i_status                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_in_addr_i[0]                                                 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_in_addr_i[0]                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[1]                                                ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[1]                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[2]                                                ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[2]                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[3]                                                ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[3]                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[4]                                                ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[4]                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[5]                                                ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[5]                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[6]                                                ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[6]                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[7]                                                ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[7]                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[8]                                                ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[8]                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[9]                                                ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[9]                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_cur_st.wbm_rx_st                                             ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_cur_st.wbm_rx_st                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|err_i_status                                                                             ; mds_top:inst2|rx_path:rx_path_inst|err_i_status                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_type_st                                                              ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_type_st                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_idle_st         ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_idle_st         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_tx_st           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_tx_st           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.end_cyc_st                                       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.end_cyc_st                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_cnt[18]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_cnt[18]                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.wbm_rx_st                                        ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.wbm_rx_st                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.restart_wack_st                                  ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.restart_wack_st                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                       ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                                                                       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[2]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[2]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[4]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[4]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[6]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[6]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[7]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[7]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[8]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[8]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_deb                                                                                            ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_out                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.239 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[6]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[6]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[6]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[9]                                                                                           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[9]                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d1                                                                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|addr_store_a[0]  ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|address_reg_a[0]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.399      ;
; 0.257 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|hcnt[9]                                                                                           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|hcnt[9]                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.409      ;
; 0.258 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.410      ;
; 0.258 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.410      ;
; 0.264 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.416      ;
; 0.264 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[3]                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.416      ;
; 0.264 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.416      ;
; 0.265 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.417      ;
; 0.265 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[8]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.417      ;
; 0.266 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[7]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.418      ;
; 0.266 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.418      ;
; 0.268 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.420      ;
; 0.269 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.421      ;
; 0.269 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.421      ;
; 0.291 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[0]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.443      ;
; 0.292 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[3]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.444      ;
; 0.294 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.446      ;
; 0.295 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[1]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.447      ;
; 0.296 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|blanking_ver_cond                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|blank                                                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.448      ;
; 0.296 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[7]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.448      ;
; 0.296 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[2]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.448      ;
; 0.296 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[0]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.448      ;
; 0.299 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.451      ;
; 0.310 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.462      ;
; 0.310 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.462      ;
; 0.314 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[7]                                                                                                                            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[7]                                                                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.467      ;
; 0.314 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.465      ;
; 0.316 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|address_reg_a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|out_address_reg_a[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.469      ;
; 0.321 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[7]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.472      ;
; 0.322 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.474      ;
; 0.323 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_ver_cond1                                                                                            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 0.473      ;
; 0.324 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.475      ;
; 0.324 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[6]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[7]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[4]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[3]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[5]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.478      ;
; 0.328 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[1]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.481      ;
; 0.331 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.482      ;
; 0.332 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.484      ;
; 0.337 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[1]                                                                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[1]                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.489      ;
; 0.340 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.492      ;
; 0.342 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.494      ;
; 0.343 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[4]                                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.495      ;
; 0.356 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[4]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[4]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[13]                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[13]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                               ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1                                                                                            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[12]                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[12]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|hcnt[7]                                                                                           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|hcnt[7]                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[1]                                                                                           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[1]                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[4]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]                                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[6]                                                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[6]                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[8]                                                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[8]                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[15]                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[15]                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[3]                                                                                           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[3]                                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.512      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.195 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_deb                             ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -1.604     ; 0.733      ;
; 0.195 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                             ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -1.604     ; 0.733      ;
; 5.186 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[2]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.002     ; 2.344      ;
; 5.186 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[3]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.002     ; 2.344      ;
; 5.186 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[4]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.002     ; 2.344      ;
; 5.186 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[6]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.002     ; 2.344      ;
; 5.186 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[7]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.002     ; 2.344      ;
; 5.186 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.002     ; 2.344      ;
; 5.186 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[8]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.002     ; 2.344      ;
; 5.186 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[9]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.002     ; 2.344      ;
; 5.186 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[17]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.002     ; 2.344      ;
; 5.190 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[11]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 2.338      ;
; 5.190 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[12]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 2.338      ;
; 5.190 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[13]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 2.338      ;
; 5.190 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[14]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 2.338      ;
; 5.190 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[15]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 2.338      ;
; 5.190 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[16]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 2.338      ;
; 5.190 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[18]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 2.338      ;
; 5.190 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[19]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 2.338      ;
; 5.190 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[20]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 2.338      ;
; 5.212 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[1]                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.015      ; 2.335      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[8]                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 2.207      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d3                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 2.207      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d4                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 2.207      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_flt                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 2.207      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[0]                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 2.207      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d2[0]                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 2.207      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 2.207      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[9]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 2.202      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[13]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 2.202      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[14]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 2.202      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[15]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 2.202      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[16]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 2.202      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[17]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 2.202      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[2]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 2.198      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[7]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 2.198      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[1]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 2.198      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d1                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 2.201      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d2                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 2.201      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d3                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 2.201      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d4                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 2.201      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_flt                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 2.201      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|init_rd_d1                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 2.201      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|init_rd_bool                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 2.201      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_zero                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 2.207      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 2.201      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d2                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 2.201      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 2.201      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d4                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 2.201      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_flt                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 2.201      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[8]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 2.198      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[9]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 2.198      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[11]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 2.196      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[12]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 2.196      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[13]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 2.196      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[19]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 2.196      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[20]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 2.201      ;
; 5.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[20]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 2.196      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait2_switch_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 2.195      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 2.189      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[1]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 2.190      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[2]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 2.190      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[3]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 2.190      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[4]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 2.190      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[5]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 2.190      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[6]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 2.190      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[7]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 2.190      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[8]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 2.190      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[9]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 2.190      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[10]                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 2.190      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[11]                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 2.190      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[12]                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 2.190      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[13]                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 2.190      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[14]                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 2.190      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[0]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 2.190      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_200us_ST                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 2.189      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_PRECHARGE_ST                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 2.189      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.ACT_ST                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 2.193      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 2.194      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 2.194      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 2.194      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 2.194      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 2.194      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 2.194      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_ST                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 2.194      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 2.194      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|rfsh_int_cntr[0]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 2.193      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|rfsh_int_cntr[1]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 2.193      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|rfsh_int_cntr[3]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 2.193      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|rfsh_int_cntr[4]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 2.193      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|rfsh_int_cntr[5]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 2.193      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|rfsh_int_cntr[6]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 2.193      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|rfsh_int_cntr[7]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 2.193      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|rfsh_int_cntr[8]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 2.193      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|rfsh_int_cntr[9]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 2.193      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|rfsh_int_cntr[10]                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 2.193      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|rfsh_int_cntr[11]                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 2.193      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|rfsh_int_cntr[2]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 2.193      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|do_refresh                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.002     ; 2.191      ;
; 5.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|rd_gnt                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.005     ; 2.188      ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.338 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_ready_flt                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; 0.003      ; 2.197      ;
; 7.166 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_deb    ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -1.612     ; 1.254      ;
; 7.166 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out    ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -1.612     ; 1.254      ;
; 7.385 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.639      ;
; 7.385 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.639      ;
; 7.385 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[9]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.639      ;
; 7.385 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[10]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.639      ;
; 7.385 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[11]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.639      ;
; 7.385 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[12]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.639      ;
; 7.385 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[13]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.639      ;
; 7.385 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[14]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.639      ;
; 7.385 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[15]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.639      ;
; 7.385 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[16]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.639      ;
; 7.385 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[17]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.639      ;
; 7.392 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.632      ;
; 7.392 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[17]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.632      ;
; 7.392 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[16]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.632      ;
; 7.392 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[15]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.632      ;
; 7.392 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[14]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.632      ;
; 7.392 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[13]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.632      ;
; 7.392 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[12]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.632      ;
; 7.392 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[11]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.632      ;
; 7.392 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[10]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.632      ;
; 7.392 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[9]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.632      ;
; 7.392 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.632      ;
; 7.392 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[18]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.632      ;
; 7.392 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[19]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.632      ;
; 7.392 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[20]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.632      ;
; 7.392 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[21]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.632      ;
; 7.392 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[22]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.632      ;
; 7.392 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[23]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.632      ;
; 7.392 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[24]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.632      ;
; 7.392 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[25]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.632      ;
; 7.392 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[26]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.632      ;
; 7.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[0]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.598      ;
; 7.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[1]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.598      ;
; 7.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[2]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.598      ;
; 7.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[3]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.598      ;
; 7.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[4]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.598      ;
; 7.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[5]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.598      ;
; 7.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[6]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.598      ;
; 7.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[7]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.598      ;
; 7.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[8]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.598      ;
; 7.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[9]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.598      ;
; 7.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[10]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.598      ;
; 7.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[11]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.598      ;
; 7.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[12]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.598      ;
; 7.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[13]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.598      ;
; 7.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[14]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.598      ;
; 7.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.625      ;
; 7.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.625      ;
; 7.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[9]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.625      ;
; 7.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[10]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.625      ;
; 7.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[11]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.625      ;
; 7.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[12]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.625      ;
; 7.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[13]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.625      ;
; 7.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[14]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.625      ;
; 7.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[15]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.625      ;
; 7.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[16]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.625      ;
; 7.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[17]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 2.625      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[0]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 2.605      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[1]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 2.605      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[2]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 2.605      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[3]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 2.605      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[4]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 2.605      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[5]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 2.605      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[6]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 2.605      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[7]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 2.605      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[8]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 2.605      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[9]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 2.605      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[10]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 2.605      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[11]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 2.605      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[12]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 2.605      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[13]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 2.605      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[14]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 2.605      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.611      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.611      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.611      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[3] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.611      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.611      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.611      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[6] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.611      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[7] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.611      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 2.616      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 2.616      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 2.616      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[3] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 2.616      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 2.616      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 2.616      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[6] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 2.616      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[7] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 2.616      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.611      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.611      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.611      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[3] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.611      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.611      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.611      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[6] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.611      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[7] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.611      ;
; 7.404 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.045      ; 2.616      ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                                                                                                 ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 2.608 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_deb                                                                                          ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -1.605     ; 0.819      ;
; 2.608 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_out                                                                                          ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -1.605     ; 0.819      ;
; 2.844 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.018      ; 2.173      ;
; 2.848 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.027      ; 2.178      ;
; 2.851 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a8  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.026      ; 2.174      ;
; 2.878 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.033      ; 2.154      ;
; 2.956 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.018      ; 2.061      ;
; 2.960 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.027      ; 2.066      ;
; 2.963 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a8  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.026      ; 2.062      ;
; 2.990 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.033      ; 2.042      ;
; 3.014 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a9  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.040      ; 2.025      ;
; 3.057 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a13 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.027      ; 1.969      ;
; 3.067 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a5  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.036      ; 1.968      ;
; 3.086 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.036      ; 1.949      ;
; 3.100 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a6  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.043      ; 1.942      ;
; 3.126 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a9  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.040      ; 1.913      ;
; 3.139 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a4  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.046      ; 1.906      ;
; 3.169 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a13 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.027      ; 1.857      ;
; 3.179 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a5  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.036      ; 1.856      ;
; 3.198 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.036      ; 1.837      ;
; 3.212 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a6  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.043      ; 1.830      ;
; 3.231 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.038      ; 1.806      ;
; 3.232 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a14 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.049      ; 1.816      ;
; 3.251 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a4  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.046      ; 1.794      ;
; 3.262 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a7  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.045      ; 1.782      ;
; 3.270 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.029      ; 1.758      ;
; 3.279 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.038      ; 1.758      ;
; 3.343 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.038      ; 1.694      ;
; 3.344 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a14 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.049      ; 1.704      ;
; 3.374 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a7  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.045      ; 1.670      ;
; 3.382 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.029      ; 1.646      ;
; 3.384 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a15 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.051      ; 1.666      ;
; 3.391 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.038      ; 1.646      ;
; 3.496 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a15 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.051      ; 1.554      ;
; 3.599 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.423      ;
; 3.599 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.423      ;
; 3.599 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.423      ;
; 3.599 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.423      ;
; 3.599 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.423      ;
; 3.599 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.423      ;
; 3.599 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.423      ;
; 3.599 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.423      ;
; 3.599 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.423      ;
; 3.599 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.423      ;
; 3.625 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.403      ;
; 3.625 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.403      ;
; 3.625 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.403      ;
; 3.625 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.403      ;
; 3.625 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.403      ;
; 3.625 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.403      ;
; 3.625 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.403      ;
; 3.625 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.403      ;
; 3.625 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.403      ;
; 3.625 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.403      ;
; 3.625 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.403      ;
; 3.625 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.403      ;
; 3.638 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.383      ;
; 3.638 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.383      ;
; 3.638 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.383      ;
; 3.638 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.383      ;
; 3.638 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.383      ;
; 3.638 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.383      ;
; 3.638 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.383      ;
; 3.638 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.383      ;
; 3.638 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.383      ;
; 3.638 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.383      ;
; 3.638 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.383      ;
; 3.638 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.383      ;
; 3.711 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.311      ;
; 3.711 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.311      ;
; 3.711 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.311      ;
; 3.711 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.311      ;
; 3.711 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.311      ;
; 3.711 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.311      ;
; 3.711 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.311      ;
; 3.711 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.311      ;
; 3.711 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.311      ;
; 3.711 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.311      ;
; 3.737 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.291      ;
; 3.737 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.291      ;
; 3.737 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.291      ;
; 3.737 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.291      ;
; 3.737 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.291      ;
; 3.737 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.291      ;
; 3.737 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.291      ;
; 3.737 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.291      ;
; 3.737 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.291      ;
; 3.737 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.291      ;
; 3.737 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.291      ;
; 3.737 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 1.291      ;
; 3.750 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.271      ;
; 3.750 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.271      ;
; 3.750 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.271      ;
; 3.750 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.271      ;
; 3.750 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.271      ;
; 3.750 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.271      ;
; 3.750 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.271      ;
; 3.750 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.271      ;
; 3.750 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.271      ;
; 3.750 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.271      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'fpga_clk'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.913 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.001     ; 1.118      ;
; 18.913 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.001     ; 1.118      ;
; 18.999 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.033      ;
; 18.999 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.033      ;
; 19.028 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.001     ; 1.003      ;
; 19.028 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.001     ; 1.003      ;
; 19.114 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.918      ;
; 19.114 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.918      ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.586 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|p0addr                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.738      ;
; 0.677 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 0.820      ;
; 0.677 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 0.820      ;
; 0.677 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 0.820      ;
; 0.677 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 0.820      ;
; 0.677 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 0.820      ;
; 0.677 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 0.820      ;
; 0.677 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 0.820      ;
; 0.677 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 0.820      ;
; 0.810 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 0.952      ;
; 0.810 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 0.952      ;
; 0.810 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 0.952      ;
; 0.810 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 0.952      ;
; 0.810 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 0.952      ;
; 0.810 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 0.952      ;
; 0.810 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 0.952      ;
; 0.810 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 0.952      ;
; 0.810 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 0.952      ;
; 0.810 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 0.952      ;
; 0.810 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 0.952      ;
; 1.016 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.156      ;
; 1.016 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.156      ;
; 1.016 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.156      ;
; 1.016 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.156      ;
; 1.016 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.156      ;
; 1.016 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.156      ;
; 1.016 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.156      ;
; 1.016 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.156      ;
; 1.016 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.156      ;
; 1.016 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.156      ;
; 1.016 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.156      ;
; 1.016 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.156      ;
; 1.128 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.268      ;
; 1.128 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.268      ;
; 1.128 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.268      ;
; 1.128 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.268      ;
; 1.128 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.268      ;
; 1.128 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.268      ;
; 1.128 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.268      ;
; 1.128 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.268      ;
; 1.128 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.268      ;
; 1.128 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.268      ;
; 1.128 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.268      ;
; 1.128 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.268      ;
; 1.130 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.271      ;
; 1.130 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.271      ;
; 1.130 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.271      ;
; 1.130 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.271      ;
; 1.130 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.271      ;
; 1.130 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.271      ;
; 1.130 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.271      ;
; 1.130 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.271      ;
; 1.130 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.271      ;
; 1.130 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.271      ;
; 1.130 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.271      ;
; 1.130 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.271      ;
; 1.143 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.291      ;
; 1.143 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.291      ;
; 1.143 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.291      ;
; 1.143 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.291      ;
; 1.143 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.291      ;
; 1.143 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.291      ;
; 1.143 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.291      ;
; 1.143 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.291      ;
; 1.143 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.291      ;
; 1.143 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.291      ;
; 1.143 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.291      ;
; 1.143 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.291      ;
; 1.169 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.311      ;
; 1.169 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.311      ;
; 1.169 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.311      ;
; 1.169 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.311      ;
; 1.169 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.311      ;
; 1.169 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.311      ;
; 1.169 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.311      ;
; 1.169 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.311      ;
; 1.169 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.311      ;
; 1.169 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.311      ;
; 1.242 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.383      ;
; 1.242 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.383      ;
; 1.242 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.383      ;
; 1.242 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.383      ;
; 1.242 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.383      ;
; 1.242 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.383      ;
; 1.242 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.383      ;
; 1.242 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.383      ;
; 1.242 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.383      ;
; 1.242 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.383      ;
; 1.242 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.383      ;
; 1.242 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.383      ;
; 1.255 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.403      ;
; 1.255 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.403      ;
; 1.255 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.403      ;
; 1.255 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.403      ;
; 1.255 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.403      ;
; 1.255 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.403      ;
; 1.255 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.403      ;
; 1.255 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.403      ;
; 1.255 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.403      ;
; 1.255 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.403      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'fpga_clk'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.766 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.918      ;
; 0.766 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.918      ;
; 0.852 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.001     ; 1.003      ;
; 0.852 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.001     ; 1.003      ;
; 0.881 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.033      ;
; 0.881 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.033      ;
; 0.967 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.001     ; 1.118      ;
; 0.967 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.001     ; 1.118      ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.776 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.930      ;
; 0.776 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.930      ;
; 0.776 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.930      ;
; 0.776 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.930      ;
; 0.776 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.930      ;
; 0.776 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[2]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.930      ;
; 0.776 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.930      ;
; 0.776 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.930      ;
; 0.776 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[3]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.930      ;
; 0.776 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.930      ;
; 0.776 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.930      ;
; 0.776 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[0]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.930      ;
; 0.776 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[1]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.930      ;
; 0.776 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[6]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.930      ;
; 0.780 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[4]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.929      ;
; 0.780 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.929      ;
; 0.780 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.929      ;
; 0.780 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[5]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.929      ;
; 0.780 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.929      ;
; 0.780 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.929      ;
; 0.780 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[6]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.929      ;
; 0.780 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.929      ;
; 0.780 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[1]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.929      ;
; 0.780 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.929      ;
; 0.780 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[2]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.929      ;
; 0.780 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[3]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.929      ;
; 0.780 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[5]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.929      ;
; 0.780 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[6]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.929      ;
; 0.780 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[7]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.929      ;
; 0.780 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[7]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.929      ;
; 0.787 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.935      ;
; 0.787 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[1]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.935      ;
; 0.787 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[1]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.935      ;
; 0.787 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[4]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.935      ;
; 0.787 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[4]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.935      ;
; 0.787 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[5]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.935      ;
; 0.787 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[7]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.935      ;
; 0.787 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[10]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.935      ;
; 0.787 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[10]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.935      ;
; 0.787 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[12]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.935      ;
; 0.788 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[10]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 0.935      ;
; 0.788 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[9]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 0.935      ;
; 0.788 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[8]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 0.935      ;
; 0.788 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[0]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 0.935      ;
; 0.788 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[5]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 0.935      ;
; 0.788 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[2]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 0.935      ;
; 0.793 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[2]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.945      ;
; 0.793 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a0                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.945      ;
; 0.793 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[0]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.945      ;
; 0.793 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[1]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.945      ;
; 0.793 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[3]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.945      ;
; 0.793 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[4]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.945      ;
; 0.793 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[3]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.945      ;
; 0.793 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[4]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.945      ;
; 0.884 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.027      ;
; 0.884 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.027      ;
; 0.884 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[13]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.027      ;
; 0.884 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.027      ;
; 0.884 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.027      ;
; 0.884 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[10]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.027      ;
; 0.884 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.027      ;
; 0.884 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.027      ;
; 0.884 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[12]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.027      ;
; 0.884 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.027      ;
; 0.884 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.027      ;
; 0.884 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[11]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.027      ;
; 0.884 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[11]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.027      ;
; 0.884 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[12]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.027      ;
; 0.885 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[5]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.031      ;
; 0.885 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[6]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.031      ;
; 0.885 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.031      ;
; 0.885 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a1                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.031      ;
; 0.885 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.031      ;
; 0.885 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[2]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.031      ;
; 0.885 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[3]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.031      ;
; 0.885 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[6]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.031      ;
; 0.885 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[8]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.031      ;
; 0.885 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[9]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.031      ;
; 0.888 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.033      ;
; 0.888 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.033      ;
; 0.888 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[9]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.033      ;
; 0.888 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.033      ;
; 0.888 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.033      ;
; 0.888 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[7]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.033      ;
; 0.888 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.033      ;
; 0.888 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[8]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.033      ;
; 0.888 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[8]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.033      ;
; 0.888 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[9]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.033      ;
; 1.020 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[10]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.171      ;
; 1.020 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[11]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.171      ;
; 1.020 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a2                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.171      ;
; 1.020 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.171      ;
; 1.020 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a3                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.171      ;
; 1.020 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|parity11                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.171      ;
; 1.020 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.171      ;
; 1.020 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[11]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.171      ;
; 1.020 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[9]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.171      ;
; 1.020 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.171      ;
; 1.020 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[13]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.171      ;
; 1.020 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[11]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.171      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                    ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[1]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.172      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[2]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.172      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[3]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.172      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[4]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.172      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[5]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.172      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[6]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.172      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[7]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.172      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[8]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.172      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[0]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.172      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[0]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.170      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[1]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.170      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[2]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.170      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[3]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.170      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[4]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.170      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[5]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.170      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[6]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.170      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[7]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.170      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[0]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.180      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[1]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.180      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[2]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.180      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[3]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.180      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[4]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.180      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[5]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.180      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[6]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.180      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[7]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.180      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[8]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.180      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[0]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[0]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[1]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[1]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[2]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[2]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[3]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[3]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.179      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[4]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[5]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[5]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.179      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[6]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[6]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.179      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[7]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.179      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.178      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[8]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.179      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.176      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[1]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.179      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[2]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.179      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[3]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.179      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[4]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.179      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[5]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.179      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[6]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.179      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[7]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.179      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[0]                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 2.190      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[1]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.176      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[3]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.176      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[5]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.176      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[6]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.176      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[7]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.176      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[4]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.179      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_cnt[0]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.176      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_pipe_bool                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.176      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[0]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.179      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[8]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.179      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[3]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.176      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[1]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.176      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[2]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.176      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[6]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.176      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[7]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.174      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[5]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.176      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[4]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.176      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[0]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.176      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[8]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.177      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_cnt[1]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.172      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_cnt[2]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.176      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_cnt[3]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.172      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_cnt[4]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.176      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_cnt[5]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.172      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_cnt[6]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.174      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_cnt[7]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.174      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_cnt_zero_bool             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.172      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_bank_switch_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.176      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_switch_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.176      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[10]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.180      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[10]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.180      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[11]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.180      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[13]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.180      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[14]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.180      ;
; 2.023 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[20]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.180      ;
; 2.024 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_busy                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.182      ;
; 2.024 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[0]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.182      ;
; 2.024 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d2[1]                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.181      ;
; 2.024 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[1]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.182      ;
; 2.024 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[2]                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 2.191      ;
; 2.024 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d2[2]                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.181      ;
; 2.024 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[2]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.182      ;
; 2.024 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[3]                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 2.191      ;
; 2.024 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d2[3]                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.181      ;
; 2.024 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[3]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.182      ;
; 2.024 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[4]                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 2.191      ;
; 2.024 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d2[4]                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.181      ;
; 2.024 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[4]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.182      ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_we_reg         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_we_reg         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'fpga_clk'                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; fpga_clk|combout                                                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; fpga_clk|combout                                                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; fpga_clk~clkctrl|inclk[0]                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; fpga_clk~clkctrl|inclk[0]                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; fpga_clk~clkctrl|outclk                                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; fpga_clk~clkctrl|outclk                                                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d1|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d1|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d2|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d2|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d3|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d3|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d4|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d4|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_db|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_db|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d1|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d1|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d2|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d2|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d3|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d3|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d4|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d4|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_db|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_db|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d1|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d1|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d2|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d2|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d3|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d3|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_out|clk                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_out|clk                                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; fpga_clk ; Rise       ; fpga_clk                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+------------------+------------+-------+-------+------------+--------------------------------------------------------+
; fpga_rst         ; fpga_clk   ; 2.503 ; 2.503 ; Rise       ; fpga_clk                                               ;
; dram_dq[*]       ; fpga_clk   ; 3.853 ; 3.853 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]      ; fpga_clk   ; 3.701 ; 3.701 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]      ; fpga_clk   ; 3.802 ; 3.802 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]      ; fpga_clk   ; 3.727 ; 3.727 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]      ; fpga_clk   ; 3.816 ; 3.816 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]      ; fpga_clk   ; 3.643 ; 3.643 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]      ; fpga_clk   ; 3.688 ; 3.688 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]      ; fpga_clk   ; 3.671 ; 3.671 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]      ; fpga_clk   ; 3.791 ; 3.791 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]      ; fpga_clk   ; 3.743 ; 3.743 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]      ; fpga_clk   ; 3.807 ; 3.807 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]     ; fpga_clk   ; 3.699 ; 3.699 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]     ; fpga_clk   ; 3.840 ; 3.840 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]     ; fpga_clk   ; 3.805 ; 3.805 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]     ; fpga_clk   ; 3.853 ; 3.853 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]     ; fpga_clk   ; 3.782 ; 3.782 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]     ; fpga_clk   ; 3.808 ; 3.808 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_img_tx_en_sw ; fpga_clk   ; 2.294 ; 2.294 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trig_sw      ; fpga_clk   ; 1.787 ; 1.787 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trigger_in   ; fpga_clk   ; 4.462 ; 4.462 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_in   ; fpga_clk   ; 3.932 ; 3.932 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_img_tx_en_sw ; fpga_clk   ; 1.254 ; 1.254 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+------------------+------------+-------+-------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+------------------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+------------------+------------+--------+--------+------------+--------------------------------------------------------+
; fpga_rst         ; fpga_clk   ; -2.383 ; -2.383 ; Rise       ; fpga_clk                                               ;
; dram_dq[*]       ; fpga_clk   ; -3.523 ; -3.523 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]      ; fpga_clk   ; -3.581 ; -3.581 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]      ; fpga_clk   ; -3.682 ; -3.682 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]      ; fpga_clk   ; -3.607 ; -3.607 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]      ; fpga_clk   ; -3.696 ; -3.696 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]      ; fpga_clk   ; -3.523 ; -3.523 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]      ; fpga_clk   ; -3.568 ; -3.568 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]      ; fpga_clk   ; -3.551 ; -3.551 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]      ; fpga_clk   ; -3.671 ; -3.671 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]      ; fpga_clk   ; -3.623 ; -3.623 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]      ; fpga_clk   ; -3.687 ; -3.687 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]     ; fpga_clk   ; -3.579 ; -3.579 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]     ; fpga_clk   ; -3.720 ; -3.720 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]     ; fpga_clk   ; -3.685 ; -3.685 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]     ; fpga_clk   ; -3.733 ; -3.733 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]     ; fpga_clk   ; -3.662 ; -3.662 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]     ; fpga_clk   ; -3.688 ; -3.688 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_img_tx_en_sw ; fpga_clk   ; -1.891 ; -1.891 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trig_sw      ; fpga_clk   ; -1.564 ; -1.564 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trigger_in   ; fpga_clk   ; -4.269 ; -4.269 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_in   ; fpga_clk   ; -3.812 ; -3.812 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_img_tx_en_sw ; fpga_clk   ; -1.134 ; -1.134 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+------------------+------------+--------+--------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; DRAM_CLK                  ; fpga_clk   ; 0.154 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG1                     ; fpga_clk   ; 3.243 ; 3.243 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank        ; fpga_clk   ; 3.075 ; 3.075 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank        ; fpga_clk   ; 2.828 ; 2.828 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_val           ; fpga_clk   ; 2.927 ; 2.927 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active          ; fpga_clk   ; 4.123 ; 4.123 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_wr_bank_val           ; fpga_clk   ; 2.927 ; 2.927 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]              ; fpga_clk   ; 2.784 ; 2.784 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]             ; fpga_clk   ; 2.496 ; 2.496 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]             ; fpga_clk   ; 2.479 ; 2.479 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]             ; fpga_clk   ; 2.522 ; 2.522 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]             ; fpga_clk   ; 2.621 ; 2.621 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]             ; fpga_clk   ; 2.546 ; 2.546 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]             ; fpga_clk   ; 2.316 ; 2.316 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]             ; fpga_clk   ; 2.665 ; 2.665 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]             ; fpga_clk   ; 2.572 ; 2.572 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]             ; fpga_clk   ; 2.692 ; 2.692 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]             ; fpga_clk   ; 2.784 ; 2.784 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]            ; fpga_clk   ; 2.546 ; 2.546 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]            ; fpga_clk   ; 2.673 ; 2.673 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]              ; fpga_clk   ; 2.858 ; 2.858 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]             ; fpga_clk   ; 2.858 ; 2.858 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]             ; fpga_clk   ; 2.840 ; 2.840 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n                ; fpga_clk   ; 2.853 ; 2.853 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]                ; fpga_clk   ; 2.649 ; 2.649 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]               ; fpga_clk   ; 2.449 ; 2.449 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]               ; fpga_clk   ; 2.483 ; 2.483 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]               ; fpga_clk   ; 2.444 ; 2.444 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]               ; fpga_clk   ; 2.460 ; 2.460 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]               ; fpga_clk   ; 2.446 ; 2.446 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]               ; fpga_clk   ; 2.464 ; 2.464 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]               ; fpga_clk   ; 2.479 ; 2.479 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]               ; fpga_clk   ; 2.491 ; 2.491 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]               ; fpga_clk   ; 2.437 ; 2.437 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]               ; fpga_clk   ; 2.489 ; 2.489 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]              ; fpga_clk   ; 2.649 ; 2.649 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]              ; fpga_clk   ; 2.621 ; 2.621 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]              ; fpga_clk   ; 2.644 ; 2.644 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]              ; fpga_clk   ; 2.629 ; 2.629 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]              ; fpga_clk   ; 2.635 ; 2.635 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]              ; fpga_clk   ; 2.619 ; 2.619 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm                 ; fpga_clk   ; 2.868 ; 2.868 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n                ; fpga_clk   ; 2.733 ; 2.733 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm                 ; fpga_clk   ; 2.828 ; 2.828 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n                 ; fpga_clk   ; 2.868 ; 2.868 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK                  ; fpga_clk   ;       ; 0.154 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG2                     ; fpga_clk   ; 3.226 ; 3.226 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_0[*]                  ; fpga_clk   ; 3.504 ; 3.504 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[0]                 ; fpga_clk   ; 3.378 ; 3.378 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[1]                 ; fpga_clk   ; 3.377 ; 3.377 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[2]                 ; fpga_clk   ; 3.388 ; 3.388 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[3]                 ; fpga_clk   ; 3.390 ; 3.390 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[4]                 ; fpga_clk   ; 3.493 ; 3.493 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[5]                 ; fpga_clk   ; 3.478 ; 3.478 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[6]                 ; fpga_clk   ; 3.504 ; 3.504 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_1[*]                  ; fpga_clk   ; 4.269 ; 4.269 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[0]                 ; fpga_clk   ; 3.974 ; 3.974 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[1]                 ; fpga_clk   ; 3.748 ; 3.748 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[2]                 ; fpga_clk   ; 4.051 ; 4.051 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[3]                 ; fpga_clk   ; 3.953 ; 3.953 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[4]                 ; fpga_clk   ; 3.952 ; 3.952 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[5]                 ; fpga_clk   ; 4.269 ; 4.269 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[6]                 ; fpga_clk   ; 4.113 ; 4.113 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_2[*]                  ; fpga_clk   ; 3.977 ; 3.977 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[0]                 ; fpga_clk   ; 3.590 ; 3.590 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[1]                 ; fpga_clk   ; 3.530 ; 3.530 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[2]                 ; fpga_clk   ; 3.977 ; 3.977 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[3]                 ; fpga_clk   ; 3.190 ; 3.190 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[4]                 ; fpga_clk   ; 3.291 ; 3.291 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[5]                 ; fpga_clk   ; 3.174 ; 3.174 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[6]                 ; fpga_clk   ; 3.137 ; 3.137 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_3[*]                  ; fpga_clk   ; 4.234 ; 4.234 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[0]                 ; fpga_clk   ; 4.065 ; 4.065 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[1]                 ; fpga_clk   ; 3.625 ; 3.625 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[2]                 ; fpga_clk   ; 3.874 ; 3.874 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[3]                 ; fpga_clk   ; 4.133 ; 4.133 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[4]                 ; fpga_clk   ; 3.740 ; 3.740 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[5]                 ; fpga_clk   ; 4.234 ; 4.234 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[6]                 ; fpga_clk   ; 3.637 ; 3.637 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_4[*]                  ; fpga_clk   ; 3.720 ; 3.720 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[0]                 ; fpga_clk   ; 3.431 ; 3.431 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[1]                 ; fpga_clk   ; 3.567 ; 3.567 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[2]                 ; fpga_clk   ; 3.384 ; 3.384 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[3]                 ; fpga_clk   ; 3.562 ; 3.562 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[4]                 ; fpga_clk   ; 3.720 ; 3.720 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[5]                 ; fpga_clk   ; 3.601 ; 3.601 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[6]                 ; fpga_clk   ; 3.397 ; 3.397 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_5[*]                  ; fpga_clk   ; 3.483 ; 3.483 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[0]                 ; fpga_clk   ; 3.148 ; 3.148 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[1]                 ; fpga_clk   ; 3.366 ; 3.366 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[2]                 ; fpga_clk   ; 3.431 ; 3.431 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[3]                 ; fpga_clk   ; 3.483 ; 3.483 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[4]                 ; fpga_clk   ; 3.287 ; 3.287 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[5]                 ; fpga_clk   ; 3.387 ; 3.387 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[6]                 ; fpga_clk   ; 3.397 ; 3.397 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_6[*]                  ; fpga_clk   ; 3.248 ; 3.248 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[0]                 ; fpga_clk   ; 3.044 ; 3.044 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[1]                 ; fpga_clk   ; 3.242 ; 3.242 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[2]                 ; fpga_clk   ; 3.248 ; 3.248 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[3]                 ; fpga_clk   ; 3.079 ; 3.079 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[4]                 ; fpga_clk   ; 3.145 ; 3.145 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[5]                 ; fpga_clk   ; 3.216 ; 3.216 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[6]                 ; fpga_clk   ; 3.054 ; 3.054 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_7[*]                  ; fpga_clk   ; 3.402 ; 3.402 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[0]                 ; fpga_clk   ; 3.402 ; 3.402 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[1]                 ; fpga_clk   ; 3.388 ; 3.388 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[2]                 ; fpga_clk   ; 3.251 ; 3.251 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[3]                 ; fpga_clk   ; 3.138 ; 3.138 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[4]                 ; fpga_clk   ; 3.247 ; 3.247 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[5]                 ; fpga_clk   ; 3.260 ; 3.260 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[6]                 ; fpga_clk   ; 3.261 ; 3.261 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_disp_active           ; fpga_clk   ; 3.619 ; 3.619 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken         ; fpga_clk   ; 2.662 ; 2.662 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken         ; fpga_clk   ; 2.663 ; 2.663 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_image_tx_en           ; fpga_clk   ; 4.040 ; 4.040 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Y_active ; fpga_clk   ; 3.088 ; 3.088 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Z_active ; fpga_clk   ; 3.377 ; 3.377 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_trig     ; fpga_clk   ; 3.036 ; 3.036 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc           ; fpga_clk   ; 3.632 ; 3.632 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out           ; fpga_clk   ; 3.030 ; 3.030 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; BLUE[*]                   ; fpga_clk   ; 2.453 ; 2.453 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[2]                  ; fpga_clk   ; 2.316 ; 2.316 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[3]                  ; fpga_clk   ; 2.297 ; 2.297 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[4]                  ; fpga_clk   ; 2.373 ; 2.373 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[5]                  ; fpga_clk   ; 2.453 ; 2.453 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[6]                  ; fpga_clk   ; 2.448 ; 2.448 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[7]                  ; fpga_clk   ; 2.340 ; 2.340 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[8]                  ; fpga_clk   ; 2.427 ; 2.427 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[9]                  ; fpga_clk   ; 2.432 ; 2.432 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; GREEN[*]                  ; fpga_clk   ; 2.314 ; 2.314 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[2]                 ; fpga_clk   ; 2.303 ; 2.303 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[3]                 ; fpga_clk   ; 2.314 ; 2.314 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[4]                 ; fpga_clk   ; 2.216 ; 2.216 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[5]                 ; fpga_clk   ; 2.217 ; 2.217 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[6]                 ; fpga_clk   ; 2.181 ; 2.181 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[7]                 ; fpga_clk   ; 2.297 ; 2.297 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[8]                 ; fpga_clk   ; 2.206 ; 2.206 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[9]                 ; fpga_clk   ; 2.209 ; 2.209 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; LEDG3                     ; fpga_clk   ; 3.009 ; 3.009 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; RED[*]                    ; fpga_clk   ; 2.480 ; 2.480 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[2]                   ; fpga_clk   ; 2.480 ; 2.480 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[3]                   ; fpga_clk   ; 2.472 ; 2.472 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[4]                   ; fpga_clk   ; 2.411 ; 2.411 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[5]                   ; fpga_clk   ; 2.411 ; 2.411 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[6]                   ; fpga_clk   ; 2.399 ; 2.399 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[7]                   ; fpga_clk   ; 2.415 ; 2.415 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[8]                   ; fpga_clk   ; 2.289 ; 2.289 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[9]                   ; fpga_clk   ; 2.299 ; 2.299 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank                     ; fpga_clk   ; 2.560 ; 2.560 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ; 1.474 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync                     ; fpga_clk   ; 2.719 ; 2.719 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync                     ; fpga_clk   ; 2.559 ; 2.559 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ;       ; 1.474 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; DRAM_CLK                  ; fpga_clk   ; 0.154 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG1                     ; fpga_clk   ; 3.243 ; 3.243 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank        ; fpga_clk   ; 3.075 ; 3.075 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank        ; fpga_clk   ; 2.828 ; 2.828 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_val           ; fpga_clk   ; 2.927 ; 2.927 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active          ; fpga_clk   ; 3.752 ; 3.752 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_wr_bank_val           ; fpga_clk   ; 2.927 ; 2.927 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]              ; fpga_clk   ; 2.316 ; 2.316 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]             ; fpga_clk   ; 2.496 ; 2.496 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]             ; fpga_clk   ; 2.479 ; 2.479 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]             ; fpga_clk   ; 2.522 ; 2.522 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]             ; fpga_clk   ; 2.621 ; 2.621 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]             ; fpga_clk   ; 2.546 ; 2.546 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]             ; fpga_clk   ; 2.316 ; 2.316 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]             ; fpga_clk   ; 2.665 ; 2.665 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]             ; fpga_clk   ; 2.572 ; 2.572 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]             ; fpga_clk   ; 2.692 ; 2.692 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]             ; fpga_clk   ; 2.784 ; 2.784 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]            ; fpga_clk   ; 2.546 ; 2.546 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]            ; fpga_clk   ; 2.673 ; 2.673 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]              ; fpga_clk   ; 2.840 ; 2.840 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]             ; fpga_clk   ; 2.858 ; 2.858 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]             ; fpga_clk   ; 2.840 ; 2.840 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n                ; fpga_clk   ; 2.853 ; 2.853 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]                ; fpga_clk   ; 2.437 ; 2.437 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]               ; fpga_clk   ; 2.449 ; 2.449 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]               ; fpga_clk   ; 2.483 ; 2.483 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]               ; fpga_clk   ; 2.444 ; 2.444 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]               ; fpga_clk   ; 2.460 ; 2.460 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]               ; fpga_clk   ; 2.446 ; 2.446 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]               ; fpga_clk   ; 2.464 ; 2.464 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]               ; fpga_clk   ; 2.479 ; 2.479 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]               ; fpga_clk   ; 2.491 ; 2.491 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]               ; fpga_clk   ; 2.437 ; 2.437 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]               ; fpga_clk   ; 2.489 ; 2.489 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]              ; fpga_clk   ; 2.649 ; 2.649 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]              ; fpga_clk   ; 2.621 ; 2.621 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]              ; fpga_clk   ; 2.644 ; 2.644 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]              ; fpga_clk   ; 2.629 ; 2.629 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]              ; fpga_clk   ; 2.635 ; 2.635 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]              ; fpga_clk   ; 2.619 ; 2.619 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm                 ; fpga_clk   ; 2.868 ; 2.868 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n                ; fpga_clk   ; 2.733 ; 2.733 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm                 ; fpga_clk   ; 2.828 ; 2.828 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n                 ; fpga_clk   ; 2.868 ; 2.868 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK                  ; fpga_clk   ;       ; 0.154 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG2                     ; fpga_clk   ; 3.226 ; 3.226 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_0[*]                  ; fpga_clk   ; 3.185 ; 3.185 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[0]                 ; fpga_clk   ; 3.185 ; 3.185 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[1]                 ; fpga_clk   ; 3.187 ; 3.187 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[2]                 ; fpga_clk   ; 3.194 ; 3.194 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[3]                 ; fpga_clk   ; 3.190 ; 3.190 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[4]                 ; fpga_clk   ; 3.290 ; 3.290 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[5]                 ; fpga_clk   ; 3.287 ; 3.287 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[6]                 ; fpga_clk   ; 3.314 ; 3.314 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_1[*]                  ; fpga_clk   ; 3.684 ; 3.684 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[0]                 ; fpga_clk   ; 3.888 ; 3.888 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[1]                 ; fpga_clk   ; 3.684 ; 3.684 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[2]                 ; fpga_clk   ; 3.980 ; 3.980 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[3]                 ; fpga_clk   ; 3.861 ; 3.861 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[4]                 ; fpga_clk   ; 3.868 ; 3.868 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[5]                 ; fpga_clk   ; 4.182 ; 4.182 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[6]                 ; fpga_clk   ; 4.046 ; 4.046 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_2[*]                  ; fpga_clk   ; 2.959 ; 2.959 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[0]                 ; fpga_clk   ; 3.095 ; 3.095 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[1]                 ; fpga_clk   ; 3.037 ; 3.037 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[2]                 ; fpga_clk   ; 3.489 ; 3.489 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[3]                 ; fpga_clk   ; 3.012 ; 3.012 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[4]                 ; fpga_clk   ; 3.026 ; 3.026 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[5]                 ; fpga_clk   ; 3.001 ; 3.001 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[6]                 ; fpga_clk   ; 2.959 ; 2.959 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_3[*]                  ; fpga_clk   ; 3.009 ; 3.009 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[0]                 ; fpga_clk   ; 3.521 ; 3.521 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[1]                 ; fpga_clk   ; 3.009 ; 3.009 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[2]                 ; fpga_clk   ; 3.333 ; 3.333 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[3]                 ; fpga_clk   ; 3.594 ; 3.594 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[4]                 ; fpga_clk   ; 3.396 ; 3.396 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[5]                 ; fpga_clk   ; 3.698 ; 3.698 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[6]                 ; fpga_clk   ; 3.277 ; 3.277 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_4[*]                  ; fpga_clk   ; 3.127 ; 3.127 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[0]                 ; fpga_clk   ; 3.180 ; 3.180 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[1]                 ; fpga_clk   ; 3.314 ; 3.314 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[2]                 ; fpga_clk   ; 3.127 ; 3.127 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[3]                 ; fpga_clk   ; 3.306 ; 3.306 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[4]                 ; fpga_clk   ; 3.456 ; 3.456 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[5]                 ; fpga_clk   ; 3.339 ; 3.339 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[6]                 ; fpga_clk   ; 3.138 ; 3.138 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_5[*]                  ; fpga_clk   ; 3.074 ; 3.074 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[0]                 ; fpga_clk   ; 3.074 ; 3.074 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[1]                 ; fpga_clk   ; 3.280 ; 3.280 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[2]                 ; fpga_clk   ; 3.351 ; 3.351 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[3]                 ; fpga_clk   ; 3.398 ; 3.398 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[4]                 ; fpga_clk   ; 3.211 ; 3.211 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[5]                 ; fpga_clk   ; 3.311 ; 3.311 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[6]                 ; fpga_clk   ; 3.318 ; 3.318 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_6[*]                  ; fpga_clk   ; 2.680 ; 2.680 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[0]                 ; fpga_clk   ; 2.680 ; 2.680 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[1]                 ; fpga_clk   ; 2.877 ; 2.877 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[2]                 ; fpga_clk   ; 2.886 ; 2.886 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[3]                 ; fpga_clk   ; 2.715 ; 2.715 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[4]                 ; fpga_clk   ; 2.771 ; 2.771 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[5]                 ; fpga_clk   ; 2.852 ; 2.852 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[6]                 ; fpga_clk   ; 2.688 ; 2.688 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_7[*]                  ; fpga_clk   ; 2.918 ; 2.918 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[0]                 ; fpga_clk   ; 3.182 ; 3.182 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[1]                 ; fpga_clk   ; 3.168 ; 3.168 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[2]                 ; fpga_clk   ; 3.031 ; 3.031 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[3]                 ; fpga_clk   ; 2.918 ; 2.918 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[4]                 ; fpga_clk   ; 3.029 ; 3.029 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[5]                 ; fpga_clk   ; 3.040 ; 3.040 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[6]                 ; fpga_clk   ; 3.041 ; 3.041 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_disp_active           ; fpga_clk   ; 3.619 ; 3.619 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken         ; fpga_clk   ; 2.662 ; 2.662 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken         ; fpga_clk   ; 2.663 ; 2.663 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_image_tx_en           ; fpga_clk   ; 4.040 ; 4.040 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Y_active ; fpga_clk   ; 3.088 ; 3.088 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Z_active ; fpga_clk   ; 3.207 ; 3.207 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_trig     ; fpga_clk   ; 3.036 ; 3.036 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc           ; fpga_clk   ; 3.594 ; 3.594 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out           ; fpga_clk   ; 3.030 ; 3.030 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; BLUE[*]                   ; fpga_clk   ; 2.297 ; 2.297 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[2]                  ; fpga_clk   ; 2.316 ; 2.316 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[3]                  ; fpga_clk   ; 2.297 ; 2.297 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[4]                  ; fpga_clk   ; 2.373 ; 2.373 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[5]                  ; fpga_clk   ; 2.453 ; 2.453 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[6]                  ; fpga_clk   ; 2.448 ; 2.448 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[7]                  ; fpga_clk   ; 2.340 ; 2.340 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[8]                  ; fpga_clk   ; 2.427 ; 2.427 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[9]                  ; fpga_clk   ; 2.432 ; 2.432 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; GREEN[*]                  ; fpga_clk   ; 2.181 ; 2.181 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[2]                 ; fpga_clk   ; 2.303 ; 2.303 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[3]                 ; fpga_clk   ; 2.314 ; 2.314 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[4]                 ; fpga_clk   ; 2.216 ; 2.216 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[5]                 ; fpga_clk   ; 2.217 ; 2.217 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[6]                 ; fpga_clk   ; 2.181 ; 2.181 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[7]                 ; fpga_clk   ; 2.297 ; 2.297 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[8]                 ; fpga_clk   ; 2.206 ; 2.206 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[9]                 ; fpga_clk   ; 2.209 ; 2.209 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; LEDG3                     ; fpga_clk   ; 3.009 ; 3.009 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; RED[*]                    ; fpga_clk   ; 2.289 ; 2.289 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[2]                   ; fpga_clk   ; 2.480 ; 2.480 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[3]                   ; fpga_clk   ; 2.472 ; 2.472 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[4]                   ; fpga_clk   ; 2.411 ; 2.411 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[5]                   ; fpga_clk   ; 2.411 ; 2.411 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[6]                   ; fpga_clk   ; 2.399 ; 2.399 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[7]                   ; fpga_clk   ; 2.415 ; 2.415 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[8]                   ; fpga_clk   ; 2.289 ; 2.289 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[9]                   ; fpga_clk   ; 2.299 ; 2.299 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank                     ; fpga_clk   ; 2.560 ; 2.560 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ; 1.474 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync                     ; fpga_clk   ; 2.719 ; 2.719 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync                     ; fpga_clk   ; 2.559 ; 2.559 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ;       ; 1.474 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------+
; Propagation Delay                                                  ;
+------------------+-----------------+-------+-------+-------+-------+
; Input Port       ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------------+-----------------+-------+-------+-------+-------+
; dbg_img_tx_en_sw ; dbg_image_tx_en ; 4.457 ;       ;       ; 4.457 ;
; fpga_rst         ; LEDG0           ;       ; 5.611 ; 5.611 ;       ;
+------------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------------+
; Minimum Propagation Delay                                          ;
+------------------+-----------------+-------+-------+-------+-------+
; Input Port       ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------------+-----------------+-------+-------+-------+-------+
; dbg_img_tx_en_sw ; dbg_image_tx_en ; 4.457 ;       ;       ; 4.457 ;
; fpga_rst         ; LEDG0           ;       ; 5.611 ; 5.611 ;       ;
+------------------+-----------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 2.396 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.396 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.426 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.426 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 2.412 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 2.412 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 2.412 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 2.412 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.584 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.554 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.584 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.584 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.585 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.585 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.595 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.595 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 2.570 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 2.396 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.396 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.426 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.426 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 2.412 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 2.412 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 2.412 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 2.412 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.584 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.554 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.584 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.584 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.585 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.585 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.595 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.595 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 2.570 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                    ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 2.396     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.396     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.426     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.426     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 2.412     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 2.412     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 2.412     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 2.412     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.584     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.554     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.584     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.584     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.585     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.585     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.595     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.595     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 2.570     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 2.396     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.396     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.426     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.426     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 2.412     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 2.412     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 2.412     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 2.412     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.584     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.554     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.584     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.584     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.585     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.585     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.595     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.595     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 2.570     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                   ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                        ; -1.174  ; 0.215 ; -1.262   ; 0.586   ; 1.623               ;
;  fpga_clk                                               ; 18.913  ; 0.215 ; 17.832   ; 0.766   ; 9.000               ;
;  inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.723   ; 0.215 ; -1.142   ; 2.023   ; 1.623               ;
;  inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; -1.174  ; 0.215 ; -1.262   ; 0.776   ; 2.873               ;
;  inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 3.201   ; 0.215 ; 0.880    ; 0.586   ; 10.373              ;
; Design-wide TNS                                         ; -16.029 ; 0.0   ; -3.546   ; 0.0     ; 0.0                 ;
;  fpga_clk                                               ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000   ; 0.000 ; -2.284   ; 0.000   ; 0.000               ;
;  inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; -16.029 ; 0.000 ; -1.262   ; 0.000   ; 0.000               ;
;  inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+------------------+------------+-------+-------+------------+--------------------------------------------------------+
; fpga_rst         ; fpga_clk   ; 4.538 ; 4.538 ; Rise       ; fpga_clk                                               ;
; dram_dq[*]       ; fpga_clk   ; 6.494 ; 6.494 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]      ; fpga_clk   ; 6.228 ; 6.228 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]      ; fpga_clk   ; 6.370 ; 6.370 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]      ; fpga_clk   ; 6.272 ; 6.272 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]      ; fpga_clk   ; 6.408 ; 6.408 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]      ; fpga_clk   ; 6.133 ; 6.133 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]      ; fpga_clk   ; 6.197 ; 6.197 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]      ; fpga_clk   ; 6.200 ; 6.200 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]      ; fpga_clk   ; 6.371 ; 6.371 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]      ; fpga_clk   ; 6.322 ; 6.322 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]      ; fpga_clk   ; 6.396 ; 6.396 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]     ; fpga_clk   ; 6.223 ; 6.223 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]     ; fpga_clk   ; 6.440 ; 6.440 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]     ; fpga_clk   ; 6.483 ; 6.483 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]     ; fpga_clk   ; 6.451 ; 6.451 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]     ; fpga_clk   ; 6.343 ; 6.343 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]     ; fpga_clk   ; 6.494 ; 6.494 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_img_tx_en_sw ; fpga_clk   ; 4.564 ; 4.564 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trig_sw      ; fpga_clk   ; 3.375 ; 3.375 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trigger_in   ; fpga_clk   ; 7.765 ; 7.765 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_in   ; fpga_clk   ; 6.621 ; 6.621 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_img_tx_en_sw ; fpga_clk   ; 2.269 ; 2.269 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+------------------+------------+-------+-------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+------------------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+------------------+------------+--------+--------+------------+--------------------------------------------------------+
; fpga_rst         ; fpga_clk   ; -2.383 ; -2.383 ; Rise       ; fpga_clk                                               ;
; dram_dq[*]       ; fpga_clk   ; -3.523 ; -3.523 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]      ; fpga_clk   ; -3.581 ; -3.581 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]      ; fpga_clk   ; -3.682 ; -3.682 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]      ; fpga_clk   ; -3.607 ; -3.607 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]      ; fpga_clk   ; -3.696 ; -3.696 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]      ; fpga_clk   ; -3.523 ; -3.523 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]      ; fpga_clk   ; -3.568 ; -3.568 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]      ; fpga_clk   ; -3.551 ; -3.551 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]      ; fpga_clk   ; -3.671 ; -3.671 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]      ; fpga_clk   ; -3.623 ; -3.623 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]      ; fpga_clk   ; -3.687 ; -3.687 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]     ; fpga_clk   ; -3.579 ; -3.579 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]     ; fpga_clk   ; -3.720 ; -3.720 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]     ; fpga_clk   ; -3.685 ; -3.685 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]     ; fpga_clk   ; -3.733 ; -3.733 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]     ; fpga_clk   ; -3.662 ; -3.662 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]     ; fpga_clk   ; -3.688 ; -3.688 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_img_tx_en_sw ; fpga_clk   ; -1.891 ; -1.891 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trig_sw      ; fpga_clk   ; -1.564 ; -1.564 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trigger_in   ; fpga_clk   ; -4.269 ; -4.269 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_in   ; fpga_clk   ; -3.812 ; -3.812 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_img_tx_en_sw ; fpga_clk   ; -1.134 ; -1.134 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+------------------+------------+--------+--------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; DRAM_CLK                  ; fpga_clk   ; 0.868 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG1                     ; fpga_clk   ; 6.412 ; 6.412 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank        ; fpga_clk   ; 6.022 ; 6.022 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank        ; fpga_clk   ; 5.551 ; 5.551 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_val           ; fpga_clk   ; 5.719 ; 5.719 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active          ; fpga_clk   ; 8.345 ; 8.345 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_wr_bank_val           ; fpga_clk   ; 5.719 ; 5.719 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]              ; fpga_clk   ; 5.601 ; 5.601 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]             ; fpga_clk   ; 5.105 ; 5.105 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]             ; fpga_clk   ; 5.032 ; 5.032 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]             ; fpga_clk   ; 5.138 ; 5.138 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]             ; fpga_clk   ; 5.243 ; 5.243 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]             ; fpga_clk   ; 5.158 ; 5.158 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]             ; fpga_clk   ; 4.635 ; 4.635 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]             ; fpga_clk   ; 5.374 ; 5.374 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]             ; fpga_clk   ; 5.181 ; 5.181 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]             ; fpga_clk   ; 5.473 ; 5.473 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]             ; fpga_clk   ; 5.601 ; 5.601 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]            ; fpga_clk   ; 5.165 ; 5.165 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]            ; fpga_clk   ; 5.451 ; 5.451 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]              ; fpga_clk   ; 5.791 ; 5.791 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]             ; fpga_clk   ; 5.791 ; 5.791 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]             ; fpga_clk   ; 5.762 ; 5.762 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n                ; fpga_clk   ; 5.757 ; 5.757 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]                ; fpga_clk   ; 5.340 ; 5.340 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]               ; fpga_clk   ; 4.968 ; 4.968 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]               ; fpga_clk   ; 5.004 ; 5.004 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]               ; fpga_clk   ; 4.945 ; 4.945 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]               ; fpga_clk   ; 4.982 ; 4.982 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]               ; fpga_clk   ; 4.960 ; 4.960 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]               ; fpga_clk   ; 4.982 ; 4.982 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]               ; fpga_clk   ; 5.012 ; 5.012 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]               ; fpga_clk   ; 5.013 ; 5.013 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]               ; fpga_clk   ; 4.938 ; 4.938 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]               ; fpga_clk   ; 5.005 ; 5.005 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]              ; fpga_clk   ; 5.340 ; 5.340 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]              ; fpga_clk   ; 5.298 ; 5.298 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]              ; fpga_clk   ; 5.270 ; 5.270 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]              ; fpga_clk   ; 5.309 ; 5.309 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]              ; fpga_clk   ; 5.260 ; 5.260 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]              ; fpga_clk   ; 5.306 ; 5.306 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm                 ; fpga_clk   ; 5.770 ; 5.770 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n                ; fpga_clk   ; 5.515 ; 5.515 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm                 ; fpga_clk   ; 5.730 ; 5.730 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n                 ; fpga_clk   ; 5.757 ; 5.757 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK                  ; fpga_clk   ;       ; 0.868 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG2                     ; fpga_clk   ; 6.320 ; 6.320 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_0[*]                  ; fpga_clk   ; 7.083 ; 7.083 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[0]                 ; fpga_clk   ; 6.827 ; 6.827 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[1]                 ; fpga_clk   ; 6.787 ; 6.787 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[2]                 ; fpga_clk   ; 6.833 ; 6.833 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[3]                 ; fpga_clk   ; 6.842 ; 6.842 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[4]                 ; fpga_clk   ; 7.043 ; 7.043 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[5]                 ; fpga_clk   ; 7.059 ; 7.059 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[6]                 ; fpga_clk   ; 7.083 ; 7.083 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_1[*]                  ; fpga_clk   ; 8.819 ; 8.819 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[0]                 ; fpga_clk   ; 8.290 ; 8.290 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[1]                 ; fpga_clk   ; 7.744 ; 7.744 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[2]                 ; fpga_clk   ; 8.427 ; 8.427 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[3]                 ; fpga_clk   ; 8.256 ; 8.256 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[4]                 ; fpga_clk   ; 8.266 ; 8.266 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[5]                 ; fpga_clk   ; 8.819 ; 8.819 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[6]                 ; fpga_clk   ; 8.432 ; 8.432 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_2[*]                  ; fpga_clk   ; 8.264 ; 8.264 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[0]                 ; fpga_clk   ; 7.342 ; 7.342 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[1]                 ; fpga_clk   ; 7.174 ; 7.174 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[2]                 ; fpga_clk   ; 8.264 ; 8.264 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[3]                 ; fpga_clk   ; 6.400 ; 6.400 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[4]                 ; fpga_clk   ; 6.652 ; 6.652 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[5]                 ; fpga_clk   ; 6.436 ; 6.436 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[6]                 ; fpga_clk   ; 6.335 ; 6.335 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_3[*]                  ; fpga_clk   ; 8.787 ; 8.787 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[0]                 ; fpga_clk   ; 8.447 ; 8.447 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[1]                 ; fpga_clk   ; 7.486 ; 7.486 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[2]                 ; fpga_clk   ; 7.884 ; 7.884 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[3]                 ; fpga_clk   ; 8.509 ; 8.509 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[4]                 ; fpga_clk   ; 7.779 ; 7.779 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[5]                 ; fpga_clk   ; 8.787 ; 8.787 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[6]                 ; fpga_clk   ; 7.456 ; 7.456 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_4[*]                  ; fpga_clk   ; 7.641 ; 7.641 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[0]                 ; fpga_clk   ; 7.124 ; 7.124 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[1]                 ; fpga_clk   ; 7.345 ; 7.345 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[2]                 ; fpga_clk   ; 6.897 ; 6.897 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[3]                 ; fpga_clk   ; 7.419 ; 7.419 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[4]                 ; fpga_clk   ; 7.641 ; 7.641 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[5]                 ; fpga_clk   ; 7.462 ; 7.462 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[6]                 ; fpga_clk   ; 6.933 ; 6.933 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_5[*]                  ; fpga_clk   ; 7.170 ; 7.170 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[0]                 ; fpga_clk   ; 6.467 ; 6.467 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[1]                 ; fpga_clk   ; 6.957 ; 6.957 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[2]                 ; fpga_clk   ; 7.058 ; 7.058 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[3]                 ; fpga_clk   ; 7.170 ; 7.170 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[4]                 ; fpga_clk   ; 6.773 ; 6.773 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[5]                 ; fpga_clk   ; 7.038 ; 7.038 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[6]                 ; fpga_clk   ; 6.986 ; 6.986 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_6[*]                  ; fpga_clk   ; 6.661 ; 6.661 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[0]                 ; fpga_clk   ; 6.212 ; 6.212 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[1]                 ; fpga_clk   ; 6.639 ; 6.639 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[2]                 ; fpga_clk   ; 6.661 ; 6.661 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[3]                 ; fpga_clk   ; 6.257 ; 6.257 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[4]                 ; fpga_clk   ; 6.422 ; 6.422 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[5]                 ; fpga_clk   ; 6.627 ; 6.627 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[6]                 ; fpga_clk   ; 6.223 ; 6.223 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_7[*]                  ; fpga_clk   ; 7.088 ; 7.088 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[0]                 ; fpga_clk   ; 7.088 ; 7.088 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[1]                 ; fpga_clk   ; 7.060 ; 7.060 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[2]                 ; fpga_clk   ; 6.750 ; 6.750 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[3]                 ; fpga_clk   ; 6.488 ; 6.488 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[4]                 ; fpga_clk   ; 6.765 ; 6.765 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[5]                 ; fpga_clk   ; 6.780 ; 6.780 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[6]                 ; fpga_clk   ; 6.746 ; 6.746 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_disp_active           ; fpga_clk   ; 7.179 ; 7.179 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken         ; fpga_clk   ; 5.273 ; 5.273 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken         ; fpga_clk   ; 5.254 ; 5.254 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_image_tx_en           ; fpga_clk   ; 8.343 ; 8.343 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Y_active ; fpga_clk   ; 6.041 ; 6.041 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Z_active ; fpga_clk   ; 6.698 ; 6.698 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_trig     ; fpga_clk   ; 6.116 ; 6.116 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc           ; fpga_clk   ; 7.277 ; 7.277 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out           ; fpga_clk   ; 6.010 ; 6.010 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; BLUE[*]                   ; fpga_clk   ; 4.833 ; 4.833 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[2]                  ; fpga_clk   ; 4.581 ; 4.581 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[3]                  ; fpga_clk   ; 4.556 ; 4.556 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[4]                  ; fpga_clk   ; 4.631 ; 4.631 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[5]                  ; fpga_clk   ; 4.833 ; 4.833 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[6]                  ; fpga_clk   ; 4.833 ; 4.833 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[7]                  ; fpga_clk   ; 4.596 ; 4.596 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[8]                  ; fpga_clk   ; 4.807 ; 4.807 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[9]                  ; fpga_clk   ; 4.820 ; 4.820 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; GREEN[*]                  ; fpga_clk   ; 4.564 ; 4.564 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[2]                 ; fpga_clk   ; 4.547 ; 4.547 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[3]                 ; fpga_clk   ; 4.564 ; 4.564 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[4]                 ; fpga_clk   ; 4.343 ; 4.343 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[5]                 ; fpga_clk   ; 4.346 ; 4.346 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[6]                 ; fpga_clk   ; 4.313 ; 4.313 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[7]                 ; fpga_clk   ; 4.542 ; 4.542 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[8]                 ; fpga_clk   ; 4.327 ; 4.327 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[9]                 ; fpga_clk   ; 4.337 ; 4.337 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; LEDG3                     ; fpga_clk   ; 5.911 ; 5.911 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; RED[*]                    ; fpga_clk   ; 4.881 ; 4.881 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[2]                   ; fpga_clk   ; 4.881 ; 4.881 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[3]                   ; fpga_clk   ; 4.876 ; 4.876 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[4]                   ; fpga_clk   ; 4.786 ; 4.786 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[5]                   ; fpga_clk   ; 4.783 ; 4.783 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[6]                   ; fpga_clk   ; 4.773 ; 4.773 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[7]                   ; fpga_clk   ; 4.788 ; 4.788 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[8]                   ; fpga_clk   ; 4.537 ; 4.537 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[9]                   ; fpga_clk   ; 4.550 ; 4.550 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank                     ; fpga_clk   ; 5.086 ; 5.086 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ; 2.939 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync                     ; fpga_clk   ; 5.413 ; 5.413 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync                     ; fpga_clk   ; 5.097 ; 5.097 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ;       ; 2.939 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; DRAM_CLK                  ; fpga_clk   ; 0.154 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG1                     ; fpga_clk   ; 3.243 ; 3.243 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank        ; fpga_clk   ; 3.075 ; 3.075 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank        ; fpga_clk   ; 2.828 ; 2.828 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_val           ; fpga_clk   ; 2.927 ; 2.927 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active          ; fpga_clk   ; 3.752 ; 3.752 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_wr_bank_val           ; fpga_clk   ; 2.927 ; 2.927 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]              ; fpga_clk   ; 2.316 ; 2.316 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]             ; fpga_clk   ; 2.496 ; 2.496 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]             ; fpga_clk   ; 2.479 ; 2.479 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]             ; fpga_clk   ; 2.522 ; 2.522 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]             ; fpga_clk   ; 2.621 ; 2.621 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]             ; fpga_clk   ; 2.546 ; 2.546 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]             ; fpga_clk   ; 2.316 ; 2.316 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]             ; fpga_clk   ; 2.665 ; 2.665 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]             ; fpga_clk   ; 2.572 ; 2.572 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]             ; fpga_clk   ; 2.692 ; 2.692 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]             ; fpga_clk   ; 2.784 ; 2.784 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]            ; fpga_clk   ; 2.546 ; 2.546 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]            ; fpga_clk   ; 2.673 ; 2.673 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]              ; fpga_clk   ; 2.840 ; 2.840 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]             ; fpga_clk   ; 2.858 ; 2.858 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]             ; fpga_clk   ; 2.840 ; 2.840 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n                ; fpga_clk   ; 2.853 ; 2.853 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]                ; fpga_clk   ; 2.437 ; 2.437 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]               ; fpga_clk   ; 2.449 ; 2.449 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]               ; fpga_clk   ; 2.483 ; 2.483 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]               ; fpga_clk   ; 2.444 ; 2.444 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]               ; fpga_clk   ; 2.460 ; 2.460 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]               ; fpga_clk   ; 2.446 ; 2.446 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]               ; fpga_clk   ; 2.464 ; 2.464 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]               ; fpga_clk   ; 2.479 ; 2.479 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]               ; fpga_clk   ; 2.491 ; 2.491 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]               ; fpga_clk   ; 2.437 ; 2.437 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]               ; fpga_clk   ; 2.489 ; 2.489 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]              ; fpga_clk   ; 2.649 ; 2.649 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]              ; fpga_clk   ; 2.621 ; 2.621 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]              ; fpga_clk   ; 2.644 ; 2.644 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]              ; fpga_clk   ; 2.629 ; 2.629 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]              ; fpga_clk   ; 2.635 ; 2.635 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]              ; fpga_clk   ; 2.619 ; 2.619 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm                 ; fpga_clk   ; 2.868 ; 2.868 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n                ; fpga_clk   ; 2.733 ; 2.733 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm                 ; fpga_clk   ; 2.828 ; 2.828 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n                 ; fpga_clk   ; 2.868 ; 2.868 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK                  ; fpga_clk   ;       ; 0.154 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG2                     ; fpga_clk   ; 3.226 ; 3.226 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_0[*]                  ; fpga_clk   ; 3.185 ; 3.185 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[0]                 ; fpga_clk   ; 3.185 ; 3.185 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[1]                 ; fpga_clk   ; 3.187 ; 3.187 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[2]                 ; fpga_clk   ; 3.194 ; 3.194 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[3]                 ; fpga_clk   ; 3.190 ; 3.190 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[4]                 ; fpga_clk   ; 3.290 ; 3.290 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[5]                 ; fpga_clk   ; 3.287 ; 3.287 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[6]                 ; fpga_clk   ; 3.314 ; 3.314 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_1[*]                  ; fpga_clk   ; 3.684 ; 3.684 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[0]                 ; fpga_clk   ; 3.888 ; 3.888 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[1]                 ; fpga_clk   ; 3.684 ; 3.684 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[2]                 ; fpga_clk   ; 3.980 ; 3.980 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[3]                 ; fpga_clk   ; 3.861 ; 3.861 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[4]                 ; fpga_clk   ; 3.868 ; 3.868 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[5]                 ; fpga_clk   ; 4.182 ; 4.182 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[6]                 ; fpga_clk   ; 4.046 ; 4.046 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_2[*]                  ; fpga_clk   ; 2.959 ; 2.959 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[0]                 ; fpga_clk   ; 3.095 ; 3.095 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[1]                 ; fpga_clk   ; 3.037 ; 3.037 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[2]                 ; fpga_clk   ; 3.489 ; 3.489 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[3]                 ; fpga_clk   ; 3.012 ; 3.012 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[4]                 ; fpga_clk   ; 3.026 ; 3.026 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[5]                 ; fpga_clk   ; 3.001 ; 3.001 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[6]                 ; fpga_clk   ; 2.959 ; 2.959 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_3[*]                  ; fpga_clk   ; 3.009 ; 3.009 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[0]                 ; fpga_clk   ; 3.521 ; 3.521 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[1]                 ; fpga_clk   ; 3.009 ; 3.009 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[2]                 ; fpga_clk   ; 3.333 ; 3.333 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[3]                 ; fpga_clk   ; 3.594 ; 3.594 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[4]                 ; fpga_clk   ; 3.396 ; 3.396 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[5]                 ; fpga_clk   ; 3.698 ; 3.698 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[6]                 ; fpga_clk   ; 3.277 ; 3.277 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_4[*]                  ; fpga_clk   ; 3.127 ; 3.127 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[0]                 ; fpga_clk   ; 3.180 ; 3.180 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[1]                 ; fpga_clk   ; 3.314 ; 3.314 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[2]                 ; fpga_clk   ; 3.127 ; 3.127 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[3]                 ; fpga_clk   ; 3.306 ; 3.306 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[4]                 ; fpga_clk   ; 3.456 ; 3.456 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[5]                 ; fpga_clk   ; 3.339 ; 3.339 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[6]                 ; fpga_clk   ; 3.138 ; 3.138 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_5[*]                  ; fpga_clk   ; 3.074 ; 3.074 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[0]                 ; fpga_clk   ; 3.074 ; 3.074 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[1]                 ; fpga_clk   ; 3.280 ; 3.280 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[2]                 ; fpga_clk   ; 3.351 ; 3.351 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[3]                 ; fpga_clk   ; 3.398 ; 3.398 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[4]                 ; fpga_clk   ; 3.211 ; 3.211 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[5]                 ; fpga_clk   ; 3.311 ; 3.311 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[6]                 ; fpga_clk   ; 3.318 ; 3.318 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_6[*]                  ; fpga_clk   ; 2.680 ; 2.680 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[0]                 ; fpga_clk   ; 2.680 ; 2.680 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[1]                 ; fpga_clk   ; 2.877 ; 2.877 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[2]                 ; fpga_clk   ; 2.886 ; 2.886 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[3]                 ; fpga_clk   ; 2.715 ; 2.715 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[4]                 ; fpga_clk   ; 2.771 ; 2.771 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[5]                 ; fpga_clk   ; 2.852 ; 2.852 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[6]                 ; fpga_clk   ; 2.688 ; 2.688 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_7[*]                  ; fpga_clk   ; 2.918 ; 2.918 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[0]                 ; fpga_clk   ; 3.182 ; 3.182 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[1]                 ; fpga_clk   ; 3.168 ; 3.168 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[2]                 ; fpga_clk   ; 3.031 ; 3.031 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[3]                 ; fpga_clk   ; 2.918 ; 2.918 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[4]                 ; fpga_clk   ; 3.029 ; 3.029 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[5]                 ; fpga_clk   ; 3.040 ; 3.040 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[6]                 ; fpga_clk   ; 3.041 ; 3.041 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_disp_active           ; fpga_clk   ; 3.619 ; 3.619 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken         ; fpga_clk   ; 2.662 ; 2.662 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken         ; fpga_clk   ; 2.663 ; 2.663 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_image_tx_en           ; fpga_clk   ; 4.040 ; 4.040 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Y_active ; fpga_clk   ; 3.088 ; 3.088 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Z_active ; fpga_clk   ; 3.207 ; 3.207 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_trig     ; fpga_clk   ; 3.036 ; 3.036 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc           ; fpga_clk   ; 3.594 ; 3.594 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out           ; fpga_clk   ; 3.030 ; 3.030 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; BLUE[*]                   ; fpga_clk   ; 2.297 ; 2.297 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[2]                  ; fpga_clk   ; 2.316 ; 2.316 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[3]                  ; fpga_clk   ; 2.297 ; 2.297 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[4]                  ; fpga_clk   ; 2.373 ; 2.373 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[5]                  ; fpga_clk   ; 2.453 ; 2.453 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[6]                  ; fpga_clk   ; 2.448 ; 2.448 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[7]                  ; fpga_clk   ; 2.340 ; 2.340 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[8]                  ; fpga_clk   ; 2.427 ; 2.427 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[9]                  ; fpga_clk   ; 2.432 ; 2.432 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; GREEN[*]                  ; fpga_clk   ; 2.181 ; 2.181 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[2]                 ; fpga_clk   ; 2.303 ; 2.303 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[3]                 ; fpga_clk   ; 2.314 ; 2.314 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[4]                 ; fpga_clk   ; 2.216 ; 2.216 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[5]                 ; fpga_clk   ; 2.217 ; 2.217 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[6]                 ; fpga_clk   ; 2.181 ; 2.181 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[7]                 ; fpga_clk   ; 2.297 ; 2.297 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[8]                 ; fpga_clk   ; 2.206 ; 2.206 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[9]                 ; fpga_clk   ; 2.209 ; 2.209 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; LEDG3                     ; fpga_clk   ; 3.009 ; 3.009 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; RED[*]                    ; fpga_clk   ; 2.289 ; 2.289 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[2]                   ; fpga_clk   ; 2.480 ; 2.480 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[3]                   ; fpga_clk   ; 2.472 ; 2.472 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[4]                   ; fpga_clk   ; 2.411 ; 2.411 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[5]                   ; fpga_clk   ; 2.411 ; 2.411 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[6]                   ; fpga_clk   ; 2.399 ; 2.399 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[7]                   ; fpga_clk   ; 2.415 ; 2.415 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[8]                   ; fpga_clk   ; 2.289 ; 2.289 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[9]                   ; fpga_clk   ; 2.299 ; 2.299 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank                     ; fpga_clk   ; 2.560 ; 2.560 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ; 1.474 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync                     ; fpga_clk   ; 2.719 ; 2.719 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync                     ; fpga_clk   ; 2.559 ; 2.559 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ;       ; 1.474 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------+
; Progagation Delay                                                  ;
+------------------+-----------------+-------+-------+-------+-------+
; Input Port       ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------------+-----------------+-------+-------+-------+-------+
; dbg_img_tx_en_sw ; dbg_image_tx_en ; 8.813 ;       ;       ; 8.813 ;
; fpga_rst         ; LEDG0           ;       ; 9.743 ; 9.743 ;       ;
+------------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------------+
; Minimum Progagation Delay                                          ;
+------------------+-----------------+-------+-------+-------+-------+
; Input Port       ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------------+-----------------+-------+-------+-------+-------+
; dbg_img_tx_en_sw ; dbg_image_tx_en ; 4.457 ;       ;       ; 4.457 ;
; fpga_rst         ; LEDG0           ;       ; 5.611 ; 5.611 ;       ;
+------------------+-----------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                               ; fpga_clk                                               ; 18       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 13038    ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 69       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 6        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 442699   ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 52       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 16       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 8978     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                               ; fpga_clk                                               ; 18       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 13038    ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 69       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 6        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 442699   ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 52       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 16       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 8978     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                          ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                               ; fpga_clk                                               ; 8        ; 0        ; 0        ; 0        ;
; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 552      ; 0        ; 0        ; 0        ;
; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2022     ; 0        ; 0        ; 0        ;
; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 124      ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 193      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                           ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                               ; fpga_clk                                               ; 8        ; 0        ; 0        ; 0        ;
; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 552      ; 0        ; 0        ; 0        ;
; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2022     ; 0        ; 0        ; 0        ;
; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 124      ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 193      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 31    ; 31   ;
; Unconstrained Output Ports      ; 138   ; 138  ;
; Unconstrained Output Port Paths ; 330   ; 330  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Sat Jun 01 18:17:43 2013
Info: Command: quartus_sta img_man_MDS -c img_man_MDS
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_k3n1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe22|dffe23a* 
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]} -divide_by 3 -multiply_by 8 -duty_cycle 50.00 -name {inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]} {inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]} {inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]} {inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]}
Warning (332153): Family doesn't support jitter analysis.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.174
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.174       -16.029 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     0.723         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     3.201         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    18.913         0.000 fpga_clk 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 fpga_clk 
    Info (332119):     0.391         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.391         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     0.391         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is -1.262
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.262        -1.262 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):    -1.142        -2.284 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.880         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    17.832         0.000 fpga_clk 
Info (332146): Worst-case removal slack is 1.040
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.040         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):     1.427         0.000 fpga_clk 
    Info (332119):     1.462         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     3.412         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 1.623
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.623         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     2.873         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     9.000         0.000 fpga_clk 
    Info (332119):    10.373         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 1.655
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.655         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     1.730         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     4.163         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    19.464         0.000 fpga_clk 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 fpga_clk 
    Info (332119):     0.215         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     0.215         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 0.195
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.195         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.338         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     2.608         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    18.913         0.000 fpga_clk 
Info (332146): Worst-case removal slack is 0.586
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.586         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):     0.766         0.000 fpga_clk 
    Info (332119):     0.776         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     2.023         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 1.623
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.623         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     2.873         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     9.000         0.000 fpga_clk 
    Info (332119):    10.373         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 516 megabytes
    Info: Processing ended: Sat Jun 01 18:18:08 2013
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:03


