`define UD #1

module dis_shake(
     
     input clkin,
     
     input key_in,
     output key_value,
     output [15:0] tout
     );

// inner signal
reg [1:0] key_in_r;
wire pp;
reg [19:0] cnt_base;
reg key_value_r;

//内部信号
always @(posedge clkin)
    key_in_r<= `UD {key_in_r[0],key_in};

// 检测有输入有没有变化
assign pp = key_in_r[0]^key_in_r[1]; 

//延迟计数器
always @（posedge clkin)
    if(pp==1'b1)
       cnt_base <= `UD 20'd0;
    else
       cnt_base <= `UD cnt_base + 1;

//输出
always @(posedge clkin)
   if(cnt_base==20'hf_ffff)
        key_value_r <= `UD key_in_r[0];

assign key_value = key_value_r;
endmodule