// Seed: 3987148808
module module_0 (
    input wand id_0,
    output tri id_1,
    output tri0 id_2,
    input wire id_3,
    output uwire id_4,
    input supply1 id_5,
    input tri id_6,
    output supply1 id_7
);
  assign module_1.id_1 = 0;
  assign id_7 = id_3 == -1;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    output logic id_2
);
  parameter id_4 = 1;
  assign id_2 = 1 | id_4 + -1;
  assign id_2 = id_1;
  assign id_2 = {1{id_1}};
  assign {-1, id_1} = id_4;
  always id_2 = #1 -1;
  wire  id_5;
  logic id_6;
  ;
  wire id_7 = id_1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0
  );
  wire id_8;
  parameter id_9 = !id_4;
  assign id_2 = -1;
endmodule
