

================================================================
== Vitis HLS Report for 'queries_search_Pipeline_VITIS_LOOP_27_2'
================================================================
* Date:           Mon May 12 15:49:19 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        queries_search
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.385 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3002|     3002|  15.010 us|  15.010 us|  3002|  3002|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_2  |     3000|     3000|         2|          1|          1|  3000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      143|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|      125|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      125|      206|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |            Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U4  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                           |                             |        0|   0|  0|   0|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |t_fu_119_p2            |         +|   0|  0|  19|          12|           1|
    |and_ln29_1_fu_200_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln29_fu_194_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln27_fu_113_p2    |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln29_2_fu_176_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln29_3_fu_182_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln29_fu_138_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln29_1_fu_188_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln29_fu_172_p2      |        or|   0|  0|   2|           1|           1|
    |min_dist_1_fu_206_p3   |    select|   0|  0|  32|           1|          32|
    |min_index_4_fu_212_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 143|          70|          88|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |   9|          2|    1|          2|
    |ap_sig_allocacmp_min_dist_load  |   9|          2|   32|         64|
    |min_dist_fu_54                  |   9|          2|   32|         64|
    |min_index_1_fu_62               |   9|          2|   12|         24|
    |min_index_fu_58                 |   9|          2|   32|         64|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  63|         14|  111|        222|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |icmp_ln29_reg_287        |   1|   0|    1|          0|
    |min_dist_fu_54           |  32|   0|   32|          0|
    |min_dist_load_reg_280    |  32|   0|   32|          0|
    |min_index_1_fu_62        |  12|   0|   12|          0|
    |min_index_fu_58          |  32|   0|   32|          0|
    |t_1_reg_272              |  12|   0|   12|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 125|   0|  125|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  queries_search_Pipeline_VITIS_LOOP_27_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  queries_search_Pipeline_VITIS_LOOP_27_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  queries_search_Pipeline_VITIS_LOOP_27_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  queries_search_Pipeline_VITIS_LOOP_27_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  queries_search_Pipeline_VITIS_LOOP_27_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  queries_search_Pipeline_VITIS_LOOP_27_2|  return value|
|bitcast_ln29          |   in|   31|     ap_none|                             bitcast_ln29|        scalar|
|icmp_ln29_1           |   in|    1|     ap_none|                              icmp_ln29_1|        scalar|
|dist_reload           |   in|   32|     ap_none|                              dist_reload|        scalar|
|min_index_out         |  out|   32|      ap_vld|                            min_index_out|       pointer|
|min_index_out_ap_vld  |  out|    1|      ap_vld|                            min_index_out|       pointer|
+----------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%min_dist = alloca i32 1"   --->   Operation 5 'alloca' 'min_dist' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%min_index = alloca i32 1"   --->   Operation 6 'alloca' 'min_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%min_index_1 = alloca i32 1"   --->   Operation 7 'alloca' 'min_index_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%dist_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dist_reload"   --->   Operation 8 'read' 'dist_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%icmp_ln29_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln29_1"   --->   Operation 9 'read' 'icmp_ln29_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%bitcast_ln29_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %bitcast_ln29"   --->   Operation 10 'read' 'bitcast_ln29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i12 0, i12 %min_index_1"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %min_index"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 3.40282e+38, i32 %min_dist"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.64>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%t_1 = load i12 %min_index_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:27]   --->   Operation 15 'load' 't_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.62ns)   --->   "%icmp_ln27 = icmp_eq  i12 %t_1, i12 3000" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:27]   --->   Operation 17 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3000, i64 3000, i64 3000"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.74ns)   --->   "%t = add i12 %t_1, i12 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:27]   --->   Operation 19 'add' 't' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.body4.split, void %for.inc7.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:27]   --->   Operation 20 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%min_dist_load = load i32 %min_dist" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 21 'load' 'min_dist_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %bitcast_ln29_read, i32 23, i32 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 22 'partselect' 'tmp' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.58ns)   --->   "%icmp_ln29 = icmp_ne  i8 %tmp, i8 255" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 23 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [2/2] (1.64ns)   --->   "%tmp_2 = fcmp_olt  i32 %dist_reload_read, i32 %min_dist_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 24 'fcmp' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln27 = store i12 %t, i12 %min_index_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:27]   --->   Operation 25 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%min_index_load = load i32 %min_index"   --->   Operation 44 'load' 'min_index_load' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %min_index_out, i32 %min_index_load"   --->   Operation 45 'write' 'write_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.38>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%min_index_load_1 = load i32 %min_index" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 26 'load' 'min_index_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%t_2_cast = zext i12 %t_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:27]   --->   Operation 27 'zext' 't_2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:24]   --->   Operation 28 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast i32 %min_dist_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 29 'bitcast' 'bitcast_ln29_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln29_1, i32 23, i32 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 30 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %bitcast_ln29_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 31 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%or_ln29 = or i1 %icmp_ln29_1_read, i1 %icmp_ln29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 32 'or' 'or_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.58ns)   --->   "%icmp_ln29_2 = icmp_ne  i8 %tmp_1, i8 255" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 33 'icmp' 'icmp_ln29_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.75ns)   --->   "%icmp_ln29_3 = icmp_eq  i23 %trunc_ln29, i23 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 34 'icmp' 'icmp_ln29_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%or_ln29_1 = or i1 %icmp_ln29_3, i1 %icmp_ln29_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 35 'or' 'or_ln29_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/2] (1.64ns)   --->   "%tmp_2 = fcmp_olt  i32 %dist_reload_read, i32 %min_dist_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 36 'fcmp' 'tmp_2' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%and_ln29 = and i1 %tmp_2, i1 %or_ln29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 37 'and' 'and_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln29_1 = and i1 %and_ln29, i1 %or_ln29_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 38 'and' 'and_ln29_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.22ns)   --->   "%min_dist_1 = select i1 %and_ln29_1, i32 %dist_reload_read, i32 %min_dist_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 39 'select' 'min_dist_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.22ns)   --->   "%min_index_4 = select i1 %and_ln29_1, i32 %t_2_cast, i32 %min_index_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 40 'select' 'min_index_4' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln27 = store i32 %min_index_4, i32 %min_index" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:27]   --->   Operation 41 'store' 'store_ln27' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln27 = store i32 %min_dist_1, i32 %min_dist" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:27]   --->   Operation 42 'store' 'store_ln27' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.body4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:27]   --->   Operation 43 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bitcast_ln29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln29_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dist_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_index_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
min_dist          (alloca           ) [ 0111]
min_index         (alloca           ) [ 0111]
min_index_1       (alloca           ) [ 0110]
dist_reload_read  (read             ) [ 0111]
icmp_ln29_1_read  (read             ) [ 0111]
bitcast_ln29_read (read             ) [ 0110]
store_ln0         (store            ) [ 0000]
store_ln0         (store            ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
t_1               (load             ) [ 0101]
specpipeline_ln0  (specpipeline     ) [ 0000]
icmp_ln27         (icmp             ) [ 0110]
empty             (speclooptripcount) [ 0000]
t                 (add              ) [ 0000]
br_ln27           (br               ) [ 0000]
min_dist_load     (load             ) [ 0101]
tmp               (partselect       ) [ 0000]
icmp_ln29         (icmp             ) [ 0101]
store_ln27        (store            ) [ 0000]
min_index_load_1  (load             ) [ 0000]
t_2_cast          (zext             ) [ 0000]
specloopname_ln24 (specloopname     ) [ 0000]
bitcast_ln29_1    (bitcast          ) [ 0000]
tmp_1             (partselect       ) [ 0000]
trunc_ln29        (trunc            ) [ 0000]
or_ln29           (or               ) [ 0000]
icmp_ln29_2       (icmp             ) [ 0000]
icmp_ln29_3       (icmp             ) [ 0000]
or_ln29_1         (or               ) [ 0000]
tmp_2             (fcmp             ) [ 0000]
and_ln29          (and              ) [ 0000]
and_ln29_1        (and              ) [ 0000]
min_dist_1        (select           ) [ 0000]
min_index_4       (select           ) [ 0000]
store_ln27        (store            ) [ 0000]
store_ln27        (store            ) [ 0000]
br_ln27           (br               ) [ 0000]
min_index_load    (load             ) [ 0000]
write_ln0         (write            ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bitcast_ln29">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bitcast_ln29"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="icmp_ln29_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln29_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dist_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dist_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="min_index_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_index_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="min_dist_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="min_dist/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="min_index_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="min_index/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="min_index_1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="min_index_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="dist_reload_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dist_reload_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="icmp_ln29_1_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln29_1_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="bitcast_ln29_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="31" slack="0"/>
<pin id="80" dir="0" index="1" bw="31" slack="0"/>
<pin id="81" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bitcast_ln29_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln0_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="1"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln0_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="12" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln0_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="t_1_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="12" slack="1"/>
<pin id="112" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_1/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln27_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="12" slack="0"/>
<pin id="115" dir="0" index="1" bw="12" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="t_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="12" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="min_dist_load_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_dist_load/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="31" slack="1"/>
<pin id="132" dir="0" index="2" bw="6" slack="0"/>
<pin id="133" dir="0" index="3" bw="6" slack="0"/>
<pin id="134" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln29_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln27_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="12" slack="0"/>
<pin id="146" dir="0" index="1" bw="12" slack="1"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="min_index_load_1_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="2"/>
<pin id="151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_index_load_1/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="t_2_cast_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="12" slack="1"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_2_cast/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="bitcast_ln29_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_1/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="6" slack="0"/>
<pin id="162" dir="0" index="3" bw="6" slack="0"/>
<pin id="163" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="trunc_ln29_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="or_ln29_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="2"/>
<pin id="174" dir="0" index="1" bw="1" slack="1"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln29_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_2/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln29_3_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="23" slack="0"/>
<pin id="184" dir="0" index="1" bw="23" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_3/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="or_ln29_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_1/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="and_ln29_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="and_ln29_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_1/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="min_dist_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="2"/>
<pin id="209" dir="0" index="2" bw="32" slack="1"/>
<pin id="210" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_dist_1/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="min_index_4_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="32" slack="0"/>
<pin id="216" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_index_4/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln27_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="2"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln27_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="2"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="min_index_load_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_index_load/2 "/>
</bind>
</comp>

<comp id="234" class="1005" name="min_dist_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="min_dist "/>
</bind>
</comp>

<comp id="241" class="1005" name="min_index_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="min_index "/>
</bind>
</comp>

<comp id="249" class="1005" name="min_index_1_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="12" slack="0"/>
<pin id="251" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="min_index_1 "/>
</bind>
</comp>

<comp id="256" class="1005" name="dist_reload_read_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dist_reload_read "/>
</bind>
</comp>

<comp id="262" class="1005" name="icmp_ln29_1_read_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="2"/>
<pin id="264" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln29_1_read "/>
</bind>
</comp>

<comp id="267" class="1005" name="bitcast_ln29_read_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="31" slack="1"/>
<pin id="269" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln29_read "/>
</bind>
</comp>

<comp id="272" class="1005" name="t_1_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="12" slack="1"/>
<pin id="274" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="t_1 "/>
</bind>
</comp>

<comp id="280" class="1005" name="min_dist_load_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_dist_load "/>
</bind>
</comp>

<comp id="287" class="1005" name="icmp_ln29_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="52" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="110" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="110" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="125" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="137"><net_src comp="40" pin="0"/><net_sink comp="129" pin=3"/></net>

<net id="142"><net_src comp="129" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="42" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="119" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="164"><net_src comp="48" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="38" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="171"><net_src comp="155" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="180"><net_src comp="158" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="42" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="168" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="50" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="176" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="91" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="172" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="188" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="200" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="152" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="149" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="206" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="230" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="237"><net_src comp="54" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="240"><net_src comp="234" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="244"><net_src comp="58" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="248"><net_src comp="241" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="252"><net_src comp="62" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="255"><net_src comp="249" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="259"><net_src comp="66" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="265"><net_src comp="72" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="270"><net_src comp="78" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="275"><net_src comp="110" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="283"><net_src comp="125" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="286"><net_src comp="280" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="290"><net_src comp="138" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="172" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: min_index_out | {2 }
 - Input state : 
	Port: queries_search_Pipeline_VITIS_LOOP_27_2 : bitcast_ln29 | {1 }
	Port: queries_search_Pipeline_VITIS_LOOP_27_2 : icmp_ln29_1 | {1 }
	Port: queries_search_Pipeline_VITIS_LOOP_27_2 : dist_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln27 : 1
		t : 1
		br_ln27 : 2
		icmp_ln29 : 1
		tmp_2 : 1
		store_ln27 : 2
		write_ln0 : 1
	State 3
		tmp_1 : 1
		trunc_ln29 : 1
		icmp_ln29_2 : 2
		icmp_ln29_3 : 2
		or_ln29_1 : 3
		and_ln29 : 1
		and_ln29_1 : 3
		min_dist_1 : 3
		min_index_4 : 3
		store_ln27 : 4
		store_ln27 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|  select  |       min_dist_1_fu_206      |    0    |    32   |
|          |      min_index_4_fu_212      |    0    |    32   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln27_fu_113       |    0    |    12   |
|   icmp   |       icmp_ln29_fu_138       |    0    |    11   |
|          |      icmp_ln29_2_fu_176      |    0    |    11   |
|          |      icmp_ln29_3_fu_182      |    0    |    16   |
|----------|------------------------------|---------|---------|
|    add   |           t_fu_119           |    0    |    19   |
|----------|------------------------------|---------|---------|
|    or    |        or_ln29_fu_172        |    0    |    2    |
|          |       or_ln29_1_fu_188       |    0    |    2    |
|----------|------------------------------|---------|---------|
|    and   |        and_ln29_fu_194       |    0    |    2    |
|          |       and_ln29_1_fu_200      |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |  dist_reload_read_read_fu_66 |    0    |    0    |
|   read   |  icmp_ln29_1_read_read_fu_72 |    0    |    0    |
|          | bitcast_ln29_read_read_fu_78 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |     write_ln0_write_fu_84    |    0    |    0    |
|----------|------------------------------|---------|---------|
|   fcmp   |           grp_fu_91          |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|          tmp_fu_129          |    0    |    0    |
|          |         tmp_1_fu_158         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |        t_2_cast_fu_152       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |       trunc_ln29_fu_168      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   141   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|bitcast_ln29_read_reg_267|   31   |
| dist_reload_read_reg_256|   32   |
| icmp_ln29_1_read_reg_262|    1   |
|    icmp_ln29_reg_287    |    1   |
|  min_dist_load_reg_280  |   32   |
|     min_dist_reg_234    |   32   |
|   min_index_1_reg_249   |   12   |
|    min_index_reg_241    |   32   |
|       t_1_reg_272       |   12   |
+-------------------------+--------+
|          Total          |   185  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_91 |  p1  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   64   ||  0.387  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   141  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   185  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   185  |   150  |
+-----------+--------+--------+--------+
