{"Source Block": ["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@96:106@HdlIdDef", "reg [15:0] cmd_mem[0:2**CMD_MEM_ADDRESS_WIDTH-1];\nreg [(DATA_WIDTH-1):0] sdo_mem[0:2**SDO_MEM_ADDRESS_WIDTH-1];\n\nwire [15:0] cmd_int_s;\nwire [CMD_MEM_ADDRESS_WIDTH-1:0] spi_cmd_rd_addr_next;\nwire spi_enable;\n\nassign cmd_valid = spi_active;\nassign sdo_data_valid = spi_active;\n\nassign offload_sdi_valid = sdi_data_valid;\n"], "Clone Blocks": [["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@94:104", "reg [SDO_MEM_ADDRESS_WIDTH-1:0] spi_sdo_rd_addr = 'h00;\n\nreg [15:0] cmd_mem[0:2**CMD_MEM_ADDRESS_WIDTH-1];\nreg [(DATA_WIDTH-1):0] sdo_mem[0:2**SDO_MEM_ADDRESS_WIDTH-1];\n\nwire [15:0] cmd_int_s;\nwire [CMD_MEM_ADDRESS_WIDTH-1:0] spi_cmd_rd_addr_next;\nwire spi_enable;\n\nassign cmd_valid = spi_active;\nassign sdo_data_valid = spi_active;\n"], ["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@95:105", "\nreg [15:0] cmd_mem[0:2**CMD_MEM_ADDRESS_WIDTH-1];\nreg [(DATA_WIDTH-1):0] sdo_mem[0:2**SDO_MEM_ADDRESS_WIDTH-1];\n\nwire [15:0] cmd_int_s;\nwire [CMD_MEM_ADDRESS_WIDTH-1:0] spi_cmd_rd_addr_next;\nwire spi_enable;\n\nassign cmd_valid = spi_active;\nassign sdo_data_valid = spi_active;\n\n"]], "Diff Content": {"Delete": [[101, "wire spi_enable;\n"]], "Add": [[101, "  wire [15:0] cmd_int_s;\n"], [101, "  wire [CMD_MEM_ADDRESS_WIDTH-1:0] spi_cmd_rd_addr_next;\n"], [101, "  wire spi_enable;\n"]]}}