// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        C_1_address0,
        C_1_ce0,
        C_1_we0,
        C_1_d0,
        C_1_address1,
        C_1_ce1,
        C_1_we1,
        C_1_d1,
        C_1_16_address0,
        C_1_16_ce0,
        C_1_16_we0,
        C_1_16_d0,
        C_1_16_address1,
        C_1_16_ce1,
        C_1_16_we1,
        C_1_16_d1,
        scale_reload,
        scale_4_reload,
        scale_8_reload,
        scale_12_reload,
        scale_16_reload,
        scale_20_reload,
        scale_24_reload,
        scale_28_reload,
        scale_32_reload,
        scale_36_reload,
        scale_40_reload,
        scale_44_reload,
        scale_48_reload,
        scale_52_reload,
        scale_56_reload,
        scale_60_reload,
        scale_1_reload,
        scale_5_reload,
        scale_9_reload,
        scale_13_reload,
        scale_17_reload,
        scale_21_reload,
        scale_25_reload,
        scale_29_reload,
        scale_33_reload,
        scale_37_reload,
        scale_41_reload,
        scale_45_reload,
        scale_49_reload,
        scale_53_reload,
        scale_57_reload,
        scale_61_reload,
        scale_2_reload,
        scale_6_reload,
        scale_10_reload,
        scale_14_reload,
        scale_18_reload,
        scale_22_reload,
        scale_26_reload,
        scale_30_reload,
        scale_34_reload,
        scale_38_reload,
        scale_42_reload,
        scale_46_reload,
        scale_50_reload,
        scale_54_reload,
        scale_58_reload,
        scale_62_reload,
        scale_3_reload,
        scale_7_reload,
        scale_11_reload,
        scale_15_reload,
        scale_19_reload,
        scale_23_reload,
        scale_27_reload,
        scale_31_reload,
        scale_35_reload,
        scale_39_reload,
        scale_43_reload,
        scale_47_reload,
        scale_51_reload,
        scale_55_reload,
        scale_59_reload,
        scale_63_reload,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [12:0] C_1_address0;
output   C_1_ce0;
output   C_1_we0;
output  [23:0] C_1_d0;
output  [12:0] C_1_address1;
output   C_1_ce1;
output   C_1_we1;
output  [23:0] C_1_d1;
output  [12:0] C_1_16_address0;
output   C_1_16_ce0;
output   C_1_16_we0;
output  [23:0] C_1_16_d0;
output  [12:0] C_1_16_address1;
output   C_1_16_ce1;
output   C_1_16_we1;
output  [23:0] C_1_16_d1;
input  [23:0] scale_reload;
input  [23:0] scale_4_reload;
input  [23:0] scale_8_reload;
input  [23:0] scale_12_reload;
input  [23:0] scale_16_reload;
input  [23:0] scale_20_reload;
input  [23:0] scale_24_reload;
input  [23:0] scale_28_reload;
input  [23:0] scale_32_reload;
input  [23:0] scale_36_reload;
input  [23:0] scale_40_reload;
input  [23:0] scale_44_reload;
input  [23:0] scale_48_reload;
input  [23:0] scale_52_reload;
input  [23:0] scale_56_reload;
input  [23:0] scale_60_reload;
input  [23:0] scale_1_reload;
input  [23:0] scale_5_reload;
input  [23:0] scale_9_reload;
input  [23:0] scale_13_reload;
input  [23:0] scale_17_reload;
input  [23:0] scale_21_reload;
input  [23:0] scale_25_reload;
input  [23:0] scale_29_reload;
input  [23:0] scale_33_reload;
input  [23:0] scale_37_reload;
input  [23:0] scale_41_reload;
input  [23:0] scale_45_reload;
input  [23:0] scale_49_reload;
input  [23:0] scale_53_reload;
input  [23:0] scale_57_reload;
input  [23:0] scale_61_reload;
input  [23:0] scale_2_reload;
input  [23:0] scale_6_reload;
input  [23:0] scale_10_reload;
input  [23:0] scale_14_reload;
input  [23:0] scale_18_reload;
input  [23:0] scale_22_reload;
input  [23:0] scale_26_reload;
input  [23:0] scale_30_reload;
input  [23:0] scale_34_reload;
input  [23:0] scale_38_reload;
input  [23:0] scale_42_reload;
input  [23:0] scale_46_reload;
input  [23:0] scale_50_reload;
input  [23:0] scale_54_reload;
input  [23:0] scale_58_reload;
input  [23:0] scale_62_reload;
input  [23:0] scale_3_reload;
input  [23:0] scale_7_reload;
input  [23:0] scale_11_reload;
input  [23:0] scale_15_reload;
input  [23:0] scale_19_reload;
input  [23:0] scale_23_reload;
input  [23:0] scale_27_reload;
input  [23:0] scale_31_reload;
input  [23:0] scale_35_reload;
input  [23:0] scale_39_reload;
input  [23:0] scale_43_reload;
input  [23:0] scale_47_reload;
input  [23:0] scale_51_reload;
input  [23:0] scale_55_reload;
input  [23:0] scale_59_reload;
input  [23:0] scale_63_reload;
output  [11:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0;
output  [11:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0;
output  [11:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0;
output  [11:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln102_fu_804_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [7:0] trunc_ln103_fu_860_p1;
reg   [7:0] trunc_ln103_reg_2136;
reg   [7:0] trunc_ln103_reg_2136_pp0_iter1_reg;
reg   [4:0] lshr_ln1_reg_2142;
reg   [4:0] lshr_ln1_reg_2142_pp0_iter1_reg;
wire   [3:0] lshr_ln103_1_fu_874_p4;
reg   [3:0] lshr_ln103_1_reg_2147;
reg   [3:0] lshr_ln103_1_reg_2147_pp0_iter1_reg;
wire   [23:0] tmp_23_fu_900_p35;
reg  signed [23:0] tmp_23_reg_2172;
wire   [23:0] tmp_31_fu_972_p35;
reg  signed [23:0] tmp_31_reg_2177;
wire   [23:0] tmp_37_fu_1044_p35;
reg  signed [23:0] tmp_37_reg_2182;
wire   [23:0] tmp_45_fu_1116_p35;
reg  signed [23:0] tmp_45_reg_2187;
wire   [23:0] select_ln108_3_fu_1420_p3;
reg   [23:0] select_ln108_3_reg_2192;
wire   [23:0] select_ln108_7_fu_1639_p3;
reg   [23:0] select_ln108_7_reg_2197;
wire   [23:0] select_ln108_11_fu_1858_p3;
reg   [23:0] select_ln108_11_reg_2202;
wire   [23:0] select_ln108_15_fu_2077_p3;
reg   [23:0] select_ln108_15_reg_2207;
wire   [63:0] zext_ln108_5_fu_892_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln108_4_fu_2091_p1;
wire   [63:0] zext_ln108_6_fu_2105_p1;
reg   [6:0] j_fu_272;
wire   [6:0] add_ln103_fu_1188_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_load;
reg   [8:0] i_fu_276;
wire   [8:0] select_ln102_fu_852_p3;
reg   [8:0] ap_sig_allocacmp_i_load;
reg   [12:0] indvar_flatten6_fu_280;
wire   [12:0] add_ln102_1_fu_810_p2;
reg   [12:0] ap_sig_allocacmp_indvar_flatten6_load;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local;
reg    C_1_we1_local;
reg    C_1_ce1_local;
reg    C_1_we0_local;
reg    C_1_ce0_local;
reg    C_1_16_we1_local;
reg    C_1_16_ce1_local;
reg    C_1_16_we0_local;
reg    C_1_16_ce0_local;
wire   [0:0] tmp_fu_832_p3;
wire   [5:0] trunc_ln102_fu_822_p1;
wire   [5:0] select_ln103_fu_840_p3;
wire   [8:0] add_ln102_fu_826_p2;
wire   [11:0] tmp_16_fu_884_p3;
wire   [23:0] tmp_23_fu_900_p33;
wire   [23:0] tmp_31_fu_972_p33;
wire   [23:0] tmp_37_fu_1044_p33;
wire   [23:0] tmp_45_fu_1116_p33;
wire   [6:0] zext_ln102_fu_848_p1;
wire   [47:0] mul_ln108_fu_770_p2;
wire   [0:0] tmp_41_fu_1236_p3;
wire   [23:0] trunc_ln6_fu_1226_p4;
wire   [23:0] zext_ln108_fu_1252_p1;
wire   [23:0] add_ln108_fu_1256_p2;
wire   [0:0] tmp_43_fu_1262_p3;
wire   [0:0] tmp_42_fu_1244_p3;
wire   [0:0] xor_ln108_fu_1270_p2;
wire   [8:0] tmp_29_fu_1290_p3;
wire   [9:0] tmp_30_fu_1304_p3;
wire   [0:0] and_ln108_fu_1276_p2;
wire   [0:0] icmp_ln108_1_fu_1312_p2;
wire   [0:0] icmp_ln108_2_fu_1318_p2;
wire   [0:0] tmp_44_fu_1282_p3;
wire   [0:0] icmp_ln108_fu_1298_p2;
wire   [0:0] xor_ln108_1_fu_1332_p2;
wire   [0:0] and_ln108_1_fu_1338_p2;
wire   [0:0] select_ln108_fu_1324_p3;
wire   [0:0] xor_ln108_2_fu_1358_p2;
wire   [0:0] tmp_40_fu_1218_p3;
wire   [0:0] or_ln108_fu_1364_p2;
wire   [0:0] xor_ln108_3_fu_1370_p2;
wire   [0:0] select_ln108_1_fu_1344_p3;
wire   [0:0] and_ln108_2_fu_1352_p2;
wire   [0:0] and_ln108_4_fu_1382_p2;
wire   [0:0] or_ln108_4_fu_1388_p2;
wire   [0:0] xor_ln108_4_fu_1394_p2;
wire   [0:0] and_ln108_3_fu_1376_p2;
wire   [0:0] and_ln108_5_fu_1400_p2;
wire   [0:0] or_ln108_1_fu_1414_p2;
wire   [23:0] select_ln108_2_fu_1406_p3;
wire   [47:0] mul_ln108_1_fu_774_p2;
wire   [0:0] tmp_49_fu_1455_p3;
wire   [23:0] trunc_ln108_1_fu_1445_p4;
wire   [23:0] zext_ln108_1_fu_1471_p1;
wire   [23:0] add_ln108_1_fu_1475_p2;
wire   [0:0] tmp_51_fu_1481_p3;
wire   [0:0] tmp_50_fu_1463_p3;
wire   [0:0] xor_ln108_5_fu_1489_p2;
wire   [8:0] tmp_s_fu_1509_p3;
wire   [9:0] tmp_35_fu_1523_p3;
wire   [0:0] and_ln108_6_fu_1495_p2;
wire   [0:0] icmp_ln108_4_fu_1531_p2;
wire   [0:0] icmp_ln108_5_fu_1537_p2;
wire   [0:0] tmp_52_fu_1501_p3;
wire   [0:0] icmp_ln108_3_fu_1517_p2;
wire   [0:0] xor_ln108_6_fu_1551_p2;
wire   [0:0] and_ln108_7_fu_1557_p2;
wire   [0:0] select_ln108_4_fu_1543_p3;
wire   [0:0] xor_ln108_7_fu_1577_p2;
wire   [0:0] tmp_48_fu_1437_p3;
wire   [0:0] or_ln108_2_fu_1583_p2;
wire   [0:0] xor_ln108_8_fu_1589_p2;
wire   [0:0] select_ln108_5_fu_1563_p3;
wire   [0:0] and_ln108_8_fu_1571_p2;
wire   [0:0] and_ln108_10_fu_1601_p2;
wire   [0:0] or_ln108_9_fu_1607_p2;
wire   [0:0] xor_ln108_9_fu_1613_p2;
wire   [0:0] and_ln108_9_fu_1595_p2;
wire   [0:0] and_ln108_11_fu_1619_p2;
wire   [0:0] or_ln108_3_fu_1633_p2;
wire   [23:0] select_ln108_6_fu_1625_p3;
wire   [47:0] mul_ln108_2_fu_778_p2;
wire   [0:0] tmp_56_fu_1674_p3;
wire   [23:0] trunc_ln108_2_fu_1664_p4;
wire   [23:0] zext_ln108_2_fu_1690_p1;
wire   [23:0] add_ln108_2_fu_1694_p2;
wire   [0:0] tmp_58_fu_1700_p3;
wire   [0:0] tmp_57_fu_1682_p3;
wire   [0:0] xor_ln108_10_fu_1708_p2;
wire   [8:0] tmp_38_fu_1728_p3;
wire   [9:0] tmp_39_fu_1742_p3;
wire   [0:0] and_ln108_12_fu_1714_p2;
wire   [0:0] icmp_ln108_7_fu_1750_p2;
wire   [0:0] icmp_ln108_8_fu_1756_p2;
wire   [0:0] tmp_59_fu_1720_p3;
wire   [0:0] icmp_ln108_6_fu_1736_p2;
wire   [0:0] xor_ln108_11_fu_1770_p2;
wire   [0:0] and_ln108_13_fu_1776_p2;
wire   [0:0] select_ln108_8_fu_1762_p3;
wire   [0:0] xor_ln108_12_fu_1796_p2;
wire   [0:0] tmp_55_fu_1656_p3;
wire   [0:0] or_ln108_5_fu_1802_p2;
wire   [0:0] xor_ln108_13_fu_1808_p2;
wire   [0:0] select_ln108_9_fu_1782_p3;
wire   [0:0] and_ln108_14_fu_1790_p2;
wire   [0:0] and_ln108_16_fu_1820_p2;
wire   [0:0] or_ln108_10_fu_1826_p2;
wire   [0:0] xor_ln108_14_fu_1832_p2;
wire   [0:0] and_ln108_15_fu_1814_p2;
wire   [0:0] and_ln108_17_fu_1838_p2;
wire   [0:0] or_ln108_6_fu_1852_p2;
wire   [23:0] select_ln108_10_fu_1844_p3;
wire   [47:0] mul_ln108_3_fu_782_p2;
wire   [0:0] tmp_61_fu_1893_p3;
wire   [23:0] trunc_ln108_3_fu_1883_p4;
wire   [23:0] zext_ln108_3_fu_1909_p1;
wire   [23:0] add_ln108_3_fu_1913_p2;
wire   [0:0] tmp_63_fu_1919_p3;
wire   [0:0] tmp_62_fu_1901_p3;
wire   [0:0] xor_ln108_15_fu_1927_p2;
wire   [8:0] tmp_46_fu_1947_p3;
wire   [9:0] tmp_47_fu_1961_p3;
wire   [0:0] and_ln108_18_fu_1933_p2;
wire   [0:0] icmp_ln108_10_fu_1969_p2;
wire   [0:0] icmp_ln108_11_fu_1975_p2;
wire   [0:0] tmp_64_fu_1939_p3;
wire   [0:0] icmp_ln108_9_fu_1955_p2;
wire   [0:0] xor_ln108_16_fu_1989_p2;
wire   [0:0] and_ln108_19_fu_1995_p2;
wire   [0:0] select_ln108_12_fu_1981_p3;
wire   [0:0] xor_ln108_17_fu_2015_p2;
wire   [0:0] tmp_60_fu_1875_p3;
wire   [0:0] or_ln108_7_fu_2021_p2;
wire   [0:0] xor_ln108_18_fu_2027_p2;
wire   [0:0] select_ln108_13_fu_2001_p3;
wire   [0:0] and_ln108_20_fu_2009_p2;
wire   [0:0] and_ln108_22_fu_2039_p2;
wire   [0:0] or_ln108_11_fu_2045_p2;
wire   [0:0] xor_ln108_19_fu_2051_p2;
wire   [0:0] and_ln108_21_fu_2033_p2;
wire   [0:0] and_ln108_23_fu_2057_p2;
wire   [0:0] or_ln108_8_fu_2071_p2;
wire   [23:0] select_ln108_14_fu_2063_p3;
wire   [12:0] tmp_15_fu_2085_p3;
wire   [12:0] tmp_36_fu_2097_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [5:0] tmp_23_fu_900_p1;
wire   [5:0] tmp_23_fu_900_p3;
wire   [5:0] tmp_23_fu_900_p5;
wire   [5:0] tmp_23_fu_900_p7;
wire   [5:0] tmp_23_fu_900_p9;
wire   [5:0] tmp_23_fu_900_p11;
wire   [5:0] tmp_23_fu_900_p13;
wire   [5:0] tmp_23_fu_900_p15;
wire  signed [5:0] tmp_23_fu_900_p17;
wire  signed [5:0] tmp_23_fu_900_p19;
wire  signed [5:0] tmp_23_fu_900_p21;
wire  signed [5:0] tmp_23_fu_900_p23;
wire  signed [5:0] tmp_23_fu_900_p25;
wire  signed [5:0] tmp_23_fu_900_p27;
wire  signed [5:0] tmp_23_fu_900_p29;
wire  signed [5:0] tmp_23_fu_900_p31;
wire   [5:0] tmp_31_fu_972_p1;
wire   [5:0] tmp_31_fu_972_p3;
wire   [5:0] tmp_31_fu_972_p5;
wire   [5:0] tmp_31_fu_972_p7;
wire   [5:0] tmp_31_fu_972_p9;
wire   [5:0] tmp_31_fu_972_p11;
wire   [5:0] tmp_31_fu_972_p13;
wire   [5:0] tmp_31_fu_972_p15;
wire  signed [5:0] tmp_31_fu_972_p17;
wire  signed [5:0] tmp_31_fu_972_p19;
wire  signed [5:0] tmp_31_fu_972_p21;
wire  signed [5:0] tmp_31_fu_972_p23;
wire  signed [5:0] tmp_31_fu_972_p25;
wire  signed [5:0] tmp_31_fu_972_p27;
wire  signed [5:0] tmp_31_fu_972_p29;
wire  signed [5:0] tmp_31_fu_972_p31;
wire   [5:0] tmp_37_fu_1044_p1;
wire   [5:0] tmp_37_fu_1044_p3;
wire   [5:0] tmp_37_fu_1044_p5;
wire   [5:0] tmp_37_fu_1044_p7;
wire   [5:0] tmp_37_fu_1044_p9;
wire   [5:0] tmp_37_fu_1044_p11;
wire   [5:0] tmp_37_fu_1044_p13;
wire   [5:0] tmp_37_fu_1044_p15;
wire  signed [5:0] tmp_37_fu_1044_p17;
wire  signed [5:0] tmp_37_fu_1044_p19;
wire  signed [5:0] tmp_37_fu_1044_p21;
wire  signed [5:0] tmp_37_fu_1044_p23;
wire  signed [5:0] tmp_37_fu_1044_p25;
wire  signed [5:0] tmp_37_fu_1044_p27;
wire  signed [5:0] tmp_37_fu_1044_p29;
wire  signed [5:0] tmp_37_fu_1044_p31;
wire   [5:0] tmp_45_fu_1116_p1;
wire   [5:0] tmp_45_fu_1116_p3;
wire   [5:0] tmp_45_fu_1116_p5;
wire   [5:0] tmp_45_fu_1116_p7;
wire   [5:0] tmp_45_fu_1116_p9;
wire   [5:0] tmp_45_fu_1116_p11;
wire   [5:0] tmp_45_fu_1116_p13;
wire   [5:0] tmp_45_fu_1116_p15;
wire  signed [5:0] tmp_45_fu_1116_p17;
wire  signed [5:0] tmp_45_fu_1116_p19;
wire  signed [5:0] tmp_45_fu_1116_p21;
wire  signed [5:0] tmp_45_fu_1116_p23;
wire  signed [5:0] tmp_45_fu_1116_p25;
wire  signed [5:0] tmp_45_fu_1116_p27;
wire  signed [5:0] tmp_45_fu_1116_p29;
wire  signed [5:0] tmp_45_fu_1116_p31;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 j_fu_272 = 7'd0;
#0 i_fu_276 = 9'd0;
#0 indvar_flatten6_fu_280 = 13'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U227(
    .din0(tmp_23_reg_2172),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0),
    .dout(mul_ln108_fu_770_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U228(
    .din0(tmp_31_reg_2177),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0),
    .dout(mul_ln108_1_fu_774_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U229(
    .din0(tmp_37_reg_2182),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0),
    .dout(mul_ln108_2_fu_778_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U230(
    .din0(tmp_45_reg_2187),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0),
    .dout(mul_ln108_3_fu_782_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'hC ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h10 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h14 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h18 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h1C ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h20 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h24 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'h28 ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'h2C ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'h30 ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'h34 ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'h38 ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'h3C ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_33_6_24_1_1_U231(
    .din0(scale_reload),
    .din1(scale_4_reload),
    .din2(scale_8_reload),
    .din3(scale_12_reload),
    .din4(scale_16_reload),
    .din5(scale_20_reload),
    .din6(scale_24_reload),
    .din7(scale_28_reload),
    .din8(scale_32_reload),
    .din9(scale_36_reload),
    .din10(scale_40_reload),
    .din11(scale_44_reload),
    .din12(scale_48_reload),
    .din13(scale_52_reload),
    .din14(scale_56_reload),
    .din15(scale_60_reload),
    .def(tmp_23_fu_900_p33),
    .sel(select_ln103_fu_840_p3),
    .dout(tmp_23_fu_900_p35)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'hC ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h10 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h14 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h18 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h1C ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h20 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h24 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'h28 ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'h2C ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'h30 ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'h34 ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'h38 ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'h3C ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_33_6_24_1_1_U232(
    .din0(scale_1_reload),
    .din1(scale_5_reload),
    .din2(scale_9_reload),
    .din3(scale_13_reload),
    .din4(scale_17_reload),
    .din5(scale_21_reload),
    .din6(scale_25_reload),
    .din7(scale_29_reload),
    .din8(scale_33_reload),
    .din9(scale_37_reload),
    .din10(scale_41_reload),
    .din11(scale_45_reload),
    .din12(scale_49_reload),
    .din13(scale_53_reload),
    .din14(scale_57_reload),
    .din15(scale_61_reload),
    .def(tmp_31_fu_972_p33),
    .sel(select_ln103_fu_840_p3),
    .dout(tmp_31_fu_972_p35)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'hC ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h10 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h14 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h18 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h1C ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h20 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h24 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'h28 ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'h2C ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'h30 ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'h34 ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'h38 ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'h3C ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_33_6_24_1_1_U233(
    .din0(scale_2_reload),
    .din1(scale_6_reload),
    .din2(scale_10_reload),
    .din3(scale_14_reload),
    .din4(scale_18_reload),
    .din5(scale_22_reload),
    .din6(scale_26_reload),
    .din7(scale_30_reload),
    .din8(scale_34_reload),
    .din9(scale_38_reload),
    .din10(scale_42_reload),
    .din11(scale_46_reload),
    .din12(scale_50_reload),
    .din13(scale_54_reload),
    .din14(scale_58_reload),
    .din15(scale_62_reload),
    .def(tmp_37_fu_1044_p33),
    .sel(select_ln103_fu_840_p3),
    .dout(tmp_37_fu_1044_p35)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'hC ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h10 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h14 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h18 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h1C ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h20 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h24 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'h28 ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'h2C ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'h30 ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'h34 ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'h38 ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'h3C ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_33_6_24_1_1_U234(
    .din0(scale_3_reload),
    .din1(scale_7_reload),
    .din2(scale_11_reload),
    .din3(scale_15_reload),
    .din4(scale_19_reload),
    .din5(scale_23_reload),
    .din6(scale_27_reload),
    .din7(scale_31_reload),
    .din8(scale_35_reload),
    .din9(scale_39_reload),
    .din10(scale_43_reload),
    .din11(scale_47_reload),
    .din12(scale_51_reload),
    .din13(scale_55_reload),
    .din14(scale_59_reload),
    .din15(scale_63_reload),
    .def(tmp_45_fu_1116_p33),
    .sel(select_ln103_fu_840_p3),
    .dout(tmp_45_fu_1116_p35)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln102_fu_804_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_276 <= select_ln102_fu_852_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_276 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln102_fu_804_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten6_fu_280 <= add_ln102_1_fu_810_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten6_fu_280 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln102_fu_804_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_272 <= add_ln103_fu_1188_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_272 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        lshr_ln103_1_reg_2147 <= {{select_ln103_fu_840_p3[5:2]}};
        lshr_ln103_1_reg_2147_pp0_iter1_reg <= lshr_ln103_1_reg_2147;
        lshr_ln1_reg_2142 <= {{select_ln103_fu_840_p3[5:1]}};
        lshr_ln1_reg_2142_pp0_iter1_reg <= lshr_ln1_reg_2142;
        select_ln108_11_reg_2202 <= select_ln108_11_fu_1858_p3;
        select_ln108_15_reg_2207 <= select_ln108_15_fu_2077_p3;
        select_ln108_3_reg_2192 <= select_ln108_3_fu_1420_p3;
        select_ln108_7_reg_2197 <= select_ln108_7_fu_1639_p3;
        tmp_23_reg_2172 <= tmp_23_fu_900_p35;
        tmp_31_reg_2177 <= tmp_31_fu_972_p35;
        tmp_37_reg_2182 <= tmp_37_fu_1044_p35;
        tmp_45_reg_2187 <= tmp_45_fu_1116_p35;
        trunc_ln103_reg_2136 <= trunc_ln103_fu_860_p1;
        trunc_ln103_reg_2136_pp0_iter1_reg <= trunc_ln103_reg_2136;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_1_16_ce0_local = 1'b1;
    end else begin
        C_1_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_1_16_ce1_local = 1'b1;
    end else begin
        C_1_16_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_1_16_we0_local = 1'b1;
    end else begin
        C_1_16_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_1_16_we1_local = 1'b1;
    end else begin
        C_1_16_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_1_ce0_local = 1'b1;
    end else begin
        C_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_1_ce1_local = 1'b1;
    end else begin
        C_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_1_we0_local = 1'b1;
    end else begin
        C_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_1_we1_local = 1'b1;
    end else begin
        C_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln102_fu_804_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 9'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_276;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten6_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten6_load = indvar_flatten6_fu_280;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 7'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_272;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_1_16_address0 = zext_ln108_6_fu_2105_p1;

assign C_1_16_address1 = zext_ln108_4_fu_2091_p1;

assign C_1_16_ce0 = C_1_16_ce0_local;

assign C_1_16_ce1 = C_1_16_ce1_local;

assign C_1_16_d0 = select_ln108_15_reg_2207;

assign C_1_16_d1 = select_ln108_7_reg_2197;

assign C_1_16_we0 = C_1_16_we0_local;

assign C_1_16_we1 = C_1_16_we1_local;

assign C_1_address0 = zext_ln108_6_fu_2105_p1;

assign C_1_address1 = zext_ln108_4_fu_2091_p1;

assign C_1_ce0 = C_1_ce0_local;

assign C_1_ce1 = C_1_ce1_local;

assign C_1_d0 = select_ln108_11_reg_2202;

assign C_1_d1 = select_ln108_3_reg_2192;

assign C_1_we0 = C_1_we0_local;

assign C_1_we1 = C_1_we1_local;

assign add_ln102_1_fu_810_p2 = (ap_sig_allocacmp_indvar_flatten6_load + 13'd1);

assign add_ln102_fu_826_p2 = (ap_sig_allocacmp_i_load + 9'd1);

assign add_ln103_fu_1188_p2 = (zext_ln102_fu_848_p1 + 7'd4);

assign add_ln108_1_fu_1475_p2 = (trunc_ln108_1_fu_1445_p4 + zext_ln108_1_fu_1471_p1);

assign add_ln108_2_fu_1694_p2 = (trunc_ln108_2_fu_1664_p4 + zext_ln108_2_fu_1690_p1);

assign add_ln108_3_fu_1913_p2 = (trunc_ln108_3_fu_1883_p4 + zext_ln108_3_fu_1909_p1);

assign add_ln108_fu_1256_p2 = (trunc_ln6_fu_1226_p4 + zext_ln108_fu_1252_p1);

assign and_ln108_10_fu_1601_p2 = (tmp_51_fu_1481_p3 & select_ln108_5_fu_1563_p3);

assign and_ln108_11_fu_1619_p2 = (xor_ln108_9_fu_1613_p2 & tmp_48_fu_1437_p3);

assign and_ln108_12_fu_1714_p2 = (xor_ln108_10_fu_1708_p2 & tmp_57_fu_1682_p3);

assign and_ln108_13_fu_1776_p2 = (xor_ln108_11_fu_1770_p2 & icmp_ln108_6_fu_1736_p2);

assign and_ln108_14_fu_1790_p2 = (icmp_ln108_7_fu_1750_p2 & and_ln108_12_fu_1714_p2);

assign and_ln108_15_fu_1814_p2 = (xor_ln108_13_fu_1808_p2 & or_ln108_5_fu_1802_p2);

assign and_ln108_16_fu_1820_p2 = (tmp_58_fu_1700_p3 & select_ln108_9_fu_1782_p3);

assign and_ln108_17_fu_1838_p2 = (xor_ln108_14_fu_1832_p2 & tmp_55_fu_1656_p3);

assign and_ln108_18_fu_1933_p2 = (xor_ln108_15_fu_1927_p2 & tmp_62_fu_1901_p3);

assign and_ln108_19_fu_1995_p2 = (xor_ln108_16_fu_1989_p2 & icmp_ln108_9_fu_1955_p2);

assign and_ln108_1_fu_1338_p2 = (xor_ln108_1_fu_1332_p2 & icmp_ln108_fu_1298_p2);

assign and_ln108_20_fu_2009_p2 = (icmp_ln108_10_fu_1969_p2 & and_ln108_18_fu_1933_p2);

assign and_ln108_21_fu_2033_p2 = (xor_ln108_18_fu_2027_p2 & or_ln108_7_fu_2021_p2);

assign and_ln108_22_fu_2039_p2 = (tmp_63_fu_1919_p3 & select_ln108_13_fu_2001_p3);

assign and_ln108_23_fu_2057_p2 = (xor_ln108_19_fu_2051_p2 & tmp_60_fu_1875_p3);

assign and_ln108_2_fu_1352_p2 = (icmp_ln108_1_fu_1312_p2 & and_ln108_fu_1276_p2);

assign and_ln108_3_fu_1376_p2 = (xor_ln108_3_fu_1370_p2 & or_ln108_fu_1364_p2);

assign and_ln108_4_fu_1382_p2 = (tmp_43_fu_1262_p3 & select_ln108_1_fu_1344_p3);

assign and_ln108_5_fu_1400_p2 = (xor_ln108_4_fu_1394_p2 & tmp_40_fu_1218_p3);

assign and_ln108_6_fu_1495_p2 = (xor_ln108_5_fu_1489_p2 & tmp_50_fu_1463_p3);

assign and_ln108_7_fu_1557_p2 = (xor_ln108_6_fu_1551_p2 & icmp_ln108_3_fu_1517_p2);

assign and_ln108_8_fu_1571_p2 = (icmp_ln108_4_fu_1531_p2 & and_ln108_6_fu_1495_p2);

assign and_ln108_9_fu_1595_p2 = (xor_ln108_8_fu_1589_p2 & or_ln108_2_fu_1583_p2);

assign and_ln108_fu_1276_p2 = (xor_ln108_fu_1270_p2 & tmp_42_fu_1244_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln102_fu_804_p2 = ((ap_sig_allocacmp_indvar_flatten6_load == 13'd4096) ? 1'b1 : 1'b0);

assign icmp_ln108_10_fu_1969_p2 = ((tmp_47_fu_1961_p3 == 10'd1023) ? 1'b1 : 1'b0);

assign icmp_ln108_11_fu_1975_p2 = ((tmp_47_fu_1961_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln108_1_fu_1312_p2 = ((tmp_30_fu_1304_p3 == 10'd1023) ? 1'b1 : 1'b0);

assign icmp_ln108_2_fu_1318_p2 = ((tmp_30_fu_1304_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln108_3_fu_1517_p2 = ((tmp_s_fu_1509_p3 == 9'd511) ? 1'b1 : 1'b0);

assign icmp_ln108_4_fu_1531_p2 = ((tmp_35_fu_1523_p3 == 10'd1023) ? 1'b1 : 1'b0);

assign icmp_ln108_5_fu_1537_p2 = ((tmp_35_fu_1523_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln108_6_fu_1736_p2 = ((tmp_38_fu_1728_p3 == 9'd511) ? 1'b1 : 1'b0);

assign icmp_ln108_7_fu_1750_p2 = ((tmp_39_fu_1742_p3 == 10'd1023) ? 1'b1 : 1'b0);

assign icmp_ln108_8_fu_1756_p2 = ((tmp_39_fu_1742_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln108_9_fu_1955_p2 = ((tmp_46_fu_1947_p3 == 9'd511) ? 1'b1 : 1'b0);

assign icmp_ln108_fu_1298_p2 = ((tmp_29_fu_1290_p3 == 9'd511) ? 1'b1 : 1'b0);

assign lshr_ln103_1_fu_874_p4 = {{select_ln103_fu_840_p3[5:2]}};

assign or_ln108_10_fu_1826_p2 = (and_ln108_16_fu_1820_p2 | and_ln108_14_fu_1790_p2);

assign or_ln108_11_fu_2045_p2 = (and_ln108_22_fu_2039_p2 | and_ln108_20_fu_2009_p2);

assign or_ln108_1_fu_1414_p2 = (and_ln108_5_fu_1400_p2 | and_ln108_3_fu_1376_p2);

assign or_ln108_2_fu_1583_p2 = (xor_ln108_7_fu_1577_p2 | tmp_51_fu_1481_p3);

assign or_ln108_3_fu_1633_p2 = (and_ln108_9_fu_1595_p2 | and_ln108_11_fu_1619_p2);

assign or_ln108_4_fu_1388_p2 = (and_ln108_4_fu_1382_p2 | and_ln108_2_fu_1352_p2);

assign or_ln108_5_fu_1802_p2 = (xor_ln108_12_fu_1796_p2 | tmp_58_fu_1700_p3);

assign or_ln108_6_fu_1852_p2 = (and_ln108_17_fu_1838_p2 | and_ln108_15_fu_1814_p2);

assign or_ln108_7_fu_2021_p2 = (xor_ln108_17_fu_2015_p2 | tmp_63_fu_1919_p3);

assign or_ln108_8_fu_2071_p2 = (and_ln108_23_fu_2057_p2 | and_ln108_21_fu_2033_p2);

assign or_ln108_9_fu_1607_p2 = (and_ln108_8_fu_1571_p2 | and_ln108_10_fu_1601_p2);

assign or_ln108_fu_1364_p2 = (xor_ln108_2_fu_1358_p2 | tmp_43_fu_1262_p3);

assign select_ln102_fu_852_p3 = ((tmp_fu_832_p3[0:0] == 1'b1) ? add_ln102_fu_826_p2 : ap_sig_allocacmp_i_load);

assign select_ln103_fu_840_p3 = ((tmp_fu_832_p3[0:0] == 1'b1) ? 6'd0 : trunc_ln102_fu_822_p1);

assign select_ln108_10_fu_1844_p3 = ((and_ln108_15_fu_1814_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln108_11_fu_1858_p3 = ((or_ln108_6_fu_1852_p2[0:0] == 1'b1) ? select_ln108_10_fu_1844_p3 : add_ln108_2_fu_1694_p2);

assign select_ln108_12_fu_1981_p3 = ((and_ln108_18_fu_1933_p2[0:0] == 1'b1) ? icmp_ln108_10_fu_1969_p2 : icmp_ln108_11_fu_1975_p2);

assign select_ln108_13_fu_2001_p3 = ((and_ln108_18_fu_1933_p2[0:0] == 1'b1) ? and_ln108_19_fu_1995_p2 : icmp_ln108_10_fu_1969_p2);

assign select_ln108_14_fu_2063_p3 = ((and_ln108_21_fu_2033_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln108_15_fu_2077_p3 = ((or_ln108_8_fu_2071_p2[0:0] == 1'b1) ? select_ln108_14_fu_2063_p3 : add_ln108_3_fu_1913_p2);

assign select_ln108_1_fu_1344_p3 = ((and_ln108_fu_1276_p2[0:0] == 1'b1) ? and_ln108_1_fu_1338_p2 : icmp_ln108_1_fu_1312_p2);

assign select_ln108_2_fu_1406_p3 = ((and_ln108_3_fu_1376_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln108_3_fu_1420_p3 = ((or_ln108_1_fu_1414_p2[0:0] == 1'b1) ? select_ln108_2_fu_1406_p3 : add_ln108_fu_1256_p2);

assign select_ln108_4_fu_1543_p3 = ((and_ln108_6_fu_1495_p2[0:0] == 1'b1) ? icmp_ln108_4_fu_1531_p2 : icmp_ln108_5_fu_1537_p2);

assign select_ln108_5_fu_1563_p3 = ((and_ln108_6_fu_1495_p2[0:0] == 1'b1) ? and_ln108_7_fu_1557_p2 : icmp_ln108_4_fu_1531_p2);

assign select_ln108_6_fu_1625_p3 = ((and_ln108_9_fu_1595_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln108_7_fu_1639_p3 = ((or_ln108_3_fu_1633_p2[0:0] == 1'b1) ? select_ln108_6_fu_1625_p3 : add_ln108_1_fu_1475_p2);

assign select_ln108_8_fu_1762_p3 = ((and_ln108_12_fu_1714_p2[0:0] == 1'b1) ? icmp_ln108_7_fu_1750_p2 : icmp_ln108_8_fu_1756_p2);

assign select_ln108_9_fu_1782_p3 = ((and_ln108_12_fu_1714_p2[0:0] == 1'b1) ? and_ln108_13_fu_1776_p2 : icmp_ln108_7_fu_1750_p2);

assign select_ln108_fu_1324_p3 = ((and_ln108_fu_1276_p2[0:0] == 1'b1) ? icmp_ln108_1_fu_1312_p2 : icmp_ln108_2_fu_1318_p2);

assign tmp_15_fu_2085_p3 = {{trunc_ln103_reg_2136_pp0_iter1_reg}, {lshr_ln1_reg_2142_pp0_iter1_reg}};

assign tmp_16_fu_884_p3 = {{trunc_ln103_fu_860_p1}, {lshr_ln103_1_fu_874_p4}};

assign tmp_23_fu_900_p33 = 'bx;

assign tmp_29_fu_1290_p3 = {{mul_ln108_fu_770_p2[47:39]}};

assign tmp_30_fu_1304_p3 = {{mul_ln108_fu_770_p2[47:38]}};

assign tmp_31_fu_972_p33 = 'bx;

assign tmp_35_fu_1523_p3 = {{mul_ln108_1_fu_774_p2[47:38]}};

assign tmp_36_fu_2097_p4 = {{{trunc_ln103_reg_2136_pp0_iter1_reg}, {lshr_ln103_1_reg_2147_pp0_iter1_reg}}, {1'd1}};

assign tmp_37_fu_1044_p33 = 'bx;

assign tmp_38_fu_1728_p3 = {{mul_ln108_2_fu_778_p2[47:39]}};

assign tmp_39_fu_1742_p3 = {{mul_ln108_2_fu_778_p2[47:38]}};

assign tmp_40_fu_1218_p3 = mul_ln108_fu_770_p2[32'd47];

assign tmp_41_fu_1236_p3 = mul_ln108_fu_770_p2[32'd13];

assign tmp_42_fu_1244_p3 = mul_ln108_fu_770_p2[32'd37];

assign tmp_43_fu_1262_p3 = add_ln108_fu_1256_p2[32'd23];

assign tmp_44_fu_1282_p3 = mul_ln108_fu_770_p2[32'd38];

assign tmp_45_fu_1116_p33 = 'bx;

assign tmp_46_fu_1947_p3 = {{mul_ln108_3_fu_782_p2[47:39]}};

assign tmp_47_fu_1961_p3 = {{mul_ln108_3_fu_782_p2[47:38]}};

assign tmp_48_fu_1437_p3 = mul_ln108_1_fu_774_p2[32'd47];

assign tmp_49_fu_1455_p3 = mul_ln108_1_fu_774_p2[32'd13];

assign tmp_50_fu_1463_p3 = mul_ln108_1_fu_774_p2[32'd37];

assign tmp_51_fu_1481_p3 = add_ln108_1_fu_1475_p2[32'd23];

assign tmp_52_fu_1501_p3 = mul_ln108_1_fu_774_p2[32'd38];

assign tmp_55_fu_1656_p3 = mul_ln108_2_fu_778_p2[32'd47];

assign tmp_56_fu_1674_p3 = mul_ln108_2_fu_778_p2[32'd13];

assign tmp_57_fu_1682_p3 = mul_ln108_2_fu_778_p2[32'd37];

assign tmp_58_fu_1700_p3 = add_ln108_2_fu_1694_p2[32'd23];

assign tmp_59_fu_1720_p3 = mul_ln108_2_fu_778_p2[32'd38];

assign tmp_60_fu_1875_p3 = mul_ln108_3_fu_782_p2[32'd47];

assign tmp_61_fu_1893_p3 = mul_ln108_3_fu_782_p2[32'd13];

assign tmp_62_fu_1901_p3 = mul_ln108_3_fu_782_p2[32'd37];

assign tmp_63_fu_1919_p3 = add_ln108_3_fu_1913_p2[32'd23];

assign tmp_64_fu_1939_p3 = mul_ln108_3_fu_782_p2[32'd38];

assign tmp_fu_832_p3 = ap_sig_allocacmp_j_load[32'd6];

assign tmp_s_fu_1509_p3 = {{mul_ln108_1_fu_774_p2[47:39]}};

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 = zext_ln108_5_fu_892_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 = zext_ln108_5_fu_892_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 = zext_ln108_5_fu_892_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 = zext_ln108_5_fu_892_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local;

assign trunc_ln102_fu_822_p1 = ap_sig_allocacmp_j_load[5:0];

assign trunc_ln103_fu_860_p1 = select_ln102_fu_852_p3[7:0];

assign trunc_ln108_1_fu_1445_p4 = {{mul_ln108_1_fu_774_p2[37:14]}};

assign trunc_ln108_2_fu_1664_p4 = {{mul_ln108_2_fu_778_p2[37:14]}};

assign trunc_ln108_3_fu_1883_p4 = {{mul_ln108_3_fu_782_p2[37:14]}};

assign trunc_ln6_fu_1226_p4 = {{mul_ln108_fu_770_p2[37:14]}};

assign xor_ln108_10_fu_1708_p2 = (tmp_58_fu_1700_p3 ^ 1'd1);

assign xor_ln108_11_fu_1770_p2 = (tmp_59_fu_1720_p3 ^ 1'd1);

assign xor_ln108_12_fu_1796_p2 = (select_ln108_8_fu_1762_p3 ^ 1'd1);

assign xor_ln108_13_fu_1808_p2 = (tmp_55_fu_1656_p3 ^ 1'd1);

assign xor_ln108_14_fu_1832_p2 = (or_ln108_10_fu_1826_p2 ^ 1'd1);

assign xor_ln108_15_fu_1927_p2 = (tmp_63_fu_1919_p3 ^ 1'd1);

assign xor_ln108_16_fu_1989_p2 = (tmp_64_fu_1939_p3 ^ 1'd1);

assign xor_ln108_17_fu_2015_p2 = (select_ln108_12_fu_1981_p3 ^ 1'd1);

assign xor_ln108_18_fu_2027_p2 = (tmp_60_fu_1875_p3 ^ 1'd1);

assign xor_ln108_19_fu_2051_p2 = (or_ln108_11_fu_2045_p2 ^ 1'd1);

assign xor_ln108_1_fu_1332_p2 = (tmp_44_fu_1282_p3 ^ 1'd1);

assign xor_ln108_2_fu_1358_p2 = (select_ln108_fu_1324_p3 ^ 1'd1);

assign xor_ln108_3_fu_1370_p2 = (tmp_40_fu_1218_p3 ^ 1'd1);

assign xor_ln108_4_fu_1394_p2 = (or_ln108_4_fu_1388_p2 ^ 1'd1);

assign xor_ln108_5_fu_1489_p2 = (tmp_51_fu_1481_p3 ^ 1'd1);

assign xor_ln108_6_fu_1551_p2 = (tmp_52_fu_1501_p3 ^ 1'd1);

assign xor_ln108_7_fu_1577_p2 = (select_ln108_4_fu_1543_p3 ^ 1'd1);

assign xor_ln108_8_fu_1589_p2 = (tmp_48_fu_1437_p3 ^ 1'd1);

assign xor_ln108_9_fu_1613_p2 = (or_ln108_9_fu_1607_p2 ^ 1'd1);

assign xor_ln108_fu_1270_p2 = (tmp_43_fu_1262_p3 ^ 1'd1);

assign zext_ln102_fu_848_p1 = select_ln103_fu_840_p3;

assign zext_ln108_1_fu_1471_p1 = tmp_49_fu_1455_p3;

assign zext_ln108_2_fu_1690_p1 = tmp_56_fu_1674_p3;

assign zext_ln108_3_fu_1909_p1 = tmp_61_fu_1893_p3;

assign zext_ln108_4_fu_2091_p1 = tmp_15_fu_2085_p3;

assign zext_ln108_5_fu_892_p1 = tmp_16_fu_884_p3;

assign zext_ln108_6_fu_2105_p1 = tmp_36_fu_2097_p4;

assign zext_ln108_fu_1252_p1 = tmp_41_fu_1236_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11
