PERIPHERAL ${BASE} ETHERNET
REG ${BASE} ETHCON1 CLR SET INV
BIT 31-16   PTV
BIT 15      ON
BIT 13      SIDL
BIT 9       TXRTS
BIT 8       RXEN
BIT 7       AUTOFC
BIT 4       MANFC
BIT 0       BUFCDEC

REG +{${BASE},10} ETHCON2 CLR SET INV
BIT 10-4    RXBUFSZ

REG +{${BASE},20} ETHTXST CLR SET INV
BIT 31-2    TXSTADDR

REG +{${BASE},30} ETHRXST CLR SET INV
BIT 31-2    RXSTADDR

REG +{${BASE},40} ETHHT0 CLR SET INV
BIT 31-0    HT

REG +{${BASE},50} ETHHT1 CLR SET INV
BIT 31-0    HT

REG +{${BASE},60} ETHPMM0 CLR SET INV
BIT 31-1    PMM

REG +{${BASE},70} ETHPMM1 CLR SET INV
BIT 31-1    PMM

REG +{${BASE},80} ETHPMCS CLR SET INV
BIT 15-0    PMCS

REG +{${BASE},90} ETHPMO CLR SET INV
BIT 15-0    PMO

REG +{${BASE},A0} ETHRXFC CLR SET INV
BIT 15      HTEN
BIT 14      MPEN
BIT 12      NOTPM
BIT 11-8    PMMODE
BIT 7       CRCERREN
BIT 6       CRCOKEN
BIT 5       RUNTERREN
BIT 4       RUNTEN
BIT 3       UCEN
BIT 2       NOTMEEN
BIT 1       MCEN
BIT 0       BCEN

REG +{${BASE},B0} ETHRXWM CLR SET INV
BIT 23-16   RXFWM
BIT 7-0     RXEWM

REG +{${BASE},C0} ETHIEN CLR SET INV
BIT 14      TXBUSEIE
BIT 13      RXBUSEIE
BIT 9       EWMARKIE
BIT 8       FWMARKIE
BIT 7       RXDONEIE
BIT 6       PKTPENDIE
BIT 5       RXACTIE
BIT 3       TXDONEIE
BIT 2       TXABORTIE
BIT 1       RXBUFNAIE
BIT 0       RXOVFLWIE

REG +{${BASE},D0} ETHIRQ CLR SET INV
BIT 14      TXBUSE
BIT 13      RXBUSE
BIT 9       EWMARK
BIT 8       FWMARK
BIT 7       RXDONE
BIT 6       PKTPEND
BIT 5       RXACT
BIT 3       TXDONE
BIT 2       TXABORT
BIT 1       RXBUFNA
BIT 0       RXOVFLW

REG +{${BASE},E0} ETHSTAT CLR SET INV
BIT 23-16   BUFCNT
BIT 7       BUSY
BIT 6       TXBUSY
BIT 5       RXBUSY

REG +{${BASE},100} ETHRXOVFLOW CLR SET INV
BIT 15-0    RXOVFLWCNT

REG +{${BASE},110} ETHFRMTXOK CLR SET INV
BIT 15-0    FRMTXOKCNT

REG +{${BASE},120} ETHSCOLFRM CLR SET INV
BIT 15-0    SCOLFRMCNT

REG +{${BASE},130} ETHMCOLFRM CLR SET INV
BIT 15-0    MCOLFRMCNT

REG +{${BASE},140} ETHFRMRXOK CLR SET INV
BIT 15-0    FRMRXOKCNT

REG +{${BASE},150} ETHFCSERR CLR SET INV
BIT 15-0    FCSERRCNT

REG +{${BASE},160} ETHALGNERR CLR SET INV
BIT 15-0    ALGNERRCNT

REG +{${BASE},200} EMAC1CFG1 CLR SET INV
BIT 15      SOFTRESET
BIT 14      SIMRESET
BIT 11      RESETRMCS
BIT 10      RESETRFUN
BIT 9       RESETTMCS
BIT 8       RESETTFUN
BIT 4       LOOPBACK
BIT 3       TXPAUSE
BIT 2       RXPAUSE
BIT 1       PASSALL
BIT 0       RXENABLE

REG +{${BASE},210} EMAC1CFG2 CLR SET INV
BIT 14      EXCESSDFR
BIT 13      BPNOBKOFF
BIT 12      NOBKOFF
BIT 9       LONGPRE
BIT 8       PUREPRE
BIT 7       AUTOPAD
BIT 6       VLANPAD
BIT 5       PADENABLE
BIT 4       CRCENABLE
BIT 3       DELAYCRC
BIT 2       HUGEFRM
BIT 1       LENGTHCK
BIT 0       FULLDPLX

REG +{${BASE},220} EMAC1IPGT CLR SET INV
BIT 6-0     B2BIPKTGP

REG +{${BASE},230} EMAC1IPGR CLR SET INV
BIT 14-8    NB2BIPKTGP1
BIT 6-0     NB2BIPKTGP2

REG +{${BASE},240} EMAC1CLRT CLR SET INV
BIT 13-8    CWINDOW
BIT 3-0     RETX

REG +{${BASE},250} EMAC1MAXF CLR SET INV
BIT 15-0    MACMAXF

REG +{${BASE},260} EMAC1SUPP CLR SET INV
BIT 11      RESETRMII
BIT 8       SPEEDRMII

REG +{${BASE},270} EMAC1TEST CLR SET INV
BIT 2       TESTBP
BIT 1       TESTPAUSE
BIT 0       SHRTQNTA

REG +{${BASE},280} EMAC1MCFG CLR SET INV
BIT 15      RESETMGMT
BIT 5-2     CLKSEL
BIT 1       NOPRE
BIT 0       SCANINC

REG +{${BASE},290} EMAC1MCMD CLR SET INV
BIT 1       SCAN
BIT 0       READ

REG +{${BASE},2A0} EMAC1MADR CLR SET INV
BIT 12-8    PHYADDR
BIT 4-0     REGADDR

REG +{${BASE},2B0} EMAC1MWTD CLR SET INV
BIT 15-0    MWTD

REG +{${BASE},2C0} EMAC1MRDD CLR SET INV
BIT 15-0    MRDD

REG +{${BASE},2D0} EMAC1MIND CLR SET INV
BIT 3       LINKFAIL
BIT 2       NOTVALID
BIT 1       SCAN
BIT 0       MIIMBUSY

REG +{${BASE},300} EMAC1SA0 CLR SET INV
BIT 15-8    STNADDR6
BIT 7-0     STNADDR5

REG +{${BASE},310} EMAC1SA1 CLR SET INV
BIT 15-8    STNADDR4
BIT 7-0     STNADDR3

REG +{${BASE},320} EMAC1SA2 CLR SET INV
BIT 15-8    STNADDR2
BIT 7-0     STNADDR1


