#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Mar 28 11:15:09 2025
# Process ID         : 31996
# Current directory  : C:/work/research/Accelerator/VIT/vit_accel
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent32756 C:\work\research\Accelerator\VIT\vit_accel\vit_accel.xpr
# Log file           : C:/work/research/Accelerator/VIT/vit_accel/vivado.log
# Journal file       : C:/work/research/Accelerator/VIT/vit_accel\vivado.jou
# Running On         : LAPTOP-OEFK15M3
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 9 5900HS with Radeon Graphics        
# CPU Frequency      : 3294 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16541 MB
# Swap memory        : 15032 MB
# Total Virtual      : 31573 MB
# Available Virtual  : 16428 MB
#-----------------------------------------------------------
start_gui
open_project C:/work/research/Accelerator/VIT/vit_accel/vit_accel.xpr
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_pe_row [get_filesets sim_2]
set_property top_lib xil_defaultlib [get_filesets sim_2]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation -simset [get_filesets sim_2 ]
source tb_pe_row.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_pe_aray_v3 [get_filesets sim_2]
set_property top_lib xil_defaultlib [get_filesets sim_2]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation -simset [get_filesets sim_2 ]
source tb_pe_aray_v3.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run all
relaunch_sim
add_bp {C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/new/tb_pe_array_v3.v} 52
relaunch_sim
add_bp {C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/new/tb_pe_array_v3.v} 59
run all
run all
add_bp {C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/new/tb_pe_array_v3.v} 66
run all
relaunch_sim
run all
run all
run all
add_bp {C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/new/tb_pe_array_v3.v} 68
run all
run 10 us
relaunch_sim
run all
run all
run all
run all
run all
relaunch_sim
run all
run all
run all
run all
run all
relaunch_sim
remove_bps -file {C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/new/tb_pe_array_v3.v} -line 52
remove_bps -file {C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/new/tb_pe_array_v3.v} -line 59
remove_bps -file {C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/new/tb_pe_array_v3.v} -line 66
remove_bps -file {C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/new/tb_pe_array_v3.v} -line 68
relaunch_sim
run all
relaunch_sim
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_pe_array_v3 [get_filesets sim_2]
set_property top_lib xil_defaultlib [get_filesets sim_2]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation -simset [get_filesets sim_2 ]
source tb_pe_array_v3.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run 10 us
