.TH "spi_nor_sr1_bit6_quad_enable" 9 "spi_nor_sr1_bit6_quad_enable" "May 2021" "Kernel Hacker's Manual" LINUX
.SH NAME
spi_nor_sr1_bit6_quad_enable \- Set the Quad Enable BIT(6) in the Status Register 1.
.SH SYNOPSIS
.B "int" spi_nor_sr1_bit6_quad_enable
.BI "(struct spi_nor *nor "  ");"
.SH ARGUMENTS
.IP "nor" 12
pointer to a 'struct spi_nor'
.SH "DESCRIPTION"
Bit 6 of the Status Register 1 is the QE bit for Macronix like QSPI memories.
.SH "RETURN"
0 on success, -errno otherwise.
