# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 9
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-17.10"
module \mem2reg_test1
  attribute \src "dut.sv:9.1-15.4"
  wire width 2 $0$mem2reg_rd$\array$dut.sv:14$2_ADDR[1:0]$6
  attribute \src "dut.sv:9.1-15.4"
  wire width 4 $0$mem2reg_rd$\array$dut.sv:14$2_DATA[3:0]$7
  attribute \src "dut.sv:9.1-15.4"
  wire width 2 $0$mem2reg_wr$\array$dut.sv:13$1_ADDR[1:0]$4
  attribute \src "dut.sv:9.1-15.4"
  wire width 4 $0$mem2reg_wr$\array$dut.sv:13$1_DATA[3:0]$5
  attribute \src "dut.sv:9.1-15.4"
  wire width 4 $0\array[0][3:0]
  attribute \src "dut.sv:9.1-15.4"
  wire width 4 $0\array[1][3:0]
  attribute \src "dut.sv:9.1-15.4"
  wire width 4 $0\array[2][3:0]
  attribute \src "dut.sv:9.1-15.4"
  wire width 4 $0\out_data[3:0]
  attribute \src "dut.sv:9.1-15.4"
  wire width 4 $1$mem2reg_rd$\array$dut.sv:14$2_DATA[3:0]$8
  attribute \src "dut.sv:9.1-15.4"
  wire width 4 $1\array[0][3:0]
  attribute \src "dut.sv:9.1-15.4"
  wire width 4 $1\array[1][3:0]
  attribute \src "dut.sv:9.1-15.4"
  wire width 4 $1\array[2][3:0]
  attribute \nosync 1
  attribute \src "dut.sv:14.13-14.18"
  wire width 2 $mem2reg_rd$\array$dut.sv:14$2_ADDR
  attribute \nosync 1
  attribute \src "dut.sv:14.13-14.18"
  wire width 4 $mem2reg_rd$\array$dut.sv:14$2_DATA
  attribute \nosync 1
  attribute \src "dut.sv:13.2-13.26"
  wire width 2 $mem2reg_wr$\array$dut.sv:13$1_ADDR
  attribute \nosync 1
  attribute \src "dut.sv:13.2-13.26"
  wire width 4 $mem2reg_wr$\array$dut.sv:13$1_DATA
  attribute \src "dut.sv:7.11-7.16"
  wire width 4 \array[0]
  attribute \src "dut.sv:7.11-7.16"
  wire width 4 \array[1]
  attribute \src "dut.sv:7.11-7.16"
  wire width 4 \array[2]
  attribute \src "dut.sv:3.13-3.20"
  wire width 2 input 1 \in_addr
  attribute \src "dut.sv:4.13-4.20"
  wire width 4 input 2 \in_data
  attribute \src "dut.sv:3.22-3.30"
  wire width 2 input 3 \out_addr
  attribute \src "dut.sv:5.18-5.26"
  wire width 4 output 4 \out_data
  attribute \src "dut.sv:9.1-15.4"
  process $proc$dut.sv:9$3
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$mem2reg_wr$\array$dut.sv:13$1_DATA[3:0]$5 \in_data
    assign $0$mem2reg_wr$\array$dut.sv:13$1_ADDR[1:0]$4 \in_addr
    assign $0\array[0][3:0] $1\array[0][3:0]
    assign $0\array[1][3:0] $1\array[1][3:0]
    assign $0\array[2][3:0] $1\array[2][3:0]
    assign $0$mem2reg_rd$\array$dut.sv:14$2_ADDR[1:0]$6 \out_addr
    assign $0$mem2reg_rd$\array$dut.sv:14$2_DATA[3:0]$7 $1$mem2reg_rd$\array$dut.sv:14$2_DATA[3:0]$8
    assign $0\out_data[3:0] $1$mem2reg_rd$\array$dut.sv:14$2_DATA[3:0]$8
    attribute \src "dut.sv:13.2-13.26"
    switch \in_addr
      attribute \src "dut.sv:13.2-13.26"
      case 2'00
        assign { } { }
        assign $1\array[1][3:0] 4'0111
        assign $1\array[2][3:0] 4'1010
        assign $1\array[0][3:0] \in_data
      attribute \src "dut.sv:13.2-13.26"
      case 2'01
        assign $1\array[0][3:0] 4'0000
        assign { } { }
        assign $1\array[2][3:0] 4'1010
        assign $1\array[1][3:0] \in_data
      attribute \src "dut.sv:13.2-13.26"
      case 2'10
        assign $1\array[0][3:0] 4'0000
        assign $1\array[1][3:0] 4'0111
        assign { } { }
        assign $1\array[2][3:0] \in_data
      case 
        assign $1\array[0][3:0] 4'0000
        assign $1\array[1][3:0] 4'0111
        assign $1\array[2][3:0] 4'1010
    end
    attribute \src "dut.sv:14.13-14.18"
    switch \out_addr
      attribute \src "dut.sv:14.13-14.18"
      case 2'00
        assign { } { }
        assign $1$mem2reg_rd$\array$dut.sv:14$2_DATA[3:0]$8 $1\array[0][3:0]
      attribute \src "dut.sv:14.13-14.18"
      case 2'01
        assign { } { }
        assign $1$mem2reg_rd$\array$dut.sv:14$2_DATA[3:0]$8 $1\array[1][3:0]
      attribute \src "dut.sv:14.13-14.18"
      case 2'10
        assign { } { }
        assign $1$mem2reg_rd$\array$dut.sv:14$2_DATA[3:0]$8 $1\array[2][3:0]
      attribute \src "dut.sv:14.13-14.18"
      case 
        assign { } { }
        assign $1$mem2reg_rd$\array$dut.sv:14$2_DATA[3:0]$8 4'x
    end
    sync always
      update \out_data $0\out_data[3:0]
      update \array[0] $0\array[0][3:0]
      update \array[1] $0\array[1][3:0]
      update \array[2] $0\array[2][3:0]
      update $mem2reg_wr$\array$dut.sv:13$1_ADDR 2'x
      update $mem2reg_wr$\array$dut.sv:13$1_DATA 4'x
      update $mem2reg_rd$\array$dut.sv:14$2_ADDR 2'x
      update $mem2reg_rd$\array$dut.sv:14$2_DATA 4'x
  end
end
