Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Dec 21 23:07:22 2024
| Host         : iNOMAL running 64-bit Fedora Linux 41 (KDE Plasma)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong3ds_timing_summary_routed.rpt -pb pong3ds_timing_summary_routed.pb -rpx pong3ds_timing_summary_routed.rpx -warn_on_violation
| Design       : pong3ds
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.549        0.000                      0                  107        0.186        0.000                      0                  107        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.549        0.000                      0                  107        0.186        0.000                      0                  107        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 display_vga/h_pixel_ctr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 0.945ns (19.939%)  route 3.794ns (80.061%))
  Logic Levels:           4  (LUT2=1 LUT5=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.706     5.309    display_vga/clk_IBUF_BUFG
    SLICE_X7Y76          FDSE                                         r  display_vga/h_pixel_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDSE (Prop_fdse_C_Q)         0.456     5.765 r  display_vga/h_pixel_ctr_reg[1]/Q
                         net (fo=16, routed)          1.274     7.039    display_vga/h_pixel_ctr[1]
    SLICE_X9Y77          LUT5 (Prop_lut5_I1_O)        0.124     7.163 r  display_vga/v_line_ctr[8]_i_5/O
                         net (fo=1, routed)           0.361     7.523    display_vga/v_line_ctr[8]_i_5_n_0
    SLICE_X8Y77          LUT5 (Prop_lut5_I3_O)        0.124     7.647 r  display_vga/v_line_ctr[8]_i_2/O
                         net (fo=22, routed)          1.000     8.648    display_vga/h_pixel_ctr_next[9]
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.124     8.772 r  display_vga/v_line_ctr[8]_i_4/O
                         net (fo=4, routed)           0.500     9.272    display_vga/v_line_ctr_next[9]
    SLICE_X5Y73          LUT2 (Prop_lut2_I1_O)        0.117     9.389 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.659    10.048    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  display_vga/v_line_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.588    15.011    display_vga/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  display_vga/v_line_ctr_reg[6]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X5Y73          FDRE (Setup_fdre_C_R)       -0.637    14.597    display_vga/v_line_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 display_vga/h_pixel_ctr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 0.945ns (19.939%)  route 3.794ns (80.061%))
  Logic Levels:           4  (LUT2=1 LUT5=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.706     5.309    display_vga/clk_IBUF_BUFG
    SLICE_X7Y76          FDSE                                         r  display_vga/h_pixel_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDSE (Prop_fdse_C_Q)         0.456     5.765 r  display_vga/h_pixel_ctr_reg[1]/Q
                         net (fo=16, routed)          1.274     7.039    display_vga/h_pixel_ctr[1]
    SLICE_X9Y77          LUT5 (Prop_lut5_I1_O)        0.124     7.163 r  display_vga/v_line_ctr[8]_i_5/O
                         net (fo=1, routed)           0.361     7.523    display_vga/v_line_ctr[8]_i_5_n_0
    SLICE_X8Y77          LUT5 (Prop_lut5_I3_O)        0.124     7.647 r  display_vga/v_line_ctr[8]_i_2/O
                         net (fo=22, routed)          1.000     8.648    display_vga/h_pixel_ctr_next[9]
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.124     8.772 r  display_vga/v_line_ctr[8]_i_4/O
                         net (fo=4, routed)           0.500     9.272    display_vga/v_line_ctr_next[9]
    SLICE_X5Y73          LUT2 (Prop_lut2_I1_O)        0.117     9.389 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.659    10.048    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  display_vga/v_line_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.588    15.011    display_vga/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  display_vga/v_line_ctr_reg[7]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X5Y73          FDRE (Setup_fdre_C_R)       -0.637    14.597    display_vga/v_line_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 display_vga/h_pixel_ctr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 0.945ns (19.939%)  route 3.794ns (80.061%))
  Logic Levels:           4  (LUT2=1 LUT5=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.706     5.309    display_vga/clk_IBUF_BUFG
    SLICE_X7Y76          FDSE                                         r  display_vga/h_pixel_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDSE (Prop_fdse_C_Q)         0.456     5.765 r  display_vga/h_pixel_ctr_reg[1]/Q
                         net (fo=16, routed)          1.274     7.039    display_vga/h_pixel_ctr[1]
    SLICE_X9Y77          LUT5 (Prop_lut5_I1_O)        0.124     7.163 r  display_vga/v_line_ctr[8]_i_5/O
                         net (fo=1, routed)           0.361     7.523    display_vga/v_line_ctr[8]_i_5_n_0
    SLICE_X8Y77          LUT5 (Prop_lut5_I3_O)        0.124     7.647 r  display_vga/v_line_ctr[8]_i_2/O
                         net (fo=22, routed)          1.000     8.648    display_vga/h_pixel_ctr_next[9]
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.124     8.772 r  display_vga/v_line_ctr[8]_i_4/O
                         net (fo=4, routed)           0.500     9.272    display_vga/v_line_ctr_next[9]
    SLICE_X5Y73          LUT2 (Prop_lut2_I1_O)        0.117     9.389 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.659    10.048    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  display_vga/v_line_ctr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.588    15.011    display_vga/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  display_vga/v_line_ctr_reg[8]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X5Y73          FDRE (Setup_fdre_C_R)       -0.637    14.597    display_vga/v_line_ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.690ns  (required time - arrival time)
  Source:                 display_vga/h_pixel_ctr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 0.945ns (20.560%)  route 3.651ns (79.440%))
  Logic Levels:           4  (LUT2=1 LUT5=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.706     5.309    display_vga/clk_IBUF_BUFG
    SLICE_X7Y76          FDSE                                         r  display_vga/h_pixel_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDSE (Prop_fdse_C_Q)         0.456     5.765 r  display_vga/h_pixel_ctr_reg[1]/Q
                         net (fo=16, routed)          1.274     7.039    display_vga/h_pixel_ctr[1]
    SLICE_X9Y77          LUT5 (Prop_lut5_I1_O)        0.124     7.163 r  display_vga/v_line_ctr[8]_i_5/O
                         net (fo=1, routed)           0.361     7.523    display_vga/v_line_ctr[8]_i_5_n_0
    SLICE_X8Y77          LUT5 (Prop_lut5_I3_O)        0.124     7.647 r  display_vga/v_line_ctr[8]_i_2/O
                         net (fo=22, routed)          1.000     8.648    display_vga/h_pixel_ctr_next[9]
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.124     8.772 r  display_vga/v_line_ctr[8]_i_4/O
                         net (fo=4, routed)           0.500     9.272    display_vga/v_line_ctr_next[9]
    SLICE_X5Y73          LUT2 (Prop_lut2_I1_O)        0.117     9.389 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.516     9.905    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X4Y74          FDRE                                         r  display_vga/v_line_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.586    15.009    display_vga/clk_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  display_vga/v_line_ctr_reg[5]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X4Y74          FDRE (Setup_fdre_C_R)       -0.637    14.595    display_vga/v_line_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                  4.690    

Slack (MET) :             4.695ns  (required time - arrival time)
  Source:                 display_vga/h_pixel_ctr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 0.945ns (20.579%)  route 3.647ns (79.421%))
  Logic Levels:           4  (LUT2=1 LUT5=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.706     5.309    display_vga/clk_IBUF_BUFG
    SLICE_X7Y76          FDSE                                         r  display_vga/h_pixel_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDSE (Prop_fdse_C_Q)         0.456     5.765 r  display_vga/h_pixel_ctr_reg[1]/Q
                         net (fo=16, routed)          1.274     7.039    display_vga/h_pixel_ctr[1]
    SLICE_X9Y77          LUT5 (Prop_lut5_I1_O)        0.124     7.163 r  display_vga/v_line_ctr[8]_i_5/O
                         net (fo=1, routed)           0.361     7.523    display_vga/v_line_ctr[8]_i_5_n_0
    SLICE_X8Y77          LUT5 (Prop_lut5_I3_O)        0.124     7.647 r  display_vga/v_line_ctr[8]_i_2/O
                         net (fo=22, routed)          1.000     8.648    display_vga/h_pixel_ctr_next[9]
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.124     8.772 r  display_vga/v_line_ctr[8]_i_4/O
                         net (fo=4, routed)           0.500     9.272    display_vga/v_line_ctr_next[9]
    SLICE_X5Y73          LUT2 (Prop_lut2_I1_O)        0.117     9.389 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.512     9.901    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X5Y74          FDRE                                         r  display_vga/v_line_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.586    15.009    display_vga/clk_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  display_vga/v_line_ctr_reg[4]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X5Y74          FDRE (Setup_fdre_C_R)       -0.637    14.595    display_vga/v_line_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                  4.695    

Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 display_vga/h_pixel_ctr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.945ns (21.247%)  route 3.503ns (78.753%))
  Logic Levels:           4  (LUT2=1 LUT5=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.706     5.309    display_vga/clk_IBUF_BUFG
    SLICE_X7Y76          FDSE                                         r  display_vga/h_pixel_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDSE (Prop_fdse_C_Q)         0.456     5.765 r  display_vga/h_pixel_ctr_reg[1]/Q
                         net (fo=16, routed)          1.274     7.039    display_vga/h_pixel_ctr[1]
    SLICE_X9Y77          LUT5 (Prop_lut5_I1_O)        0.124     7.163 r  display_vga/v_line_ctr[8]_i_5/O
                         net (fo=1, routed)           0.361     7.523    display_vga/v_line_ctr[8]_i_5_n_0
    SLICE_X8Y77          LUT5 (Prop_lut5_I3_O)        0.124     7.647 r  display_vga/v_line_ctr[8]_i_2/O
                         net (fo=22, routed)          1.000     8.648    display_vga/h_pixel_ctr_next[9]
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.124     8.772 r  display_vga/v_line_ctr[8]_i_4/O
                         net (fo=4, routed)           0.500     9.272    display_vga/v_line_ctr_next[9]
    SLICE_X5Y73          LUT2 (Prop_lut2_I1_O)        0.117     9.389 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.368     9.756    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X5Y72          FDRE                                         r  display_vga/v_line_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.589    15.012    display_vga/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  display_vga/v_line_ctr_reg[0]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X5Y72          FDRE (Setup_fdre_C_R)       -0.637    14.598    display_vga/v_line_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 display_vga/h_pixel_ctr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.945ns (21.247%)  route 3.503ns (78.753%))
  Logic Levels:           4  (LUT2=1 LUT5=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.706     5.309    display_vga/clk_IBUF_BUFG
    SLICE_X7Y76          FDSE                                         r  display_vga/h_pixel_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDSE (Prop_fdse_C_Q)         0.456     5.765 r  display_vga/h_pixel_ctr_reg[1]/Q
                         net (fo=16, routed)          1.274     7.039    display_vga/h_pixel_ctr[1]
    SLICE_X9Y77          LUT5 (Prop_lut5_I1_O)        0.124     7.163 r  display_vga/v_line_ctr[8]_i_5/O
                         net (fo=1, routed)           0.361     7.523    display_vga/v_line_ctr[8]_i_5_n_0
    SLICE_X8Y77          LUT5 (Prop_lut5_I3_O)        0.124     7.647 r  display_vga/v_line_ctr[8]_i_2/O
                         net (fo=22, routed)          1.000     8.648    display_vga/h_pixel_ctr_next[9]
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.124     8.772 r  display_vga/v_line_ctr[8]_i_4/O
                         net (fo=4, routed)           0.500     9.272    display_vga/v_line_ctr_next[9]
    SLICE_X5Y73          LUT2 (Prop_lut2_I1_O)        0.117     9.389 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.368     9.756    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X5Y72          FDRE                                         r  display_vga/v_line_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.589    15.012    display_vga/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  display_vga/v_line_ctr_reg[1]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X5Y72          FDRE (Setup_fdre_C_R)       -0.637    14.598    display_vga/v_line_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 game/ball_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/x_vel_ball_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 2.615ns (50.864%)  route 2.526ns (49.136%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.711     5.314    game/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  game/ball_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 f  game/ball_x_reg[5]/Q
                         net (fo=12, routed)          1.294     7.126    game/ball_x_reg[9]_0[4]
    SLICE_X7Y80          LUT1 (Prop_lut1_I0_O)        0.124     7.250 r  game/ball_left_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.250    game/ball_left_carry__0_i_3_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.800 r  game/ball_left_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.800    game/ball_left_carry__0_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.134 f  game/ball_left_carry__1/O[1]
                         net (fo=1, routed)           0.786     8.919    game/ball_left[9]
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.303     9.222 r  game/left_hit_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.222    game/left_hit_carry__0_i_2_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.679 f  game/left_hit_carry__0/CO[1]
                         net (fo=1, routed)           0.447    10.126    game/left_hit
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.329    10.455 r  game/x_vel_ball[2]_i_1/O
                         net (fo=1, routed)           0.000    10.455    game/x_vel_ball[2]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  game/x_vel_ball_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.595    15.018    game/clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  game/x_vel_ball_reg[2]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X2Y81          FDRE (Setup_fdre_C_D)        0.077    15.334    game/x_vel_ball_reg[2]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                         -10.455    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 display_vga/v_line_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/paddle_y_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 1.199ns (26.559%)  route 3.315ns (73.441%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.707     5.310    display_vga/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  display_vga/v_line_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.419     5.729 f  display_vga/v_line_ctr_reg[1]/Q
                         net (fo=16, routed)          1.054     6.783    display_vga/v_line_ctr[1]
    SLICE_X5Y74          LUT3 (Prop_lut3_I1_O)        0.324     7.107 r  display_vga/ball_x[1]_i_5/O
                         net (fo=1, routed)           0.773     7.880    display_vga/ball_x[1]_i_5_n_0
    SLICE_X6Y76          LUT5 (Prop_lut5_I2_O)        0.332     8.212 r  display_vga/ball_x[1]_i_1/O
                         net (fo=26, routed)          0.948     9.159    game/frame_start
    SLICE_X0Y72          LUT5 (Prop_lut5_I3_O)        0.124     9.283 r  game/paddle_y[9]_i_1/O
                         net (fo=9, routed)           0.541     9.824    game/paddle_y[9]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  game/paddle_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.593    15.016    game/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  game/paddle_y_reg[0]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y71          FDRE (Setup_fdre_C_CE)      -0.205    15.034    game/paddle_y_reg[0]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 display_vga/v_line_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/paddle_y_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 1.199ns (26.559%)  route 3.315ns (73.441%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.707     5.310    display_vga/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  display_vga/v_line_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.419     5.729 f  display_vga/v_line_ctr_reg[1]/Q
                         net (fo=16, routed)          1.054     6.783    display_vga/v_line_ctr[1]
    SLICE_X5Y74          LUT3 (Prop_lut3_I1_O)        0.324     7.107 r  display_vga/ball_x[1]_i_5/O
                         net (fo=1, routed)           0.773     7.880    display_vga/ball_x[1]_i_5_n_0
    SLICE_X6Y76          LUT5 (Prop_lut5_I2_O)        0.332     8.212 r  display_vga/ball_x[1]_i_1/O
                         net (fo=26, routed)          0.948     9.159    game/frame_start
    SLICE_X0Y72          LUT5 (Prop_lut5_I3_O)        0.124     9.283 r  game/paddle_y[9]_i_1/O
                         net (fo=9, routed)           0.541     9.824    game/paddle_y[9]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  game/paddle_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.593    15.016    game/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  game/paddle_y_reg[2]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y71          FDRE (Setup_fdre_C_CE)      -0.205    15.034    game/paddle_y_reg[2]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                  5.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 clk_dev_mdl/tim_25mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/h_pixel_ctr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.484    clk_dev_mdl/clk_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  clk_dev_mdl/tim_25mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_dev_mdl/tim_25mhz_reg/Q
                         net (fo=6, routed)           0.133     1.758    display_vga/tim_25mhz
    SLICE_X8Y77          LUT5 (Prop_lut5_I1_O)        0.045     1.803 r  display_vga/h_pixel_ctr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.803    display_vga/h_pixel_ctr[6]_i_1_n_0
    SLICE_X8Y77          FDRE                                         r  display_vga/h_pixel_ctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.833     1.998    display_vga/clk_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  display_vga/h_pixel_ctr_reg[6]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X8Y77          FDRE (Hold_fdre_C_D)         0.120     1.617    display_vga/h_pixel_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 clk_dev_mdl/tim_25mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/h_pixel_ctr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.484    clk_dev_mdl/clk_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  clk_dev_mdl/tim_25mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_dev_mdl/tim_25mhz_reg/Q
                         net (fo=6, routed)           0.137     1.762    display_vga/tim_25mhz
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.045     1.807 r  display_vga/h_pixel_ctr[7]_i_1/O
                         net (fo=1, routed)           0.000     1.807    display_vga/h_pixel_ctr[7]_i_1_n_0
    SLICE_X8Y77          FDRE                                         r  display_vga/h_pixel_ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.833     1.998    display_vga/clk_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  display_vga/h_pixel_ctr_reg[7]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X8Y77          FDRE (Hold_fdre_C_D)         0.121     1.618    display_vga/h_pixel_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 display_vga/v_line_ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.667%)  route 0.154ns (45.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.590     1.509    display_vga/clk_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  display_vga/v_line_ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  display_vga/v_line_ctr_reg[4]/Q
                         net (fo=15, routed)          0.154     1.805    display_vga/v_line_ctr[4]
    SLICE_X4Y74          LUT6 (Prop_lut6_I4_O)        0.045     1.850 r  display_vga/v_line_ctr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.850    display_vga/p_1_in[5]
    SLICE_X4Y74          FDRE                                         r  display_vga/v_line_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.858     2.023    display_vga/clk_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  display_vga/v_line_ctr_reg[5]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X4Y74          FDRE (Hold_fdre_C_D)         0.091     1.613    display_vga/v_line_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 display_vga/h_pixel_ctr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/h_pixel_ctr_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.189ns (51.167%)  route 0.180ns (48.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.591     1.510    display_vga/clk_IBUF_BUFG
    SLICE_X7Y76          FDSE                                         r  display_vga/h_pixel_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDSE (Prop_fdse_C_Q)         0.141     1.651 r  display_vga/h_pixel_ctr_reg[1]/Q
                         net (fo=16, routed)          0.180     1.832    display_vga/h_pixel_ctr[1]
    SLICE_X7Y77          LUT5 (Prop_lut5_I3_O)        0.048     1.880 r  display_vga/h_pixel_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.880    display_vga/h_pixel_ctr[3]_i_1_n_0
    SLICE_X7Y77          FDSE                                         r  display_vga/h_pixel_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.861     2.026    display_vga/clk_IBUF_BUFG
    SLICE_X7Y77          FDSE                                         r  display_vga/h_pixel_ctr_reg[3]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X7Y77          FDSE (Hold_fdse_C_D)         0.105     1.630    display_vga/h_pixel_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 game/ball_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/ball_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.381%)  route 0.091ns (25.619%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.592     1.511    game/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  game/ball_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  game/ball_y_reg[6]/Q
                         net (fo=10, routed)          0.091     1.744    game/Q[5]
    SLICE_X1Y76          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.868 r  game/ball_y0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.868    game/p_0_in[7]
    SLICE_X1Y76          FDRE                                         r  game/ball_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.862     2.027    game/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  game/ball_y_reg[7]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    game/ball_y_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 display_vga/h_pixel_ctr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/h_pixel_ctr_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.285%)  route 0.150ns (41.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.484    display_vga/clk_IBUF_BUFG
    SLICE_X8Y78          FDSE                                         r  display_vga/h_pixel_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDSE (Prop_fdse_C_Q)         0.164     1.648 r  display_vga/h_pixel_ctr_reg[0]/Q
                         net (fo=15, routed)          0.150     1.798    display_vga/h_pixel_ctr[0]
    SLICE_X9Y78          LUT6 (Prop_lut6_I3_O)        0.045     1.843 r  display_vga/h_pixel_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.843    display_vga/h_pixel_ctr[4]_i_1_n_0
    SLICE_X9Y78          FDSE                                         r  display_vga/h_pixel_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.834     1.999    display_vga/clk_IBUF_BUFG
    SLICE_X9Y78          FDSE                                         r  display_vga/h_pixel_ctr_reg[4]/C
                         clock pessimism             -0.501     1.497    
    SLICE_X9Y78          FDSE (Hold_fdse_C_D)         0.091     1.588    display_vga/h_pixel_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 display_vga/v_line_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.450%)  route 0.176ns (48.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.593     1.512    display_vga/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  display_vga/v_line_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  display_vga/v_line_ctr_reg[0]/Q
                         net (fo=16, routed)          0.176     1.829    display_vga/v_line_ctr[0]
    SLICE_X4Y73          LUT6 (Prop_lut6_I1_O)        0.045     1.874 r  display_vga/v_line_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.874    display_vga/v_line_ctr[3]_i_1_n_0
    SLICE_X4Y73          FDSE                                         r  display_vga/v_line_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.859     2.024    display_vga/clk_IBUF_BUFG
    SLICE_X4Y73          FDSE                                         r  display_vga/v_line_ctr_reg[3]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X4Y73          FDSE (Hold_fdse_C_D)         0.092     1.615    display_vga/v_line_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 game/x_vel_ball_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/x_vel_ball_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.597     1.516    game/clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  game/x_vel_ball_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  game/x_vel_ball_reg[2]/Q
                         net (fo=20, routed)          0.175     1.856    game/x_vel_ball[2]
    SLICE_X2Y81          LUT5 (Prop_lut5_I0_O)        0.045     1.901 r  game/x_vel_ball[2]_i_1/O
                         net (fo=1, routed)           0.000     1.901    game/x_vel_ball[2]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  game/x_vel_ball_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.868     2.033    game/clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  game/x_vel_ball_reg[2]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.120     1.636    game/x_vel_ball_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 display_vga/h_pixel_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/h_pixel_ctr_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.257%)  route 0.199ns (48.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.484    display_vga/clk_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  display_vga/h_pixel_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164     1.648 r  display_vga/h_pixel_ctr_reg[7]/Q
                         net (fo=14, routed)          0.199     1.847    display_vga/h_pixel_ctr[7]
    SLICE_X8Y78          LUT6 (Prop_lut6_I4_O)        0.045     1.892 r  display_vga/h_pixel_ctr[9]_i_2/O
                         net (fo=1, routed)           0.000     1.892    display_vga/h_pixel_ctr[9]_i_2_n_0
    SLICE_X8Y78          FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.834     1.999    display_vga/clk_IBUF_BUFG
    SLICE_X8Y78          FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/C
                         clock pessimism             -0.500     1.498    
    SLICE_X8Y78          FDSE (Hold_fdse_C_D)         0.121     1.619    display_vga/h_pixel_ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 display_vga/h_pixel_ctr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/h_pixel_ctr_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.591     1.510    display_vga/clk_IBUF_BUFG
    SLICE_X7Y76          FDSE                                         r  display_vga/h_pixel_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDSE (Prop_fdse_C_Q)         0.141     1.651 r  display_vga/h_pixel_ctr_reg[1]/Q
                         net (fo=16, routed)          0.180     1.832    display_vga/h_pixel_ctr[1]
    SLICE_X7Y76          LUT3 (Prop_lut3_I0_O)        0.045     1.877 r  display_vga/h_pixel_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.877    display_vga/h_pixel_ctr[1]_i_1_n_0
    SLICE_X7Y76          FDSE                                         r  display_vga/h_pixel_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.859     2.024    display_vga/clk_IBUF_BUFG
    SLICE_X7Y76          FDSE                                         r  display_vga/h_pixel_ctr_reg[1]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X7Y76          FDSE (Hold_fdse_C_D)         0.091     1.601    display_vga/h_pixel_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X10Y77    clk_dev_mdl/clk_dev_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X10Y77    clk_dev_mdl/clk_dev_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y77     clk_dev_mdl/tim_25mhz_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X8Y78     display_vga/h_pixel_ctr_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X7Y76     display_vga/h_pixel_ctr_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X8Y78     display_vga/h_pixel_ctr_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X7Y77     display_vga/h_pixel_ctr_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X9Y78     display_vga/h_pixel_ctr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y77     display_vga/h_pixel_ctr_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X10Y77    clk_dev_mdl/clk_dev_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X10Y77    clk_dev_mdl/clk_dev_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X10Y77    clk_dev_mdl/clk_dev_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X10Y77    clk_dev_mdl/clk_dev_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y77     clk_dev_mdl/tim_25mhz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y77     clk_dev_mdl/tim_25mhz_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y78     display_vga/h_pixel_ctr_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y78     display_vga/h_pixel_ctr_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     display_vga/h_pixel_ctr_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     display_vga/h_pixel_ctr_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X10Y77    clk_dev_mdl/clk_dev_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X10Y77    clk_dev_mdl/clk_dev_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X10Y77    clk_dev_mdl/clk_dev_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X10Y77    clk_dev_mdl/clk_dev_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y77     clk_dev_mdl/tim_25mhz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y77     clk_dev_mdl/tim_25mhz_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y78     display_vga/h_pixel_ctr_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y78     display_vga/h_pixel_ctr_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     display_vga/h_pixel_ctr_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     display_vga/h_pixel_ctr_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_ch[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.929ns  (logic 5.594ns (31.202%)  route 12.335ns (68.798%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.706     5.309    display_vga/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  display_vga/v_line_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 f  display_vga/v_line_ctr_reg[8]/Q
                         net (fo=10, routed)          0.922     6.687    display_vga/v_line_ctr_reg[8]_0[2]
    SLICE_X5Y74          LUT4 (Prop_lut4_I3_O)        0.124     6.811 r  display_vga/ball_x[1]_i_6/O
                         net (fo=3, routed)           1.002     7.813    display_vga/ball_x[1]_i_6_n_0
    SLICE_X6Y76          LUT5 (Prop_lut5_I1_O)        0.124     7.937 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=74, routed)          1.205     9.142    display_vga/vga_active__5
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.118     9.260 r  display_vga/green_ch_in2_carry__0_i_6/O
                         net (fo=4, routed)           0.845    10.105    game/y_coord[2]
    SLICE_X3Y72          LUT6 (Prop_lut6_I0_O)        0.326    10.431 r  game/green_ch_in2_carry__0_i_1/O
                         net (fo=1, routed)           0.544    10.975    blitter/green_ch_in2_carry__1_0[0]
    SLICE_X2Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.525 r  blitter/green_ch_in2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.525    blitter/green_ch_in2_carry__0_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.642 r  blitter/green_ch_in2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.642    blitter/green_ch_in2_carry__1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.759 r  blitter/green_ch_in2_carry__2/CO[3]
                         net (fo=2, routed)           1.301    13.060    game/blue_ch[0]_2[0]
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    13.184 r  game/green_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.516    19.700    green_ch_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    23.238 r  green_ch_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.238    green_ch[0]
    C6                                                                r  green_ch[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_ch[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.915ns  (logic 5.700ns (31.817%)  route 12.215ns (68.183%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.706     5.309    display_vga/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  display_vga/v_line_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 f  display_vga/v_line_ctr_reg[8]/Q
                         net (fo=10, routed)          0.922     6.687    display_vga/v_line_ctr_reg[8]_0[2]
    SLICE_X5Y74          LUT4 (Prop_lut4_I3_O)        0.124     6.811 r  display_vga/ball_x[1]_i_6/O
                         net (fo=3, routed)           1.002     7.813    display_vga/ball_x[1]_i_6_n_0
    SLICE_X6Y76          LUT5 (Prop_lut5_I1_O)        0.124     7.937 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=74, routed)          1.461     9.398    display_vga/vga_active__5
    SLICE_X4Y74          LUT6 (Prop_lut6_I4_O)        0.124     9.522 r  display_vga/red_ch_in2_carry_i_3/O
                         net (fo=1, routed)           0.555    10.078    blitter/red_ch_in2_carry__0_0[1]
    SLICE_X3Y74          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.585 r  blitter/red_ch_in2_carry/CO[3]
                         net (fo=1, routed)           0.009    10.594    blitter/red_ch_in2_carry_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.708 r  blitter/red_ch_in2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.708    blitter/red_ch_in2_carry__0_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.822 r  blitter/red_ch_in2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.822    blitter/red_ch_in2_carry__1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.936 f  blitter/red_ch_in2_carry__2/CO[3]
                         net (fo=2, routed)           0.901    11.837    game/red_ch[0][0]
    SLICE_X5Y78          LUT4 (Prop_lut4_I3_O)        0.150    11.987 f  game/green_ch_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.931    12.918    game/red_ch_in[0]
    SLICE_X7Y76          LUT6 (Prop_lut6_I0_O)        0.326    13.244 r  game/blue_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.433    19.677    blue_ch_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    23.224 r  blue_ch_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.224    blue_ch[0]
    B7                                                                r  blue_ch[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_ch[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.654ns  (logic 5.602ns (31.734%)  route 12.052ns (68.266%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.706     5.309    display_vga/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  display_vga/v_line_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 f  display_vga/v_line_ctr_reg[8]/Q
                         net (fo=10, routed)          0.922     6.687    display_vga/v_line_ctr_reg[8]_0[2]
    SLICE_X5Y74          LUT4 (Prop_lut4_I3_O)        0.124     6.811 r  display_vga/ball_x[1]_i_6/O
                         net (fo=3, routed)           1.002     7.813    display_vga/ball_x[1]_i_6_n_0
    SLICE_X6Y76          LUT5 (Prop_lut5_I1_O)        0.124     7.937 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=74, routed)          1.205     9.142    display_vga/vga_active__5
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.118     9.260 r  display_vga/green_ch_in2_carry__0_i_6/O
                         net (fo=4, routed)           0.845    10.105    game/y_coord[2]
    SLICE_X3Y72          LUT6 (Prop_lut6_I0_O)        0.326    10.431 r  game/green_ch_in2_carry__0_i_1/O
                         net (fo=1, routed)           0.544    10.975    blitter/green_ch_in2_carry__1_0[0]
    SLICE_X2Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.525 r  blitter/green_ch_in2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.525    blitter/green_ch_in2_carry__0_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.642 r  blitter/green_ch_in2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.642    blitter/green_ch_in2_carry__1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.759 r  blitter/green_ch_in2_carry__2/CO[3]
                         net (fo=2, routed)           1.301    13.060    game/blue_ch[0]_2[0]
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    13.184 r  game/green_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.233    19.416    green_ch_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    22.963 r  green_ch_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.963    green_ch[2]
    B6                                                                r  green_ch[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_ch[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.636ns  (logic 5.705ns (32.346%)  route 11.931ns (67.654%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.706     5.309    display_vga/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  display_vga/v_line_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 f  display_vga/v_line_ctr_reg[8]/Q
                         net (fo=10, routed)          0.922     6.687    display_vga/v_line_ctr_reg[8]_0[2]
    SLICE_X5Y74          LUT4 (Prop_lut4_I3_O)        0.124     6.811 r  display_vga/ball_x[1]_i_6/O
                         net (fo=3, routed)           1.002     7.813    display_vga/ball_x[1]_i_6_n_0
    SLICE_X6Y76          LUT5 (Prop_lut5_I1_O)        0.124     7.937 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=74, routed)          1.461     9.398    display_vga/vga_active__5
    SLICE_X4Y74          LUT6 (Prop_lut6_I4_O)        0.124     9.522 r  display_vga/red_ch_in2_carry_i_3/O
                         net (fo=1, routed)           0.555    10.078    blitter/red_ch_in2_carry__0_0[1]
    SLICE_X3Y74          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.585 r  blitter/red_ch_in2_carry/CO[3]
                         net (fo=1, routed)           0.009    10.594    blitter/red_ch_in2_carry_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.708 r  blitter/red_ch_in2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.708    blitter/red_ch_in2_carry__0_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.822 r  blitter/red_ch_in2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.822    blitter/red_ch_in2_carry__1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.936 f  blitter/red_ch_in2_carry__2/CO[3]
                         net (fo=2, routed)           0.901    11.837    game/red_ch[0][0]
    SLICE_X5Y78          LUT4 (Prop_lut4_I3_O)        0.150    11.987 f  game/green_ch_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.931    12.918    game/red_ch_in[0]
    SLICE_X7Y76          LUT6 (Prop_lut6_I0_O)        0.326    13.244 r  game/blue_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.149    19.393    blue_ch_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    22.945 r  blue_ch_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.945    blue_ch[3]
    D8                                                                r  blue_ch[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_ch[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.503ns  (logic 5.602ns (32.008%)  route 11.901ns (67.992%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.706     5.309    display_vga/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  display_vga/v_line_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 f  display_vga/v_line_ctr_reg[8]/Q
                         net (fo=10, routed)          0.922     6.687    display_vga/v_line_ctr_reg[8]_0[2]
    SLICE_X5Y74          LUT4 (Prop_lut4_I3_O)        0.124     6.811 r  display_vga/ball_x[1]_i_6/O
                         net (fo=3, routed)           1.002     7.813    display_vga/ball_x[1]_i_6_n_0
    SLICE_X6Y76          LUT5 (Prop_lut5_I1_O)        0.124     7.937 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=74, routed)          1.205     9.142    display_vga/vga_active__5
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.118     9.260 r  display_vga/green_ch_in2_carry__0_i_6/O
                         net (fo=4, routed)           0.845    10.105    game/y_coord[2]
    SLICE_X3Y72          LUT6 (Prop_lut6_I0_O)        0.326    10.431 r  game/green_ch_in2_carry__0_i_1/O
                         net (fo=1, routed)           0.544    10.975    blitter/green_ch_in2_carry__1_0[0]
    SLICE_X2Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.525 r  blitter/green_ch_in2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.525    blitter/green_ch_in2_carry__0_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.642 r  blitter/green_ch_in2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.642    blitter/green_ch_in2_carry__1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.759 r  blitter/green_ch_in2_carry__2/CO[3]
                         net (fo=2, routed)           1.301    13.060    game/blue_ch[0]_2[0]
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    13.184 r  game/green_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.082    19.266    green_ch_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    22.812 r  green_ch_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.812    green_ch[3]
    A6                                                                r  green_ch[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_ch[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.485ns  (logic 5.704ns (32.624%)  route 11.781ns (67.376%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.706     5.309    display_vga/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  display_vga/v_line_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 f  display_vga/v_line_ctr_reg[8]/Q
                         net (fo=10, routed)          0.922     6.687    display_vga/v_line_ctr_reg[8]_0[2]
    SLICE_X5Y74          LUT4 (Prop_lut4_I3_O)        0.124     6.811 r  display_vga/ball_x[1]_i_6/O
                         net (fo=3, routed)           1.002     7.813    display_vga/ball_x[1]_i_6_n_0
    SLICE_X6Y76          LUT5 (Prop_lut5_I1_O)        0.124     7.937 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=74, routed)          1.461     9.398    display_vga/vga_active__5
    SLICE_X4Y74          LUT6 (Prop_lut6_I4_O)        0.124     9.522 r  display_vga/red_ch_in2_carry_i_3/O
                         net (fo=1, routed)           0.555    10.078    blitter/red_ch_in2_carry__0_0[1]
    SLICE_X3Y74          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.585 r  blitter/red_ch_in2_carry/CO[3]
                         net (fo=1, routed)           0.009    10.594    blitter/red_ch_in2_carry_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.708 r  blitter/red_ch_in2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.708    blitter/red_ch_in2_carry__0_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.822 r  blitter/red_ch_in2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.822    blitter/red_ch_in2_carry__1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.936 f  blitter/red_ch_in2_carry__2/CO[3]
                         net (fo=2, routed)           0.901    11.837    game/red_ch[0][0]
    SLICE_X5Y78          LUT4 (Prop_lut4_I3_O)        0.150    11.987 f  game/green_ch_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.931    12.918    game/red_ch_in[0]
    SLICE_X7Y76          LUT6 (Prop_lut6_I0_O)        0.326    13.244 r  game/blue_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.998    19.242    blue_ch_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    22.793 r  blue_ch_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.793    blue_ch[1]
    C7                                                                r  blue_ch[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_ch[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.351ns  (logic 5.601ns (32.279%)  route 11.750ns (67.721%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.706     5.309    display_vga/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  display_vga/v_line_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 f  display_vga/v_line_ctr_reg[8]/Q
                         net (fo=10, routed)          0.922     6.687    display_vga/v_line_ctr_reg[8]_0[2]
    SLICE_X5Y74          LUT4 (Prop_lut4_I3_O)        0.124     6.811 r  display_vga/ball_x[1]_i_6/O
                         net (fo=3, routed)           1.002     7.813    display_vga/ball_x[1]_i_6_n_0
    SLICE_X6Y76          LUT5 (Prop_lut5_I1_O)        0.124     7.937 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=74, routed)          1.205     9.142    display_vga/vga_active__5
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.118     9.260 r  display_vga/green_ch_in2_carry__0_i_6/O
                         net (fo=4, routed)           0.845    10.105    game/y_coord[2]
    SLICE_X3Y72          LUT6 (Prop_lut6_I0_O)        0.326    10.431 r  game/green_ch_in2_carry__0_i_1/O
                         net (fo=1, routed)           0.544    10.975    blitter/green_ch_in2_carry__1_0[0]
    SLICE_X2Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.525 r  blitter/green_ch_in2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.525    blitter/green_ch_in2_carry__0_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.642 r  blitter/green_ch_in2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.642    blitter/green_ch_in2_carry__1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.759 r  blitter/green_ch_in2_carry__2/CO[3]
                         net (fo=2, routed)           1.301    13.060    game/blue_ch[0]_2[0]
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    13.184 r  game/green_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.931    19.115    green_ch_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    22.659 r  green_ch_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.659    green_ch[1]
    A5                                                                r  green_ch[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_ch[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.164ns  (logic 5.676ns (33.073%)  route 11.487ns (66.927%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.706     5.309    display_vga/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  display_vga/v_line_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 f  display_vga/v_line_ctr_reg[8]/Q
                         net (fo=10, routed)          0.922     6.687    display_vga/v_line_ctr_reg[8]_0[2]
    SLICE_X5Y74          LUT4 (Prop_lut4_I3_O)        0.124     6.811 r  display_vga/ball_x[1]_i_6/O
                         net (fo=3, routed)           1.002     7.813    display_vga/ball_x[1]_i_6_n_0
    SLICE_X6Y76          LUT5 (Prop_lut5_I1_O)        0.124     7.937 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=74, routed)          1.461     9.398    display_vga/vga_active__5
    SLICE_X4Y74          LUT6 (Prop_lut6_I4_O)        0.124     9.522 r  display_vga/red_ch_in2_carry_i_3/O
                         net (fo=1, routed)           0.555    10.078    blitter/red_ch_in2_carry__0_0[1]
    SLICE_X3Y74          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.585 r  blitter/red_ch_in2_carry/CO[3]
                         net (fo=1, routed)           0.009    10.594    blitter/red_ch_in2_carry_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.708 r  blitter/red_ch_in2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.708    blitter/red_ch_in2_carry__0_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.822 r  blitter/red_ch_in2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.822    blitter/red_ch_in2_carry__1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.936 f  blitter/red_ch_in2_carry__2/CO[3]
                         net (fo=2, routed)           0.901    11.837    game/red_ch[0][0]
    SLICE_X5Y78          LUT4 (Prop_lut4_I3_O)        0.150    11.987 f  game/green_ch_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.931    12.918    game/red_ch_in[0]
    SLICE_X7Y76          LUT6 (Prop_lut6_I0_O)        0.326    13.244 r  game/blue_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.705    18.949    blue_ch_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    22.472 r  blue_ch_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.472    blue_ch[2]
    D7                                                                r  blue_ch[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_ch[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.409ns  (logic 5.336ns (32.521%)  route 11.072ns (67.479%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.706     5.309    display_vga/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  display_vga/v_line_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 f  display_vga/v_line_ctr_reg[8]/Q
                         net (fo=10, routed)          0.922     6.687    display_vga/v_line_ctr_reg[8]_0[2]
    SLICE_X5Y74          LUT4 (Prop_lut4_I3_O)        0.124     6.811 r  display_vga/ball_x[1]_i_6/O
                         net (fo=3, routed)           1.002     7.813    display_vga/ball_x[1]_i_6_n_0
    SLICE_X6Y76          LUT5 (Prop_lut5_I1_O)        0.124     7.937 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=74, routed)          1.461     9.398    display_vga/vga_active__5
    SLICE_X4Y74          LUT6 (Prop_lut6_I4_O)        0.124     9.522 r  display_vga/red_ch_in2_carry_i_3/O
                         net (fo=1, routed)           0.555    10.078    blitter/red_ch_in2_carry__0_0[1]
    SLICE_X3Y74          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.585 r  blitter/red_ch_in2_carry/CO[3]
                         net (fo=1, routed)           0.009    10.594    blitter/red_ch_in2_carry_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.708 r  blitter/red_ch_in2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.708    blitter/red_ch_in2_carry__0_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.822 r  blitter/red_ch_in2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.822    blitter/red_ch_in2_carry__1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.936 r  blitter/red_ch_in2_carry__2/CO[3]
                         net (fo=2, routed)           0.901    11.837    game/red_ch[0][0]
    SLICE_X5Y78          LUT5 (Prop_lut5_I1_O)        0.124    11.961 r  game/red_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.222    18.182    red_ch_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    21.717 r  red_ch_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.717    red_ch[2]
    C5                                                                r  red_ch[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_ch[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.163ns  (logic 5.349ns (33.095%)  route 10.814ns (66.905%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.706     5.309    display_vga/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  display_vga/v_line_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 f  display_vga/v_line_ctr_reg[8]/Q
                         net (fo=10, routed)          0.922     6.687    display_vga/v_line_ctr_reg[8]_0[2]
    SLICE_X5Y74          LUT4 (Prop_lut4_I3_O)        0.124     6.811 r  display_vga/ball_x[1]_i_6/O
                         net (fo=3, routed)           1.002     7.813    display_vga/ball_x[1]_i_6_n_0
    SLICE_X6Y76          LUT5 (Prop_lut5_I1_O)        0.124     7.937 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=74, routed)          1.461     9.398    display_vga/vga_active__5
    SLICE_X4Y74          LUT6 (Prop_lut6_I4_O)        0.124     9.522 r  display_vga/red_ch_in2_carry_i_3/O
                         net (fo=1, routed)           0.555    10.078    blitter/red_ch_in2_carry__0_0[1]
    SLICE_X3Y74          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.585 r  blitter/red_ch_in2_carry/CO[3]
                         net (fo=1, routed)           0.009    10.594    blitter/red_ch_in2_carry_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.708 r  blitter/red_ch_in2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.708    blitter/red_ch_in2_carry__0_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.822 r  blitter/red_ch_in2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.822    blitter/red_ch_in2_carry__1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.936 r  blitter/red_ch_in2_carry__2/CO[3]
                         net (fo=2, routed)           0.901    11.837    game/red_ch[0][0]
    SLICE_X5Y78          LUT5 (Prop_lut5_I1_O)        0.124    11.961 r  game/red_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.963    17.924    red_ch_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    21.472 r  red_ch_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.472    red_ch[1]
    B4                                                                r  red_ch[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_vga/h_pixel_ctr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.025ns  (logic 1.496ns (49.450%)  route 1.529ns (50.550%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.591     1.510    display_vga/clk_IBUF_BUFG
    SLICE_X7Y76          FDSE                                         r  display_vga/h_pixel_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDSE (Prop_fdse_C_Q)         0.141     1.651 f  display_vga/h_pixel_ctr_reg[1]/Q
                         net (fo=16, routed)          0.180     1.832    display_vga/h_pixel_ctr[1]
    SLICE_X7Y77          LUT4 (Prop_lut4_I0_O)        0.045     1.877 f  display_vga/h_sync_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.082     1.959    display_vga/h_sync_OBUF_inst_i_3_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I4_O)        0.045     2.004 r  display_vga/h_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.267     3.271    h_sync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     4.536 r  h_sync_OBUF_inst/O
                         net (fo=0)                   0.000     4.536    h_sync
    B11                                                               r  h_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.042ns  (logic 1.452ns (47.726%)  route 1.590ns (52.274%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.591     1.510    display_vga/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  display_vga/v_line_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  display_vga/v_line_ctr_reg[8]/Q
                         net (fo=10, routed)          0.243     1.894    display_vga/v_line_ctr_reg[8]_0[2]
    SLICE_X5Y74          LUT6 (Prop_lut6_I1_O)        0.045     1.939 r  display_vga/v_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.347     3.286    v_sync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     4.552 r  v_sync_OBUF_inst/O
                         net (fo=0)                   0.000     4.552    v_sync
    B12                                                               r  v_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/h_pixel_ctr_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_ch[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.446ns  (logic 1.478ns (33.254%)  route 2.967ns (66.746%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.484    display_vga/clk_IBUF_BUFG
    SLICE_X8Y78          FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDSE (Prop_fdse_C_Q)         0.164     1.648 f  display_vga/h_pixel_ctr_reg[9]/Q
                         net (fo=12, routed)          0.357     2.005    display_vga/h_pixel_ctr[9]
    SLICE_X6Y76          LUT5 (Prop_lut5_I2_O)        0.045     2.050 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=74, routed)          0.290     2.340    game/vga_active__5
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.045     2.385 r  game/blue_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.321     4.706    blue_ch_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         1.224     5.930 r  blue_ch_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.930    blue_ch[2]
    D7                                                                r  blue_ch[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/ball_y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_ch[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.478ns  (logic 1.635ns (36.517%)  route 2.843ns (63.483%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.592     1.511    game/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  game/ball_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  game/ball_y_reg[8]/Q
                         net (fo=22, routed)          0.212     1.864    game/ball_y_reg[8]
    SLICE_X3Y77          LUT4 (Prop_lut4_I0_O)        0.045     1.909 r  game/red_ch_in2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.909    blitter/green_ch_OBUF[3]_inst_i_2_1[0]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.061 r  blitter/red_ch_in2_carry__2/CO[3]
                         net (fo=2, routed)           0.302     2.363    game/red_ch[0][0]
    SLICE_X5Y78          LUT5 (Prop_lut5_I1_O)        0.045     2.408 r  game/red_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.329     4.737    red_ch_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         1.252     5.989 r  red_ch_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.989    red_ch[3]
    A4                                                                r  red_ch[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/ball_y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_ch[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.507ns  (logic 1.637ns (36.332%)  route 2.869ns (63.668%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.592     1.511    game/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  game/ball_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  game/ball_y_reg[8]/Q
                         net (fo=22, routed)          0.212     1.864    game/ball_y_reg[8]
    SLICE_X3Y77          LUT4 (Prop_lut4_I0_O)        0.045     1.909 r  game/red_ch_in2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.909    blitter/green_ch_OBUF[3]_inst_i_2_1[0]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.061 r  blitter/red_ch_in2_carry__2/CO[3]
                         net (fo=2, routed)           0.302     2.363    game/red_ch[0][0]
    SLICE_X5Y78          LUT5 (Prop_lut5_I1_O)        0.045     2.408 r  game/red_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.356     4.764    red_ch_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     6.018 r  red_ch_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.018    red_ch[0]
    A3                                                                r  red_ch[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/h_pixel_ctr_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_ch[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.569ns  (logic 1.499ns (32.813%)  route 3.070ns (67.187%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.484    display_vga/clk_IBUF_BUFG
    SLICE_X8Y78          FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDSE (Prop_fdse_C_Q)         0.164     1.648 f  display_vga/h_pixel_ctr_reg[9]/Q
                         net (fo=12, routed)          0.357     2.005    display_vga/h_pixel_ctr[9]
    SLICE_X6Y76          LUT5 (Prop_lut5_I2_O)        0.045     2.050 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=74, routed)          0.268     2.318    game/vga_active__5
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.045     2.363 r  game/green_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.446     4.808    green_ch_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         1.245     6.054 r  green_ch_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.054    green_ch[1]
    A5                                                                r  green_ch[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/ball_y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_ch[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.561ns  (logic 1.632ns (35.784%)  route 2.929ns (64.216%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.592     1.511    game/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  game/ball_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  game/ball_y_reg[8]/Q
                         net (fo=22, routed)          0.212     1.864    game/ball_y_reg[8]
    SLICE_X3Y77          LUT4 (Prop_lut4_I0_O)        0.045     1.909 r  game/red_ch_in2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.909    blitter/green_ch_OBUF[3]_inst_i_2_1[0]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.061 r  blitter/red_ch_in2_carry__2/CO[3]
                         net (fo=2, routed)           0.302     2.363    game/red_ch[0][0]
    SLICE_X5Y78          LUT5 (Prop_lut5_I1_O)        0.045     2.408 r  game/red_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.415     4.823    red_ch_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         1.249     6.072 r  red_ch_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.072    red_ch[1]
    B4                                                                r  red_ch[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/h_pixel_ctr_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_ch[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.603ns  (logic 1.506ns (32.718%)  route 3.097ns (67.282%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.484    display_vga/clk_IBUF_BUFG
    SLICE_X8Y78          FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDSE (Prop_fdse_C_Q)         0.164     1.648 f  display_vga/h_pixel_ctr_reg[9]/Q
                         net (fo=12, routed)          0.357     2.005    display_vga/h_pixel_ctr[9]
    SLICE_X6Y76          LUT5 (Prop_lut5_I2_O)        0.045     2.050 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=74, routed)          0.290     2.340    game/vga_active__5
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.045     2.385 r  game/blue_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.450     4.835    blue_ch_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         1.252     6.087 r  blue_ch_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.087    blue_ch[1]
    C7                                                                r  blue_ch[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/h_pixel_ctr_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_ch[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.636ns  (logic 1.501ns (32.381%)  route 3.135ns (67.619%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.484    display_vga/clk_IBUF_BUFG
    SLICE_X8Y78          FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDSE (Prop_fdse_C_Q)         0.164     1.648 f  display_vga/h_pixel_ctr_reg[9]/Q
                         net (fo=12, routed)          0.357     2.005    display_vga/h_pixel_ctr[9]
    SLICE_X6Y76          LUT5 (Prop_lut5_I2_O)        0.045     2.050 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=74, routed)          0.268     2.318    game/vga_active__5
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.045     2.363 r  game/green_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.511     4.873    green_ch_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         1.247     6.120 r  green_ch_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.120    green_ch[3]
    A6                                                                r  green_ch[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/h_pixel_ctr_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_ch[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.668ns  (logic 1.506ns (32.267%)  route 3.162ns (67.733%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.484    display_vga/clk_IBUF_BUFG
    SLICE_X8Y78          FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDSE (Prop_fdse_C_Q)         0.164     1.648 f  display_vga/h_pixel_ctr_reg[9]/Q
                         net (fo=12, routed)          0.357     2.005    display_vga/h_pixel_ctr[9]
    SLICE_X6Y76          LUT5 (Prop_lut5_I2_O)        0.045     2.050 r  display_vga/red_ch_OBUF[3]_inst_i_2/O
                         net (fo=74, routed)          0.290     2.340    game/vga_active__5
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.045     2.385 r  game/blue_ch_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.515     4.900    blue_ch_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         1.252     6.152 r  blue_ch_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.152    blue_ch[3]
    D8                                                                r  blue_ch[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/paddle_y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.641ns  (logic 1.627ns (28.834%)  route 4.015ns (71.166%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=51, routed)          3.353     4.830    game/rst_IBUF
    SLICE_X0Y71          LUT4 (Prop_lut4_I2_O)        0.149     4.979 r  game/paddle_y[1]_i_1/O
                         net (fo=1, routed)           0.662     5.641    game/paddle_y[1]_i_1_n_0
    SLICE_X1Y71          FDRE                                         r  game/paddle_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.593     5.016    game/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  game/paddle_y_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/paddle_y_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.391ns  (logic 1.602ns (29.709%)  route 3.789ns (70.291%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=51, routed)          3.248     4.726    game/rst_IBUF
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.124     4.850 r  game/paddle_y[9]_i_1/O
                         net (fo=9, routed)           0.541     5.391    game/paddle_y[9]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  game/paddle_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.593     5.016    game/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  game/paddle_y_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/paddle_y_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.391ns  (logic 1.602ns (29.709%)  route 3.789ns (70.291%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=51, routed)          3.248     4.726    game/rst_IBUF
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.124     4.850 r  game/paddle_y[9]_i_1/O
                         net (fo=9, routed)           0.541     5.391    game/paddle_y[9]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  game/paddle_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.593     5.016    game/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  game/paddle_y_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/paddle_y_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.391ns  (logic 1.602ns (29.709%)  route 3.789ns (70.291%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=51, routed)          3.248     4.726    game/rst_IBUF
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.124     4.850 r  game/paddle_y[9]_i_1/O
                         net (fo=9, routed)           0.541     5.391    game/paddle_y[9]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  game/paddle_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.593     5.016    game/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  game/paddle_y_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/paddle_y_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.391ns  (logic 1.602ns (29.709%)  route 3.789ns (70.291%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=51, routed)          3.248     4.726    game/rst_IBUF
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.124     4.850 r  game/paddle_y[9]_i_1/O
                         net (fo=9, routed)           0.541     5.391    game/paddle_y[9]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  game/paddle_y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.593     5.016    game/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  game/paddle_y_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/paddle_y_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.391ns  (logic 1.602ns (29.709%)  route 3.789ns (70.291%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=51, routed)          3.248     4.726    game/rst_IBUF
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.124     4.850 r  game/paddle_y[9]_i_1/O
                         net (fo=9, routed)           0.541     5.391    game/paddle_y[9]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  game/paddle_y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.593     5.016    game/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  game/paddle_y_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/paddle_y_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.391ns  (logic 1.602ns (29.709%)  route 3.789ns (70.291%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=51, routed)          3.248     4.726    game/rst_IBUF
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.124     4.850 r  game/paddle_y[9]_i_1/O
                         net (fo=9, routed)           0.541     5.391    game/paddle_y[9]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  game/paddle_y_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.593     5.016    game/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  game/paddle_y_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/paddle_y_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.381ns  (logic 1.602ns (29.763%)  route 3.780ns (70.237%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=51, routed)          3.248     4.726    game/rst_IBUF
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.124     4.850 r  game/paddle_y[9]_i_1/O
                         net (fo=9, routed)           0.531     5.381    game/paddle_y[9]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  game/paddle_y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.591     5.014    game/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  game/paddle_y_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/paddle_y_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.381ns  (logic 1.602ns (29.763%)  route 3.780ns (70.237%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=51, routed)          3.248     4.726    game/rst_IBUF
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.124     4.850 r  game/paddle_y[9]_i_1/O
                         net (fo=9, routed)           0.531     5.381    game/paddle_y[9]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  game/paddle_y_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.591     5.014    game/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  game/paddle_y_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/v_line_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.370ns  (logic 1.628ns (30.309%)  route 3.742ns (69.691%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=51, routed)          3.083     4.561    display_vga/rst_IBUF
    SLICE_X5Y73          LUT2 (Prop_lut2_I0_O)        0.150     4.711 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.659     5.370    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  display_vga/v_line_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.588     5.011    display_vga/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  display_vga/v_line_ctr_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/ball_y_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.245ns (25.449%)  route 0.719ns (74.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=51, routed)          0.719     0.964    game/rst_IBUF
    SLICE_X1Y77          FDRE                                         r  game/ball_y_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.864     2.029    game/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  game/ball_y_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/ball_x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.245ns (22.798%)  route 0.831ns (77.202%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=51, routed)          0.831     1.077    game/rst_IBUF
    SLICE_X2Y77          FDRE                                         r  game/ball_x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.864     2.029    game/clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  game/ball_x_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/ball_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.245ns (22.798%)  route 0.831ns (77.202%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=51, routed)          0.831     1.077    game/rst_IBUF
    SLICE_X2Y77          FDRE                                         r  game/ball_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.864     2.029    game/clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  game/ball_y_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/y_vel_ball_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.290ns (25.826%)  route 0.834ns (74.174%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=51, routed)          0.834     1.080    game/rst_IBUF
    SLICE_X0Y76          LUT4 (Prop_lut4_I1_O)        0.045     1.125 r  game/y_vel_ball[8]_i_1/O
                         net (fo=1, routed)           0.000     1.125    game/y_vel_ball[8]_i_1_n_0
    SLICE_X0Y76          FDRE                                         r  game/y_vel_ball_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.862     2.027    game/clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  game/y_vel_ball_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/ball_y_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.245ns (21.594%)  route 0.891ns (78.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=51, routed)          0.891     1.137    game/rst_IBUF
    SLICE_X1Y75          FDSE                                         r  game/ball_y_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.861     2.026    game/clk_IBUF_BUFG
    SLICE_X1Y75          FDSE                                         r  game/ball_y_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/ball_y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.245ns (21.594%)  route 0.891ns (78.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=51, routed)          0.891     1.137    game/rst_IBUF
    SLICE_X1Y75          FDRE                                         r  game/ball_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.861     2.026    game/clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  game/ball_y_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/ball_y_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.245ns (21.594%)  route 0.891ns (78.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=51, routed)          0.891     1.137    game/rst_IBUF
    SLICE_X1Y75          FDSE                                         r  game/ball_y_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.861     2.026    game/clk_IBUF_BUFG
    SLICE_X1Y75          FDSE                                         r  game/ball_y_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/ball_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.245ns (21.594%)  route 0.891ns (78.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=51, routed)          0.891     1.137    game/rst_IBUF
    SLICE_X1Y75          FDRE                                         r  game/ball_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.861     2.026    game/clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  game/ball_y_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/ball_y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.141ns  (logic 0.245ns (21.518%)  route 0.895ns (78.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=51, routed)          0.895     1.141    game/rst_IBUF
    SLICE_X1Y76          FDRE                                         r  game/ball_y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.862     2.027    game/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  game/ball_y_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/ball_y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.141ns  (logic 0.245ns (21.518%)  route 0.895ns (78.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=51, routed)          0.895     1.141    game/rst_IBUF
    SLICE_X1Y76          FDRE                                         r  game/ball_y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.862     2.027    game/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  game/ball_y_reg[7]/C





