// Seed: 2185420219
module module_0 (
    input  wor  id_0,
    input  tri0 id_1,
    output wire id_2,
    output tri1 id_3
);
endmodule
module module_1 #(
    parameter id_2 = 32'd10
) (
    output supply1 id_0,
    output supply0 id_1,
    input tri _id_2,
    input uwire id_3,
    output supply0 id_4,
    output supply1 id_5,
    input tri id_6,
    input tri0 id_7,
    output wand id_8
);
  logic id_10;
  ;
  wire [-1  -  id_2 : -1] id_11;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_4,
      id_8
  );
  always @(1) begin : LABEL_0
    id_10 = -1;
  end
endmodule
