{
    "code": "module TopModule (\n    input  logic [7:0] input_data,\n    output logic [7:0] output_data\n);\n\n    always @(*) begin\n        output_data[0] = input_data[7];\n        output_data[1] = input_data[6];\n        output_data[2] = input_data[5];\n        output_data[3] = input_data[4];\n        output_data[4] = input_data[3];\n        output_data[5] = input_data[2];\n        output_data[6] = input_data[1];\n        output_data[7] = input_data[0];\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "C"
    },
    "iterations_used": 1
}