

================================================================
== Vivado HLS Report for 'calc_crc8'
================================================================
* Date:           Sun May 24 19:17:31 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.698|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   76|   76|   76|   76|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   32|   32|         1|          -|          -|    32|    no    |
        |- Loop 2  |    8|    8|         1|          -|          -|     8|    no    |
        |- Loop 3  |   16|   16|         2|          -|          -|     8|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 3 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 21 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %data) nounwind, !map !13"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %crc) nounwind, !map !19"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !23"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @calc_crc8_str) nounwind"   --->   Operation 26 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%crc_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %crc) nounwind"   --->   Operation 27 'read' 'crc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data) nounwind"   --->   Operation 28 'read' 'data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%D = alloca [32 x i1], align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:19]   --->   Operation 29 'alloca' 'D' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%NewCRC = alloca [8 x i1], align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:20]   --->   Operation 30 'alloca' 'NewCRC' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%C = alloca [8 x i1], align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:21]   --->   Operation 31 'alloca' 'C' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_1 : Operation 32 [1/1] (1.06ns)   --->   "br label %1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:26]   --->   Operation 32 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 33 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_0 = phi i32 [ %data_read, %0 ], [ %sext_ln28, %2 ]" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:28]   --->   Operation 34 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.15ns)   --->   "%icmp_ln26 = icmp eq i6 %i_0, -32" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:26]   --->   Operation 35 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.35ns)   --->   "%i = add i6 %i_0, 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:26]   --->   Operation 37 'add' 'i' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader.preheader, label %2" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:26]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i6 %i_0 to i64" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:27]   --->   Operation 39 'zext' 'zext_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%D_addr = getelementptr [32 x i1]* %D, i64 0, i64 %zext_ln27" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:27]   --->   Operation 40 'getelementptr' 'D_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i32 %p_0 to i1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:26]   --->   Operation 41 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.42ns)   --->   "store i1 %trunc_ln26, i1* %D_addr, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:27]   --->   Operation 42 'store' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_0, i32 1, i32 31)" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:28]   --->   Operation 43 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i31 %trunc_ln1 to i32" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:28]   --->   Operation 44 'sext' 'sext_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br label %1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:26]   --->   Operation 45 'br' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.06ns)   --->   "br label %.preheader" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:32]   --->   Operation 46 'br' <Predicate = (icmp_ln26)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 1.42>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%i_1 = phi i4 [ %i_3, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 47 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_01 = phi i32 [ %sext_ln34, %3 ], [ %crc_read, %.preheader.preheader ]" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:34]   --->   Operation 48 'phi' 'p_01' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.08ns)   --->   "%icmp_ln32 = icmp eq i4 %i_1, -8" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:32]   --->   Operation 49 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 50 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.32ns)   --->   "%i_3 = add i4 %i_1, 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:32]   --->   Operation 51 'add' 'i_3' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %4, label %3" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:32]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i4 %i_1 to i64" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:33]   --->   Operation 53 'zext' 'zext_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%C_addr_8 = getelementptr [8 x i1]* %C, i64 0, i64 %zext_ln33" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:33]   --->   Operation 54 'getelementptr' 'C_addr_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %p_01 to i1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:32]   --->   Operation 55 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.42ns)   --->   "store i1 %trunc_ln32, i1* %C_addr_8, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:33]   --->   Operation 56 'store' <Predicate = (!icmp_ln32)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_01, i32 1, i32 31)" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:34]   --->   Operation 57 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i31 %trunc_ln3 to i32" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:34]   --->   Operation 58 'sext' 'sext_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:32]   --->   Operation 59 'br' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%D_addr_1 = getelementptr [32 x i1]* %D, i64 0, i64 31" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 60 'getelementptr' 'D_addr_1' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (1.42ns)   --->   "%D_load = load i1* %D_addr_1, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 61 'load' 'D_load' <Predicate = (icmp_ln32)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%D_addr_2 = getelementptr [32 x i1]* %D, i64 0, i64 30" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 62 'getelementptr' 'D_addr_2' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (1.42ns)   --->   "%D_load_1 = load i1* %D_addr_2, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 63 'load' 'D_load_1' <Predicate = (icmp_ln32)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 1.42>
ST_4 : Operation 64 [1/2] (1.42ns)   --->   "%D_load = load i1* %D_addr_1, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 64 'load' 'D_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_4 : Operation 65 [1/2] (1.42ns)   --->   "%D_load_1 = load i1* %D_addr_2, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 65 'load' 'D_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%D_addr_3 = getelementptr [32 x i1]* %D, i64 0, i64 28" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 66 'getelementptr' 'D_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (1.42ns)   --->   "%D_load_2 = load i1* %D_addr_3, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 67 'load' 'D_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%D_addr_4 = getelementptr [32 x i1]* %D, i64 0, i64 23" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 68 'getelementptr' 'D_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (1.42ns)   --->   "%D_load_3 = load i1* %D_addr_4, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 69 'load' 'D_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 1.42>
ST_5 : Operation 70 [1/2] (1.42ns)   --->   "%D_load_2 = load i1* %D_addr_3, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 70 'load' 'D_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_5 : Operation 71 [1/2] (1.42ns)   --->   "%D_load_3 = load i1* %D_addr_4, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 71 'load' 'D_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%D_addr_5 = getelementptr [32 x i1]* %D, i64 0, i64 21" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 72 'getelementptr' 'D_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (1.42ns)   --->   "%D_load_4 = load i1* %D_addr_5, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 73 'load' 'D_load_4' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%D_addr_6 = getelementptr [32 x i1]* %D, i64 0, i64 19" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 74 'getelementptr' 'D_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (1.42ns)   --->   "%D_load_5 = load i1* %D_addr_6, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 75 'load' 'D_load_5' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 1.42>
ST_6 : Operation 76 [1/2] (1.42ns)   --->   "%D_load_4 = load i1* %D_addr_5, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 76 'load' 'D_load_4' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_6 : Operation 77 [1/2] (1.42ns)   --->   "%D_load_5 = load i1* %D_addr_6, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 77 'load' 'D_load_5' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%D_addr_7 = getelementptr [32 x i1]* %D, i64 0, i64 18" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 78 'getelementptr' 'D_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [2/2] (1.42ns)   --->   "%D_load_6 = load i1* %D_addr_7, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 79 'load' 'D_load_6' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%D_addr_8 = getelementptr [32 x i1]* %D, i64 0, i64 16" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 80 'getelementptr' 'D_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [2/2] (1.42ns)   --->   "%D_load_7 = load i1* %D_addr_8, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 81 'load' 'D_load_7' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 1.42>
ST_7 : Operation 82 [1/2] (1.42ns)   --->   "%D_load_6 = load i1* %D_addr_7, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 82 'load' 'D_load_6' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_7 : Operation 83 [1/2] (1.42ns)   --->   "%D_load_7 = load i1* %D_addr_8, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 83 'load' 'D_load_7' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%D_addr_9 = getelementptr [32 x i1]* %D, i64 0, i64 14" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 84 'getelementptr' 'D_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [2/2] (1.42ns)   --->   "%D_load_8 = load i1* %D_addr_9, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 85 'load' 'D_load_8' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%D_addr_10 = getelementptr [32 x i1]* %D, i64 0, i64 12" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 86 'getelementptr' 'D_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [2/2] (1.42ns)   --->   "%D_load_9 = load i1* %D_addr_10, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 87 'load' 'D_load_9' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 1.42>
ST_8 : Operation 88 [1/2] (1.42ns)   --->   "%D_load_8 = load i1* %D_addr_9, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 88 'load' 'D_load_8' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_8 : Operation 89 [1/2] (1.42ns)   --->   "%D_load_9 = load i1* %D_addr_10, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 89 'load' 'D_load_9' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%D_addr_11 = getelementptr [32 x i1]* %D, i64 0, i64 8" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 90 'getelementptr' 'D_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [2/2] (1.42ns)   --->   "%D_load_10 = load i1* %D_addr_11, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 91 'load' 'D_load_10' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%D_addr_12 = getelementptr [32 x i1]* %D, i64 0, i64 7" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 92 'getelementptr' 'D_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [2/2] (1.42ns)   --->   "%D_load_11 = load i1* %D_addr_12, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 93 'load' 'D_load_11' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 1.42>
ST_9 : Operation 94 [1/2] (1.42ns)   --->   "%D_load_10 = load i1* %D_addr_11, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 94 'load' 'D_load_10' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_9 : Operation 95 [1/2] (1.42ns)   --->   "%D_load_11 = load i1* %D_addr_12, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 95 'load' 'D_load_11' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%D_addr_13 = getelementptr [32 x i1]* %D, i64 0, i64 6" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 96 'getelementptr' 'D_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [2/2] (1.42ns)   --->   "%D_load_12 = load i1* %D_addr_13, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 97 'load' 'D_load_12' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%D_addr_14 = getelementptr [32 x i1]* %D, i64 0, i64 0" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 98 'getelementptr' 'D_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [2/2] (1.42ns)   --->   "%D_load_13 = load i1* %D_addr_14, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 99 'load' 'D_load_13' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 10 <SV = 9> <Delay = 1.42>
ST_10 : Operation 100 [1/2] (1.42ns)   --->   "%D_load_12 = load i1* %D_addr_13, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 100 'load' 'D_load_12' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_10 : Operation 101 [1/2] (1.42ns)   --->   "%D_load_13 = load i1* %D_addr_14, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 101 'load' 'D_load_13' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%D_addr_15 = getelementptr [32 x i1]* %D, i64 0, i64 29" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 102 'getelementptr' 'D_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [2/2] (1.42ns)   --->   "%D_load_14 = load i1* %D_addr_15, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 103 'load' 'D_load_14' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%D_addr_16 = getelementptr [32 x i1]* %D, i64 0, i64 24" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 104 'getelementptr' 'D_addr_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [2/2] (1.42ns)   --->   "%D_load_15 = load i1* %D_addr_16, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 105 'load' 'D_load_15' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 11 <SV = 10> <Delay = 1.42>
ST_11 : Operation 106 [1/2] (1.42ns)   --->   "%D_load_14 = load i1* %D_addr_15, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 106 'load' 'D_load_14' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_11 : Operation 107 [1/2] (1.42ns)   --->   "%D_load_15 = load i1* %D_addr_16, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 107 'load' 'D_load_15' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%D_addr_17 = getelementptr [32 x i1]* %D, i64 0, i64 22" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 108 'getelementptr' 'D_addr_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [2/2] (1.42ns)   --->   "%D_load_16 = load i1* %D_addr_17, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 109 'load' 'D_load_16' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%D_addr_18 = getelementptr [32 x i1]* %D, i64 0, i64 20" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 110 'getelementptr' 'D_addr_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [2/2] (1.42ns)   --->   "%D_load_17 = load i1* %D_addr_18, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 111 'load' 'D_load_17' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 12 <SV = 11> <Delay = 1.42>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [8 x i1]* %C, i64 0, i64 4" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 112 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [2/2] (1.42ns)   --->   "%C_load = load i1* %C_addr, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 113 'load' 'C_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_12 : Operation 114 [1/2] (1.42ns)   --->   "%D_load_16 = load i1* %D_addr_17, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 114 'load' 'D_load_16' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_12 : Operation 115 [1/2] (1.42ns)   --->   "%D_load_17 = load i1* %D_addr_18, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 115 'load' 'D_load_17' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%D_addr_19 = getelementptr [32 x i1]* %D, i64 0, i64 17" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 116 'getelementptr' 'D_addr_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [2/2] (1.42ns)   --->   "%D_load_18 = load i1* %D_addr_19, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 117 'load' 'D_load_18' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%D_addr_20 = getelementptr [32 x i1]* %D, i64 0, i64 15" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 118 'getelementptr' 'D_addr_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [2/2] (1.42ns)   --->   "%D_load_19 = load i1* %D_addr_20, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 119 'load' 'D_load_19' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 13 <SV = 12> <Delay = 1.42>
ST_13 : Operation 120 [1/2] (1.42ns)   --->   "%C_load = load i1* %C_addr, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 120 'load' 'C_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr [8 x i1]* %C, i64 0, i64 6" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 121 'getelementptr' 'C_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [2/2] (1.42ns)   --->   "%C_load_1 = load i1* %C_addr_1, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 122 'load' 'C_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%C_addr_2 = getelementptr [8 x i1]* %C, i64 0, i64 7" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 123 'getelementptr' 'C_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [2/2] (1.42ns)   --->   "%C_load_2 = load i1* %C_addr_2, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 124 'load' 'C_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_13 : Operation 125 [1/2] (1.42ns)   --->   "%D_load_18 = load i1* %D_addr_19, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 125 'load' 'D_load_18' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_13 : Operation 126 [1/2] (1.42ns)   --->   "%D_load_19 = load i1* %D_addr_20, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 126 'load' 'D_load_19' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%D_addr_21 = getelementptr [32 x i1]* %D, i64 0, i64 13" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 127 'getelementptr' 'D_addr_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [2/2] (1.42ns)   --->   "%D_load_20 = load i1* %D_addr_21, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 128 'load' 'D_load_20' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%D_addr_22 = getelementptr [32 x i1]* %D, i64 0, i64 9" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 129 'getelementptr' 'D_addr_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [2/2] (1.42ns)   --->   "%D_load_21 = load i1* %D_addr_22, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 130 'load' 'D_load_21' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 14 <SV = 13> <Delay = 4.69>
ST_14 : Operation 131 [1/2] (1.42ns)   --->   "%C_load_1 = load i1* %C_addr_1, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 131 'load' 'C_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_14 : Operation 132 [1/2] (1.42ns)   --->   "%C_load_2 = load i1* %C_addr_2, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 132 'load' 'C_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_14 : Operation 133 [1/1] (0.61ns)   --->   "%xor_ln37 = xor i1 %D_load_1, %D_load" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 133 'xor' 'xor_ln37' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [1/1] (0.61ns)   --->   "%xor_ln37_1 = xor i1 %D_load_2, %D_load_3" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 134 'xor' 'xor_ln37_1' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_7)   --->   "%xor_ln37_2 = xor i1 %D_load_4, %D_load_5" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 135 'xor' 'xor_ln37_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_7)   --->   "%xor_ln37_3 = xor i1 %xor_ln37_2, %xor_ln37_1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 136 'xor' 'xor_ln37_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [1/1] (0.61ns)   --->   "%xor_ln37_4 = xor i1 %D_load_6, %D_load_7" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 137 'xor' 'xor_ln37_4' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (0.61ns)   --->   "%xor_ln37_5 = xor i1 %D_load_8, %D_load_9" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 138 'xor' 'xor_ln37_5' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_7)   --->   "%xor_ln37_6 = xor i1 %xor_ln37_5, %xor_ln37_4" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 139 'xor' 'xor_ln37_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln37_7 = xor i1 %xor_ln37_6, %xor_ln37_3" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 140 'xor' 'xor_ln37_7' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_14)   --->   "%xor_ln37_8 = xor i1 %D_load_10, %D_load_11" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 141 'xor' 'xor_ln37_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (0.61ns)   --->   "%xor_ln37_9 = xor i1 %D_load_12, %D_load_13" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 142 'xor' 'xor_ln37_9' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_14)   --->   "%xor_ln37_10 = xor i1 %xor_ln37_9, %xor_ln37_8" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 143 'xor' 'xor_ln37_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [1/1] (0.61ns)   --->   "%xor_ln37_11 = xor i1 %C_load, %C_load_1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 144 'xor' 'xor_ln37_11' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_14)   --->   "%xor_ln37_12 = xor i1 %C_load_2, %xor_ln37" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 145 'xor' 'xor_ln37_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_14)   --->   "%xor_ln37_13 = xor i1 %xor_ln37_12, %xor_ln37_11" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 146 'xor' 'xor_ln37_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln37_14 = xor i1 %xor_ln37_13, %xor_ln37_10" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 147 'xor' 'xor_ln37_14' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln37_15 = xor i1 %xor_ln37_14, %xor_ln37_7" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 148 'xor' 'xor_ln37_15' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%NewCRC_addr = getelementptr [8 x i1]* %NewCRC, i64 0, i64 0" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 149 'getelementptr' 'NewCRC_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (1.42ns)   --->   "store i1 %xor_ln37_15, i1* %NewCRC_addr, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 150 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_14 : Operation 151 [1/2] (1.42ns)   --->   "%D_load_20 = load i1* %D_addr_21, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 151 'load' 'D_load_20' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_14 : Operation 152 [1/2] (1.42ns)   --->   "%D_load_21 = load i1* %D_addr_22, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 152 'load' 'D_load_21' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%D_addr_23 = getelementptr [32 x i1]* %D, i64 0, i64 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 153 'getelementptr' 'D_addr_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [2/2] (1.42ns)   --->   "%D_load_22 = load i1* %D_addr_23, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 154 'load' 'D_load_22' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%C_addr_3 = getelementptr [8 x i1]* %C, i64 0, i64 0" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 155 'getelementptr' 'C_addr_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [2/2] (1.42ns)   --->   "%C_load_3 = load i1* %C_addr_3, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 156 'load' 'C_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%C_addr_4 = getelementptr [8 x i1]* %C, i64 0, i64 5" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 157 'getelementptr' 'C_addr_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 158 [2/2] (1.42ns)   --->   "%C_load_4 = load i1* %C_addr_4, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 158 'load' 'C_load_4' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_14 : Operation 159 [1/1] (0.61ns)   --->   "%xor_ln40 = xor i1 %D_load_14, %D_load_1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 159 'xor' 'xor_ln40' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_7)   --->   "%xor_ln40_1 = xor i1 %xor_ln37_4, %D_load_4" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 160 'xor' 'xor_ln40_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_7)   --->   "%xor_ln40_2 = xor i1 %xor_ln40_1, %xor_ln37_1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 161 'xor' 'xor_ln40_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_6)   --->   "%xor_ln40_3 = xor i1 %D_load_9, %D_load_12" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 162 'xor' 'xor_ln40_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_6)   --->   "%xor_ln40_4 = xor i1 %xor_ln40_3, %D_load_8" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 163 'xor' 'xor_ln40_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_6)   --->   "%xor_ln40_5 = xor i1 %xor_ln37_11, %D_load_13" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 164 'xor' 'xor_ln40_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 165 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln40_6 = xor i1 %xor_ln40_5, %xor_ln40_4" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 165 'xor' 'xor_ln40_6' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln40_7 = xor i1 %xor_ln40_6, %xor_ln40_2" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 166 'xor' 'xor_ln40_7' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 167 [1/1] (0.61ns)   --->   "%xor_ln40_9 = xor i1 %D_load_18, %D_load_19" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 167 'xor' 'xor_ln40_9' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%D_addr_24 = getelementptr [32 x i1]* %D, i64 0, i64 25" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 168 'getelementptr' 'D_addr_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 169 [2/2] (1.42ns)   --->   "%D_load_23 = load i1* %D_addr_24, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 169 'load' 'D_load_23' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_14 : Operation 170 [1/1] (0.61ns)   --->   "%xor_ln44 = xor i1 %D_load_14, %D_load_2" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 170 'xor' 'xor_ln44' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 171 [1/1] (0.61ns)   --->   "%xor_ln44_1 = xor i1 %D_load_10, %D_load_9" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 171 'xor' 'xor_ln44_1' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_6)   --->   "%xor_ln44_2 = xor i1 %xor_ln37_9, %xor_ln44_1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 172 'xor' 'xor_ln44_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_6)   --->   "%xor_ln44_3 = xor i1 %C_load, %D_load_15" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 173 'xor' 'xor_ln44_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_6)   --->   "%xor_ln44_4 = xor i1 %xor_ln40_9, %D_load_16" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 174 'xor' 'xor_ln44_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_6)   --->   "%xor_ln44_5 = xor i1 %xor_ln44_4, %xor_ln44_3" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 175 'xor' 'xor_ln44_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 176 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln44_6 = xor i1 %xor_ln44_5, %xor_ln44_2" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 176 'xor' 'xor_ln44_6' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_2)   --->   "%xor_ln47 = xor i1 %D_load_6, %D_load_3" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 177 'xor' 'xor_ln47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_2)   --->   "%xor_ln47_1 = xor i1 %D_load_7, %D_load_8" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 178 'xor' 'xor_ln47_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 179 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln47_2 = xor i1 %xor_ln47_1, %xor_ln47" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 179 'xor' 'xor_ln47_2' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_1)   --->   "%xor_ln50 = xor i1 %D_load_5, %D_load_8" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 180 'xor' 'xor_ln50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 181 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln50_1 = xor i1 %xor_ln44_1, %xor_ln50" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 181 'xor' 'xor_ln50_1' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_1)   --->   "%xor_ln53 = xor i1 %D_load_2, %D_load" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 182 'xor' 'xor_ln53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 183 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln53_1 = xor i1 %xor_ln37_4, %xor_ln53" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 183 'xor' 'xor_ln53_1' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_6)   --->   "%xor_ln53_2 = xor i1 %C_load, %C_load_2" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 184 'xor' 'xor_ln53_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 185 [1/1] (0.61ns)   --->   "%xor_ln53_3 = xor i1 %D_load_19, %D_load_20" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 185 'xor' 'xor_ln53_3' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_6)   --->   "%xor_ln53_4 = xor i1 %xor_ln53_3, %D_load_17" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 186 'xor' 'xor_ln53_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_6)   --->   "%xor_ln53_5 = xor i1 %xor_ln53_4, %xor_ln53_2" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 187 'xor' 'xor_ln53_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 188 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln53_6 = xor i1 %xor_ln53_5, %xor_ln53_1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 188 'xor' 'xor_ln53_6' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node xor_ln56_4)   --->   "%xor_ln56 = xor i1 %D_load_4, %D_load_7" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56]   --->   Operation 189 'xor' 'xor_ln56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node xor_ln56_4)   --->   "%xor_ln56_1 = xor i1 %xor_ln56, %D_load_5" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56]   --->   Operation 190 'xor' 'xor_ln56_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node xor_ln56_4)   --->   "%xor_ln56_2 = xor i1 %D_load_12, %C_load" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56]   --->   Operation 191 'xor' 'xor_ln56_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node xor_ln56_4)   --->   "%xor_ln56_3 = xor i1 %xor_ln56_2, %xor_ln37_5" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56]   --->   Operation 192 'xor' 'xor_ln56_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 193 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln56_4 = xor i1 %xor_ln56_3, %xor_ln56_1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56]   --->   Operation 193 'xor' 'xor_ln56_4' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_1)   --->   "%xor_ln59 = xor i1 %D_load_6, %D_load_12" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:59]   --->   Operation 194 'xor' 'xor_ln59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 195 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln59_1 = xor i1 %xor_ln59, %D_load_11" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:59]   --->   Operation 195 'xor' 'xor_ln59_1' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.69>
ST_15 : Operation 196 [1/2] (1.42ns)   --->   "%D_load_22 = load i1* %D_addr_23, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 196 'load' 'D_load_22' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_15 : Operation 197 [1/2] (1.42ns)   --->   "%C_load_3 = load i1* %C_addr_3, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 197 'load' 'C_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_15 : Operation 198 [1/2] (1.42ns)   --->   "%C_load_4 = load i1* %C_addr_4, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 198 'load' 'C_load_4' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_15 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_18)   --->   "%xor_ln40_8 = xor i1 %D_load_15, %D_load_16" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 199 'xor' 'xor_ln40_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_18)   --->   "%xor_ln40_10 = xor i1 %xor_ln40_9, %D_load_17" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 200 'xor' 'xor_ln40_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_18)   --->   "%xor_ln40_11 = xor i1 %xor_ln40_10, %xor_ln40_8" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 201 'xor' 'xor_ln40_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_13)   --->   "%xor_ln40_12 = xor i1 %D_load_21, %D_load_22" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 202 'xor' 'xor_ln40_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 203 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln40_13 = xor i1 %xor_ln40_12, %D_load_20" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 203 'xor' 'xor_ln40_13' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_16)   --->   "%xor_ln40_14 = xor i1 %C_load_4, %xor_ln40" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 204 'xor' 'xor_ln40_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_16)   --->   "%xor_ln40_15 = xor i1 %xor_ln40_14, %C_load_3" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 205 'xor' 'xor_ln40_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 206 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln40_16 = xor i1 %xor_ln40_15, %xor_ln40_13" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 206 'xor' 'xor_ln40_16' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_18)   --->   "%xor_ln40_17 = xor i1 %xor_ln40_16, %xor_ln40_11" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 207 'xor' 'xor_ln40_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 208 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln40_18 = xor i1 %xor_ln40_17, %xor_ln40_7" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 208 'xor' 'xor_ln40_18' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%NewCRC_addr_1 = getelementptr [8 x i1]* %NewCRC, i64 0, i64 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 209 'getelementptr' 'NewCRC_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (1.42ns)   --->   "store i1 %xor_ln40_18, i1* %NewCRC_addr_1, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 210 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_15 : Operation 211 [1/2] (1.42ns)   --->   "%D_load_23 = load i1* %D_addr_24, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 211 'load' 'D_load_23' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%D_addr_25 = getelementptr [32 x i1]* %D, i64 0, i64 10" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 212 'getelementptr' 'D_addr_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 213 [2/2] (1.42ns)   --->   "%D_load_24 = load i1* %D_addr_25, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 213 'load' 'D_load_24' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%D_addr_26 = getelementptr [32 x i1]* %D, i64 0, i64 2" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 214 'getelementptr' 'D_addr_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 215 [2/2] (1.42ns)   --->   "%D_load_25 = load i1* %D_addr_26, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 215 'load' 'D_load_25' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%C_addr_5 = getelementptr [8 x i1]* %C, i64 0, i64 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 216 'getelementptr' 'C_addr_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 217 [2/2] (1.42ns)   --->   "%C_load_5 = load i1* %C_addr_5, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 217 'load' 'C_load_5' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_15 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_5)   --->   "%xor_ln47_3 = xor i1 %D_load_11, %C_load_1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 218 'xor' 'xor_ln47_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_5)   --->   "%xor_ln47_4 = xor i1 %xor_ln40_13, %xor_ln47_3" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 219 'xor' 'xor_ln47_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 220 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln47_5 = xor i1 %xor_ln47_4, %xor_ln47_2" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 220 'xor' 'xor_ln47_5' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_5)   --->   "%xor_ln59_2 = xor i1 %C_load_1, %D_load_16" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:59]   --->   Operation 221 'xor' 'xor_ln59_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_5)   --->   "%xor_ln59_3 = xor i1 %D_load_17, %D_load_18" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:59]   --->   Operation 222 'xor' 'xor_ln59_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_5)   --->   "%xor_ln59_4 = xor i1 %xor_ln59_3, %xor_ln59_2" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:59]   --->   Operation 223 'xor' 'xor_ln59_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 224 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln59_5 = xor i1 %xor_ln59_4, %xor_ln59_1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:59]   --->   Operation 224 'xor' 'xor_ln59_5' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.08>
ST_16 : Operation 225 [1/2] (1.42ns)   --->   "%D_load_24 = load i1* %D_addr_25, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 225 'load' 'D_load_24' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_16 : Operation 226 [1/2] (1.42ns)   --->   "%D_load_25 = load i1* %D_addr_26, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 226 'load' 'D_load_25' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_16 : Operation 227 [1/2] (1.42ns)   --->   "%C_load_5 = load i1* %C_addr_5, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 227 'load' 'C_load_5' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_16 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_15)   --->   "%xor_ln44_7 = xor i1 %D_load_20, %D_load_22" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 228 'xor' 'xor_ln44_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_15)   --->   "%xor_ln44_8 = xor i1 %C_load_3, %C_load_4" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 229 'xor' 'xor_ln44_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_15)   --->   "%xor_ln44_9 = xor i1 %xor_ln44_8, %xor_ln44_7" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 230 'xor' 'xor_ln44_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_13)   --->   "%xor_ln44_10 = xor i1 %D_load_23, %D_load_24" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 231 'xor' 'xor_ln44_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_13)   --->   "%xor_ln44_11 = xor i1 %C_load_5, %xor_ln44" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 232 'xor' 'xor_ln44_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_13)   --->   "%xor_ln44_12 = xor i1 %xor_ln44_11, %D_load_25" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 233 'xor' 'xor_ln44_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 234 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln44_13 = xor i1 %xor_ln44_12, %xor_ln44_10" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 234 'xor' 'xor_ln44_13' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_15)   --->   "%xor_ln44_14 = xor i1 %xor_ln44_13, %xor_ln44_9" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 235 'xor' 'xor_ln44_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 236 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln44_15 = xor i1 %xor_ln44_14, %xor_ln44_6" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 236 'xor' 'xor_ln44_15' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 237 [1/1] (0.00ns)   --->   "%NewCRC_addr_2 = getelementptr [8 x i1]* %NewCRC, i64 0, i64 2" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 237 'getelementptr' 'NewCRC_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 238 [1/1] (1.42ns)   --->   "store i1 %xor_ln44_15, i1* %NewCRC_addr_2, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 238 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_16 : Operation 239 [1/1] (0.00ns)   --->   "%D_addr_27 = getelementptr [32 x i1]* %D, i64 0, i64 26" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 239 'getelementptr' 'D_addr_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 240 [2/2] (1.42ns)   --->   "%D_load_26 = load i1* %D_addr_27, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 240 'load' 'D_load_26' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_16 : Operation 241 [1/1] (0.00ns)   --->   "%D_addr_28 = getelementptr [32 x i1]* %D, i64 0, i64 11" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 241 'getelementptr' 'D_addr_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 242 [2/2] (1.42ns)   --->   "%D_load_27 = load i1* %D_addr_28, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 242 'load' 'D_load_27' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 17 <SV = 16> <Delay = 1.42>
ST_17 : Operation 243 [1/2] (1.42ns)   --->   "%D_load_26 = load i1* %D_addr_27, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 243 'load' 'D_load_26' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_17 : Operation 244 [1/2] (1.42ns)   --->   "%D_load_27 = load i1* %D_addr_28, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 244 'load' 'D_load_27' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_17 : Operation 245 [1/1] (0.00ns)   --->   "%D_addr_29 = getelementptr [32 x i1]* %D, i64 0, i64 3" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 245 'getelementptr' 'D_addr_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 246 [2/2] (1.42ns)   --->   "%D_load_28 = load i1* %D_addr_29, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 246 'load' 'D_load_28' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "%C_addr_6 = getelementptr [8 x i1]* %C, i64 0, i64 2" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 247 'getelementptr' 'C_addr_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 248 [2/2] (1.42ns)   --->   "%C_load_6 = load i1* %C_addr_6, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 248 'load' 'C_load_6' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_17 : Operation 249 [1/1] (0.00ns)   --->   "%D_addr_30 = getelementptr [32 x i1]* %D, i64 0, i64 27" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 249 'getelementptr' 'D_addr_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 250 [2/2] (1.42ns)   --->   "%D_load_29 = load i1* %D_addr_30, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 250 'load' 'D_load_29' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 18 <SV = 17> <Delay = 4.08>
ST_18 : Operation 251 [1/2] (1.42ns)   --->   "%D_load_28 = load i1* %D_addr_29, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 251 'load' 'D_load_28' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_18 : Operation 252 [1/2] (1.42ns)   --->   "%C_load_6 = load i1* %C_addr_6, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 252 'load' 'C_load_6' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_18 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_14)   --->   "%xor_ln47_6 = xor i1 %C_load_4, %D_load_23" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 253 'xor' 'xor_ln47_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_14)   --->   "%xor_ln47_7 = xor i1 %D_load_25, %C_load_5" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 254 'xor' 'xor_ln47_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_14)   --->   "%xor_ln47_8 = xor i1 %xor_ln47_7, %xor_ln47_6" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 255 'xor' 'xor_ln47_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_12)   --->   "%xor_ln47_9 = xor i1 %D_load_26, %D_load_27" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 256 'xor' 'xor_ln47_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_12)   --->   "%xor_ln47_10 = xor i1 %C_load_6, %xor_ln40" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 257 'xor' 'xor_ln47_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_12)   --->   "%xor_ln47_11 = xor i1 %xor_ln47_10, %D_load_28" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 258 'xor' 'xor_ln47_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 259 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln47_12 = xor i1 %xor_ln47_11, %xor_ln47_9" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 259 'xor' 'xor_ln47_12' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_14)   --->   "%xor_ln47_13 = xor i1 %xor_ln47_12, %xor_ln47_8" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 260 'xor' 'xor_ln47_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 261 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln47_14 = xor i1 %xor_ln47_13, %xor_ln47_5" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 261 'xor' 'xor_ln47_14' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 262 [1/1] (0.00ns)   --->   "%NewCRC_addr_3 = getelementptr [8 x i1]* %NewCRC, i64 0, i64 3" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 262 'getelementptr' 'NewCRC_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 263 [1/1] (1.42ns)   --->   "store i1 %xor_ln47_14, i1* %NewCRC_addr_3, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 263 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_18 : Operation 264 [1/2] (1.42ns)   --->   "%D_load_29 = load i1* %D_addr_30, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 264 'load' 'D_load_29' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_18 : Operation 265 [1/1] (0.00ns)   --->   "%D_addr_31 = getelementptr [32 x i1]* %D, i64 0, i64 4" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 265 'getelementptr' 'D_addr_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 266 [2/2] (1.42ns)   --->   "%D_load_30 = load i1* %D_addr_31, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 266 'load' 'D_load_30' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_18 : Operation 267 [1/1] (0.00ns)   --->   "%C_addr_7 = getelementptr [8 x i1]* %C, i64 0, i64 3" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 267 'getelementptr' 'C_addr_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 268 [2/2] (1.42ns)   --->   "%C_load_7 = load i1* %C_addr_7, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 268 'load' 'C_load_7' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_18 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_9)   --->   "%xor_ln50_6 = xor i1 %C_load_3, %D_load_24" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 269 'xor' 'xor_ln50_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_9)   --->   "%xor_ln50_7 = xor i1 %D_load_26, %D_load_28" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 270 'xor' 'xor_ln50_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_9)   --->   "%xor_ln50_8 = xor i1 %xor_ln50_7, %D_load_25" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 271 'xor' 'xor_ln50_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 272 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln50_9 = xor i1 %xor_ln50_8, %xor_ln50_6" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 272 'xor' 'xor_ln50_9' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 273 [1/1] (0.00ns)   --->   "%D_addr_32 = getelementptr [32 x i1]* %D, i64 0, i64 5" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 273 'getelementptr' 'D_addr_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 274 [2/2] (1.42ns)   --->   "%D_load_31 = load i1* %D_addr_32, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 274 'load' 'D_load_31' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_18 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node xor_ln56_7)   --->   "%xor_ln56_5 = xor i1 %D_load_18, %C_load_4" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56]   --->   Operation 275 'xor' 'xor_ln56_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node xor_ln56_7)   --->   "%xor_ln56_6 = xor i1 %D_load_24, %D_load_26" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56]   --->   Operation 276 'xor' 'xor_ln56_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 277 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln56_7 = xor i1 %xor_ln56_6, %xor_ln56_5" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56]   --->   Operation 277 'xor' 'xor_ln56_7' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_7)   --->   "%xor_ln59_6 = xor i1 %C_load_4, %D_load_27" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:59]   --->   Operation 278 'xor' 'xor_ln59_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 279 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln59_7 = xor i1 %xor_ln59_6, %xor_ln53_3" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:59]   --->   Operation 279 'xor' 'xor_ln59_7' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.08>
ST_19 : Operation 280 [1/2] (1.42ns)   --->   "%D_load_30 = load i1* %D_addr_31, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 280 'load' 'D_load_30' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_19 : Operation 281 [1/2] (1.42ns)   --->   "%C_load_7 = load i1* %C_addr_7, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 281 'load' 'C_load_7' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_19 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_15)   --->   "%xor_ln50_2 = xor i1 %C_load_1, %C_load_2" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 282 'xor' 'xor_ln50_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_15)   --->   "%xor_ln50_3 = xor i1 %xor_ln40_9, %D_load_15" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 283 'xor' 'xor_ln50_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_15)   --->   "%xor_ln50_4 = xor i1 %xor_ln50_3, %xor_ln50_2" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 284 'xor' 'xor_ln50_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_15)   --->   "%xor_ln50_5 = xor i1 %xor_ln50_4, %xor_ln50_1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 285 'xor' 'xor_ln50_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_14)   --->   "%xor_ln50_10 = xor i1 %C_load_6, %D_load_29" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 286 'xor' 'xor_ln50_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_14)   --->   "%xor_ln50_11 = xor i1 %C_load_7, %xor_ln37" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 287 'xor' 'xor_ln50_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_14)   --->   "%xor_ln50_12 = xor i1 %xor_ln50_11, %D_load_30" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 288 'xor' 'xor_ln50_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_14)   --->   "%xor_ln50_13 = xor i1 %xor_ln50_12, %xor_ln50_10" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 289 'xor' 'xor_ln50_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 290 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln50_14 = xor i1 %xor_ln50_13, %xor_ln50_9" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 290 'xor' 'xor_ln50_14' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 291 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln50_15 = xor i1 %xor_ln50_14, %xor_ln50_5" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 291 'xor' 'xor_ln50_15' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 292 [1/1] (0.00ns)   --->   "%NewCRC_addr_4 = getelementptr [8 x i1]* %NewCRC, i64 0, i64 4" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 292 'getelementptr' 'NewCRC_addr_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 293 [1/1] (1.42ns)   --->   "store i1 %xor_ln50_15, i1* %NewCRC_addr_4, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 293 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_19 : Operation 294 [1/2] (1.42ns)   --->   "%D_load_31 = load i1* %D_addr_32, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 294 'load' 'D_load_31' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_19 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_15)   --->   "%xor_ln53_7 = xor i1 %D_load_21, %D_load_23" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 295 'xor' 'xor_ln53_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_15)   --->   "%xor_ln53_8 = xor i1 %C_load_5, %D_load_27" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 296 'xor' 'xor_ln53_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_15)   --->   "%xor_ln53_9 = xor i1 %xor_ln53_8, %xor_ln53_7" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 297 'xor' 'xor_ln53_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_13)   --->   "%xor_ln53_10 = xor i1 %D_load_28, %D_load_29" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 298 'xor' 'xor_ln53_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_13)   --->   "%xor_ln53_11 = xor i1 %C_load_7, %D_load_31" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 299 'xor' 'xor_ln53_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_13)   --->   "%xor_ln53_12 = xor i1 %xor_ln53_11, %D_load_30" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 300 'xor' 'xor_ln53_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 301 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln53_13 = xor i1 %xor_ln53_12, %xor_ln53_10" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 301 'xor' 'xor_ln53_13' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_15)   --->   "%xor_ln53_14 = xor i1 %xor_ln53_13, %xor_ln53_9" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 302 'xor' 'xor_ln53_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 303 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln53_15 = xor i1 %xor_ln53_14, %xor_ln53_6" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 303 'xor' 'xor_ln53_15' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 304 [1/1] (0.00ns)   --->   "%NewCRC_addr_5 = getelementptr [8 x i1]* %NewCRC, i64 0, i64 5" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 304 'getelementptr' 'NewCRC_addr_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 305 [1/1] (1.42ns)   --->   "store i1 %xor_ln53_15, i1* %NewCRC_addr_5, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 305 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_19 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node xor_ln56_12)   --->   "%xor_ln56_8 = xor i1 %C_load_6, %D_load_30" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56]   --->   Operation 306 'xor' 'xor_ln56_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node xor_ln56_12)   --->   "%xor_ln56_9 = xor i1 %D_load_31, %xor_ln44" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56]   --->   Operation 307 'xor' 'xor_ln56_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node xor_ln56_12)   --->   "%xor_ln56_10 = xor i1 %xor_ln56_9, %xor_ln56_8" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56]   --->   Operation 308 'xor' 'xor_ln56_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node xor_ln56_12)   --->   "%xor_ln56_11 = xor i1 %xor_ln56_10, %xor_ln56_7" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56]   --->   Operation 309 'xor' 'xor_ln56_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 310 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln56_12 = xor i1 %xor_ln56_11, %xor_ln56_4" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56]   --->   Operation 310 'xor' 'xor_ln56_12' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_12)   --->   "%xor_ln59_8 = xor i1 %D_load_29, %C_load_7" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:59]   --->   Operation 311 'xor' 'xor_ln59_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_12)   --->   "%xor_ln59_9 = xor i1 %D_load_31, %xor_ln40" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:59]   --->   Operation 312 'xor' 'xor_ln59_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_12)   --->   "%xor_ln59_10 = xor i1 %xor_ln59_9, %xor_ln59_8" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:59]   --->   Operation 313 'xor' 'xor_ln59_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_12)   --->   "%xor_ln59_11 = xor i1 %xor_ln59_10, %xor_ln59_7" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:59]   --->   Operation 314 'xor' 'xor_ln59_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 315 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln59_12 = xor i1 %xor_ln59_11, %xor_ln59_5" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:59]   --->   Operation 315 'xor' 'xor_ln59_12' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.42>
ST_20 : Operation 316 [1/1] (0.00ns)   --->   "%NewCRC_addr_6 = getelementptr [8 x i1]* %NewCRC, i64 0, i64 6" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56]   --->   Operation 316 'getelementptr' 'NewCRC_addr_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 317 [1/1] (1.42ns)   --->   "store i1 %xor_ln56_12, i1* %NewCRC_addr_6, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56]   --->   Operation 317 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_20 : Operation 318 [1/1] (0.00ns)   --->   "%NewCRC_addr_7 = getelementptr [8 x i1]* %NewCRC, i64 0, i64 7" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:59]   --->   Operation 318 'getelementptr' 'NewCRC_addr_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 319 [1/1] (1.42ns)   --->   "store i1 %xor_ln59_12, i1* %NewCRC_addr_7, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:59]   --->   Operation 319 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_20 : Operation 320 [1/1] (1.06ns)   --->   "br label %5" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:64]   --->   Operation 320 'br' <Predicate = true> <Delay = 1.06>

State 21 <SV = 20> <Delay = 1.42>
ST_21 : Operation 321 [1/1] (0.00ns)   --->   "%i_2 = phi i4 [ 0, %4 ], [ %i_4, %6 ]"   --->   Operation 321 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 322 [1/1] (0.00ns)   --->   "%crc_res_0 = phi i32 [ 0, %4 ], [ %crc_res, %6 ]"   --->   Operation 322 'phi' 'crc_res_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i4 %i_2 to i8" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:64]   --->   Operation 323 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 324 [1/1] (1.08ns)   --->   "%icmp_ln64 = icmp eq i4 %i_2, -8" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:64]   --->   Operation 324 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 325 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 325 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 326 [1/1] (1.32ns)   --->   "%i_4 = add i4 %i_2, 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:64]   --->   Operation 326 'add' 'i_4' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 327 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %7, label %6" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:64]   --->   Operation 327 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i4 %i_2 to i64" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:65]   --->   Operation 328 'zext' 'zext_ln65' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_21 : Operation 329 [1/1] (0.00ns)   --->   "%NewCRC_addr_8 = getelementptr [8 x i1]* %NewCRC, i64 0, i64 %zext_ln65" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:65]   --->   Operation 329 'getelementptr' 'NewCRC_addr_8' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_21 : Operation 330 [2/2] (1.42ns)   --->   "%NewCRC_load = load i1* %NewCRC_addr_8, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:65]   --->   Operation 330 'load' 'NewCRC_load' <Predicate = (!icmp_ln64)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_21 : Operation 331 [1/1] (0.00ns)   --->   "ret i32 %crc_res_0" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:67]   --->   Operation 331 'ret' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 3.09>
ST_22 : Operation 332 [1/2] (1.42ns)   --->   "%NewCRC_load = load i1* %NewCRC_addr_8, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:65]   --->   Operation 332 'load' 'NewCRC_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_22 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node or_ln65)   --->   "%zext_ln65_1 = zext i1 %NewCRC_load to i8" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:65]   --->   Operation 333 'zext' 'zext_ln65_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node or_ln65)   --->   "%shl_ln65 = shl i8 %zext_ln65_1, %zext_ln64" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:65]   --->   Operation 334 'shl' 'shl_ln65' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node or_ln65)   --->   "%trunc_ln65 = trunc i32 %crc_res_0 to i8" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:65]   --->   Operation 335 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 336 [1/1] (1.67ns) (out node of the LUT)   --->   "%or_ln65 = or i8 %trunc_ln65, %shl_ln65" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:65]   --->   Operation 336 'or' 'or_ln65' <Predicate = true> <Delay = 1.67> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 337 [1/1] (0.00ns)   --->   "%tmp = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %crc_res_0, i32 8, i32 31)" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:65]   --->   Operation 337 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 338 [1/1] (0.00ns)   --->   "%crc_res = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp, i8 %or_ln65)" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:65]   --->   Operation 338 'bitconcatenate' 'crc_res' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 339 [1/1] (0.00ns)   --->   "br label %5" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:64]   --->   Operation 339 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:26) [14]  (1.06 ns)

 <State 2>: 1.43ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:26) [14]  (0 ns)
	'getelementptr' operation ('D_addr', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:27) [22]  (0 ns)
	'store' operation ('store_ln27', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:27) of variable 'trunc_ln26', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:26 on array 'D', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:19 [24]  (1.43 ns)

 <State 3>: 1.43ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:32) [31]  (0 ns)
	'getelementptr' operation ('C_addr_8', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:33) [39]  (0 ns)
	'store' operation ('store_ln33', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:33) of variable 'trunc_ln32', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:32 on array 'C', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:21 [41]  (1.43 ns)

 <State 4>: 1.43ns
The critical path consists of the following:
	'load' operation ('D_load', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37) on array 'D', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:19 [47]  (1.43 ns)

 <State 5>: 1.43ns
The critical path consists of the following:
	'load' operation ('D_load_2', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37) on array 'D', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:19 [51]  (1.43 ns)

 <State 6>: 1.43ns
The critical path consists of the following:
	'load' operation ('D_load_4', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37) on array 'D', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:19 [55]  (1.43 ns)

 <State 7>: 1.43ns
The critical path consists of the following:
	'load' operation ('D_load_6', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37) on array 'D', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:19 [59]  (1.43 ns)

 <State 8>: 1.43ns
The critical path consists of the following:
	'load' operation ('D_load_8', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37) on array 'D', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:19 [63]  (1.43 ns)

 <State 9>: 1.43ns
The critical path consists of the following:
	'load' operation ('D_load_10', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37) on array 'D', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:19 [67]  (1.43 ns)

 <State 10>: 1.43ns
The critical path consists of the following:
	'load' operation ('D_load_12', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37) on array 'D', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:19 [71]  (1.43 ns)

 <State 11>: 1.43ns
The critical path consists of the following:
	'load' operation ('D_load_14', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40) on array 'D', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:19 [99]  (1.43 ns)

 <State 12>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('C_addr', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37) [74]  (0 ns)
	'load' operation ('C_load', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37) on array 'C', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:21 [75]  (1.43 ns)

 <State 13>: 1.43ns
The critical path consists of the following:
	'load' operation ('C_load', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37) on array 'C', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:21 [75]  (1.43 ns)

 <State 14>: 4.7ns
The critical path consists of the following:
	'load' operation ('C_load_1', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37) on array 'C', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:21 [77]  (1.43 ns)
	'xor' operation ('xor_ln37_11', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37) [91]  (0.616 ns)
	'xor' operation ('xor_ln37_13', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37) [93]  (0 ns)
	'xor' operation ('xor_ln37_14', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37) [94]  (0.616 ns)
	'xor' operation ('xor_ln37_15', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37) [95]  (0.616 ns)
	'store' operation ('store_ln37', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37) of variable 'xor_ln37_15', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37 on array 'NewCRC', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:20 [97]  (1.43 ns)

 <State 15>: 4.7ns
The critical path consists of the following:
	'load' operation ('D_load_22', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40) on array 'D', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:19 [115]  (1.43 ns)
	'xor' operation ('xor_ln40_12', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40) [132]  (0 ns)
	'xor' operation ('xor_ln40_13', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40) [133]  (0.616 ns)
	'xor' operation ('xor_ln40_16', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40) [136]  (0.616 ns)
	'xor' operation ('xor_ln40_17', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40) [137]  (0 ns)
	'xor' operation ('xor_ln40_18', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40) [138]  (0.616 ns)
	'store' operation ('store_ln40', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40) of variable 'xor_ln40_18', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40 on array 'NewCRC', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:20 [140]  (1.43 ns)

 <State 16>: 4.08ns
The critical path consists of the following:
	'load' operation ('D_load_24', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44) on array 'D', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:19 [144]  (1.43 ns)
	'xor' operation ('xor_ln44_10', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44) [159]  (0 ns)
	'xor' operation ('xor_ln44_13', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44) [162]  (0.616 ns)
	'xor' operation ('xor_ln44_14', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44) [163]  (0 ns)
	'xor' operation ('xor_ln44_15', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44) [164]  (0.616 ns)
	'store' operation ('store_ln44', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44) of variable 'xor_ln44_15', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44 on array 'NewCRC', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:20 [166]  (1.43 ns)

 <State 17>: 1.43ns
The critical path consists of the following:
	'load' operation ('D_load_26', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47) on array 'D', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:19 [168]  (1.43 ns)

 <State 18>: 4.08ns
The critical path consists of the following:
	'load' operation ('D_load_28', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47) on array 'D', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:19 [172]  (1.43 ns)
	'xor' operation ('xor_ln47_11', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47) [186]  (0 ns)
	'xor' operation ('xor_ln47_12', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47) [187]  (0.616 ns)
	'xor' operation ('xor_ln47_13', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47) [188]  (0 ns)
	'xor' operation ('xor_ln47_14', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47) [189]  (0.616 ns)
	'store' operation ('store_ln47', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47) of variable 'xor_ln47_14', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47 on array 'NewCRC', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:20 [191]  (1.43 ns)

 <State 19>: 4.08ns
The critical path consists of the following:
	'load' operation ('D_load_30', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50) on array 'D', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:19 [195]  (1.43 ns)
	'xor' operation ('xor_ln50_12', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50) [210]  (0 ns)
	'xor' operation ('xor_ln50_13', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50) [211]  (0 ns)
	'xor' operation ('xor_ln50_14', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50) [212]  (0.616 ns)
	'xor' operation ('xor_ln50_15', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50) [213]  (0.616 ns)
	'store' operation ('store_ln50', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50) of variable 'xor_ln50_15', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50 on array 'NewCRC', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:20 [215]  (1.43 ns)

 <State 20>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('NewCRC_addr_6', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56) [249]  (0 ns)
	'store' operation ('store_ln56', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56) of variable 'xor_ln56_12', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56 on array 'NewCRC', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:20 [250]  (1.43 ns)

 <State 21>: 1.43ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:64) [268]  (0 ns)
	'getelementptr' operation ('NewCRC_addr_8', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:65) [277]  (0 ns)
	'load' operation ('NewCRC_load', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:65) on array 'NewCRC', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:20 [278]  (1.43 ns)

 <State 22>: 3.1ns
The critical path consists of the following:
	'load' operation ('NewCRC_load', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:65) on array 'NewCRC', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:20 [278]  (1.43 ns)
	'shl' operation ('shl_ln65', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:65) [280]  (0 ns)
	'or' operation ('or_ln65', extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:65) [282]  (1.67 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
