
transmitter_demolition_robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b4a0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001350  0800b640  0800b640  0000c640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c990  0800c990  0000e14c  2**0
                  CONTENTS
  4 .ARM          00000008  0800c990  0800c990  0000d990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c998  0800c998  0000e14c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c998  0800c998  0000d998  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c99c  0800c99c  0000d99c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000014c  20000000  0800c9a0  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000265c  2000014c  0800caec  0000e14c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200027a8  0800caec  0000e7a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e14c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001981d  00000000  00000000  0000e17c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000046a3  00000000  00000000  00027999  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013e0  00000000  00000000  0002c040  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f22  00000000  00000000  0002d420  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bfee  00000000  00000000  0002e342  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d7fa  00000000  00000000  0004a330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000984bd  00000000  00000000  00067b2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fffe7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005554  00000000  00000000  0010002c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  00105580  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000014c 	.word	0x2000014c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b628 	.word	0x0800b628

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000150 	.word	0x20000150
 80001dc:	0800b628 	.word	0x0800b628

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b084      	sub	sp, #16
 8000584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000586:	463b      	mov	r3, r7
 8000588:	2200      	movs	r2, #0
 800058a:	601a      	str	r2, [r3, #0]
 800058c:	605a      	str	r2, [r3, #4]
 800058e:	609a      	str	r2, [r3, #8]
 8000590:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000592:	4b21      	ldr	r3, [pc, #132]	@ (8000618 <MX_ADC1_Init+0x98>)
 8000594:	4a21      	ldr	r2, [pc, #132]	@ (800061c <MX_ADC1_Init+0x9c>)
 8000596:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000598:	4b1f      	ldr	r3, [pc, #124]	@ (8000618 <MX_ADC1_Init+0x98>)
 800059a:	2200      	movs	r2, #0
 800059c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800059e:	4b1e      	ldr	r3, [pc, #120]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80005a4:	4b1c      	ldr	r3, [pc, #112]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005aa:	4b1b      	ldr	r3, [pc, #108]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005b0:	4b19      	ldr	r3, [pc, #100]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005b8:	4b17      	ldr	r3, [pc, #92]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005be:	4b16      	ldr	r3, [pc, #88]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005c0:	4a17      	ldr	r2, [pc, #92]	@ (8000620 <MX_ADC1_Init+0xa0>)
 80005c2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005c4:	4b14      	ldr	r3, [pc, #80]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80005ca:	4b13      	ldr	r3, [pc, #76]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005cc:	2201      	movs	r2, #1
 80005ce:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005d0:	4b11      	ldr	r3, [pc, #68]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005da:	2201      	movs	r2, #1
 80005dc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005de:	480e      	ldr	r0, [pc, #56]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005e0:	f002 f874 	bl	80026cc <HAL_ADC_Init>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d001      	beq.n	80005ee <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80005ea:	f000 fedd 	bl	80013a8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80005ee:	2300      	movs	r3, #0
 80005f0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80005f2:	2301      	movs	r3, #1
 80005f4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80005f6:	2300      	movs	r3, #0
 80005f8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005fa:	463b      	mov	r3, r7
 80005fc:	4619      	mov	r1, r3
 80005fe:	4806      	ldr	r0, [pc, #24]	@ (8000618 <MX_ADC1_Init+0x98>)
 8000600:	f002 fa28 	bl	8002a54 <HAL_ADC_ConfigChannel>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800060a:	f000 fecd 	bl	80013a8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800060e:	bf00      	nop
 8000610:	3710      	adds	r7, #16
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	20000168 	.word	0x20000168
 800061c:	40012000 	.word	0x40012000
 8000620:	0f000001 	.word	0x0f000001

08000624 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b08a      	sub	sp, #40	@ 0x28
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062c:	f107 0314 	add.w	r3, r7, #20
 8000630:	2200      	movs	r2, #0
 8000632:	601a      	str	r2, [r3, #0]
 8000634:	605a      	str	r2, [r3, #4]
 8000636:	609a      	str	r2, [r3, #8]
 8000638:	60da      	str	r2, [r3, #12]
 800063a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	4a17      	ldr	r2, [pc, #92]	@ (80006a0 <HAL_ADC_MspInit+0x7c>)
 8000642:	4293      	cmp	r3, r2
 8000644:	d127      	bne.n	8000696 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000646:	2300      	movs	r3, #0
 8000648:	613b      	str	r3, [r7, #16]
 800064a:	4b16      	ldr	r3, [pc, #88]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 800064c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800064e:	4a15      	ldr	r2, [pc, #84]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 8000650:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000654:	6453      	str	r3, [r2, #68]	@ 0x44
 8000656:	4b13      	ldr	r3, [pc, #76]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 8000658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800065a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800065e:	613b      	str	r3, [r7, #16]
 8000660:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000662:	2300      	movs	r3, #0
 8000664:	60fb      	str	r3, [r7, #12]
 8000666:	4b0f      	ldr	r3, [pc, #60]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 8000668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800066a:	4a0e      	ldr	r2, [pc, #56]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 800066c:	f043 0301 	orr.w	r3, r3, #1
 8000670:	6313      	str	r3, [r2, #48]	@ 0x30
 8000672:	4b0c      	ldr	r3, [pc, #48]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 8000674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000676:	f003 0301 	and.w	r3, r3, #1
 800067a:	60fb      	str	r3, [r7, #12]
 800067c:	68fb      	ldr	r3, [r7, #12]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = R8_Pin|R1_Pin|JOY_LEFT_X_Pin|JOY_LEFT_Y_Pin
 800067e:	23cf      	movs	r3, #207	@ 0xcf
 8000680:	617b      	str	r3, [r7, #20]
                          |JOY_RIGHT_X_Pin|JOY_RIGHT_Y_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000682:	2303      	movs	r3, #3
 8000684:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000686:	2300      	movs	r3, #0
 8000688:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800068a:	f107 0314 	add.w	r3, r7, #20
 800068e:	4619      	mov	r1, r3
 8000690:	4805      	ldr	r0, [pc, #20]	@ (80006a8 <HAL_ADC_MspInit+0x84>)
 8000692:	f002 fda1 	bl	80031d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000696:	bf00      	nop
 8000698:	3728      	adds	r7, #40	@ 0x28
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	40012000 	.word	0x40012000
 80006a4:	40023800 	.word	0x40023800
 80006a8:	40020000 	.word	0x40020000

080006ac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b088      	sub	sp, #32
 80006b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b2:	f107 030c 	add.w	r3, r7, #12
 80006b6:	2200      	movs	r2, #0
 80006b8:	601a      	str	r2, [r3, #0]
 80006ba:	605a      	str	r2, [r3, #4]
 80006bc:	609a      	str	r2, [r3, #8]
 80006be:	60da      	str	r2, [r3, #12]
 80006c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006c2:	2300      	movs	r3, #0
 80006c4:	60bb      	str	r3, [r7, #8]
 80006c6:	4b2d      	ldr	r3, [pc, #180]	@ (800077c <MX_GPIO_Init+0xd0>)
 80006c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ca:	4a2c      	ldr	r2, [pc, #176]	@ (800077c <MX_GPIO_Init+0xd0>)
 80006cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006d2:	4b2a      	ldr	r3, [pc, #168]	@ (800077c <MX_GPIO_Init+0xd0>)
 80006d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006da:	60bb      	str	r3, [r7, #8]
 80006dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006de:	2300      	movs	r3, #0
 80006e0:	607b      	str	r3, [r7, #4]
 80006e2:	4b26      	ldr	r3, [pc, #152]	@ (800077c <MX_GPIO_Init+0xd0>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e6:	4a25      	ldr	r2, [pc, #148]	@ (800077c <MX_GPIO_Init+0xd0>)
 80006e8:	f043 0301 	orr.w	r3, r3, #1
 80006ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ee:	4b23      	ldr	r3, [pc, #140]	@ (800077c <MX_GPIO_Init+0xd0>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f2:	f003 0301 	and.w	r3, r3, #1
 80006f6:	607b      	str	r3, [r7, #4]
 80006f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006fa:	2300      	movs	r3, #0
 80006fc:	603b      	str	r3, [r7, #0]
 80006fe:	4b1f      	ldr	r3, [pc, #124]	@ (800077c <MX_GPIO_Init+0xd0>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000702:	4a1e      	ldr	r2, [pc, #120]	@ (800077c <MX_GPIO_Init+0xd0>)
 8000704:	f043 0302 	orr.w	r3, r3, #2
 8000708:	6313      	str	r3, [r2, #48]	@ 0x30
 800070a:	4b1c      	ldr	r3, [pc, #112]	@ (800077c <MX_GPIO_Init+0xd0>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070e:	f003 0302 	and.w	r3, r3, #2
 8000712:	603b      	str	r3, [r7, #0]
 8000714:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Lora_M1_Pin|Lora_M0_Pin, GPIO_PIN_RESET);
 8000716:	2200      	movs	r2, #0
 8000718:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800071c:	4818      	ldr	r0, [pc, #96]	@ (8000780 <MX_GPIO_Init+0xd4>)
 800071e:	f002 fef7 	bl	8003510 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = JOY_LEFT_BTN1_Pin|JOY_LEFT_BTN2_Pin|S5_2_Pin|S2_1_Pin;
 8000722:	f248 1330 	movw	r3, #33072	@ 0x8130
 8000726:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000728:	2300      	movs	r3, #0
 800072a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072c:	2300      	movs	r3, #0
 800072e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000730:	f107 030c 	add.w	r3, r7, #12
 8000734:	4619      	mov	r1, r3
 8000736:	4813      	ldr	r0, [pc, #76]	@ (8000784 <MX_GPIO_Init+0xd8>)
 8000738:	f002 fd4e 	bl	80031d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = JOY_RIGHT_BTN1_Pin|JOY_RIGHT_BTN2_Pin|S0_Pin|S4_1_Pin
 800073c:	f24f 033b 	movw	r3, #61499	@ 0xf03b
 8000740:	60fb      	str	r3, [r7, #12]
                          |S4_2_Pin|S5_1_Pin|S2_2_Pin|S1_1_Pin
                          |S1_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000742:	2300      	movs	r3, #0
 8000744:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000746:	2300      	movs	r3, #0
 8000748:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800074a:	f107 030c 	add.w	r3, r7, #12
 800074e:	4619      	mov	r1, r3
 8000750:	480b      	ldr	r0, [pc, #44]	@ (8000780 <MX_GPIO_Init+0xd4>)
 8000752:	f002 fd41 	bl	80031d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = Lora_M1_Pin|Lora_M0_Pin;
 8000756:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800075a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800075c:	2301      	movs	r3, #1
 800075e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000760:	2300      	movs	r3, #0
 8000762:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000764:	2300      	movs	r3, #0
 8000766:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000768:	f107 030c 	add.w	r3, r7, #12
 800076c:	4619      	mov	r1, r3
 800076e:	4804      	ldr	r0, [pc, #16]	@ (8000780 <MX_GPIO_Init+0xd4>)
 8000770:	f002 fd32 	bl	80031d8 <HAL_GPIO_Init>

}
 8000774:	bf00      	nop
 8000776:	3720      	adds	r7, #32
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	40023800 	.word	0x40023800
 8000780:	40020400 	.word	0x40020400
 8000784:	40020000 	.word	0x40020000

08000788 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800078c:	4b12      	ldr	r3, [pc, #72]	@ (80007d8 <MX_I2C1_Init+0x50>)
 800078e:	4a13      	ldr	r2, [pc, #76]	@ (80007dc <MX_I2C1_Init+0x54>)
 8000790:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000792:	4b11      	ldr	r3, [pc, #68]	@ (80007d8 <MX_I2C1_Init+0x50>)
 8000794:	4a12      	ldr	r2, [pc, #72]	@ (80007e0 <MX_I2C1_Init+0x58>)
 8000796:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000798:	4b0f      	ldr	r3, [pc, #60]	@ (80007d8 <MX_I2C1_Init+0x50>)
 800079a:	2200      	movs	r2, #0
 800079c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800079e:	4b0e      	ldr	r3, [pc, #56]	@ (80007d8 <MX_I2C1_Init+0x50>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007a4:	4b0c      	ldr	r3, [pc, #48]	@ (80007d8 <MX_I2C1_Init+0x50>)
 80007a6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80007aa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007ac:	4b0a      	ldr	r3, [pc, #40]	@ (80007d8 <MX_I2C1_Init+0x50>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007b2:	4b09      	ldr	r3, [pc, #36]	@ (80007d8 <MX_I2C1_Init+0x50>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007b8:	4b07      	ldr	r3, [pc, #28]	@ (80007d8 <MX_I2C1_Init+0x50>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007be:	4b06      	ldr	r3, [pc, #24]	@ (80007d8 <MX_I2C1_Init+0x50>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007c4:	4804      	ldr	r0, [pc, #16]	@ (80007d8 <MX_I2C1_Init+0x50>)
 80007c6:	f002 febd 	bl	8003544 <HAL_I2C_Init>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d001      	beq.n	80007d4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80007d0:	f000 fdea 	bl	80013a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007d4:	bf00      	nop
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	200001b0 	.word	0x200001b0
 80007dc:	40005400 	.word	0x40005400
 80007e0:	00061a80 	.word	0x00061a80

080007e4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b08a      	sub	sp, #40	@ 0x28
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ec:	f107 0314 	add.w	r3, r7, #20
 80007f0:	2200      	movs	r2, #0
 80007f2:	601a      	str	r2, [r3, #0]
 80007f4:	605a      	str	r2, [r3, #4]
 80007f6:	609a      	str	r2, [r3, #8]
 80007f8:	60da      	str	r2, [r3, #12]
 80007fa:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a19      	ldr	r2, [pc, #100]	@ (8000868 <HAL_I2C_MspInit+0x84>)
 8000802:	4293      	cmp	r3, r2
 8000804:	d12b      	bne.n	800085e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000806:	2300      	movs	r3, #0
 8000808:	613b      	str	r3, [r7, #16]
 800080a:	4b18      	ldr	r3, [pc, #96]	@ (800086c <HAL_I2C_MspInit+0x88>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080e:	4a17      	ldr	r2, [pc, #92]	@ (800086c <HAL_I2C_MspInit+0x88>)
 8000810:	f043 0302 	orr.w	r3, r3, #2
 8000814:	6313      	str	r3, [r2, #48]	@ 0x30
 8000816:	4b15      	ldr	r3, [pc, #84]	@ (800086c <HAL_I2C_MspInit+0x88>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081a:	f003 0302 	and.w	r3, r3, #2
 800081e:	613b      	str	r3, [r7, #16]
 8000820:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000822:	23c0      	movs	r3, #192	@ 0xc0
 8000824:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000826:	2312      	movs	r3, #18
 8000828:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082a:	2300      	movs	r3, #0
 800082c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800082e:	2303      	movs	r3, #3
 8000830:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000832:	2304      	movs	r3, #4
 8000834:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000836:	f107 0314 	add.w	r3, r7, #20
 800083a:	4619      	mov	r1, r3
 800083c:	480c      	ldr	r0, [pc, #48]	@ (8000870 <HAL_I2C_MspInit+0x8c>)
 800083e:	f002 fccb 	bl	80031d8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	60fb      	str	r3, [r7, #12]
 8000846:	4b09      	ldr	r3, [pc, #36]	@ (800086c <HAL_I2C_MspInit+0x88>)
 8000848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800084a:	4a08      	ldr	r2, [pc, #32]	@ (800086c <HAL_I2C_MspInit+0x88>)
 800084c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000850:	6413      	str	r3, [r2, #64]	@ 0x40
 8000852:	4b06      	ldr	r3, [pc, #24]	@ (800086c <HAL_I2C_MspInit+0x88>)
 8000854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000856:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800085a:	60fb      	str	r3, [r7, #12]
 800085c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800085e:	bf00      	nop
 8000860:	3728      	adds	r7, #40	@ 0x28
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	40005400 	.word	0x40005400
 800086c:	40023800 	.word	0x40023800
 8000870:	40020400 	.word	0x40020400

08000874 <Joystick_Init>:
/**
  * @brief  Initialize joystick module
  * @retval None
  */
void Joystick_Init(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
    // ADC sudah diinisialisasi di MX_ADC1_Init()
    // STM32F4 tidak memerlukan kalibrasi ADC (hanya STM32F3/L4)
}
 8000878:	bf00      	nop
 800087a:	46bd      	mov	sp, r7
 800087c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000880:	4770      	bx	lr
	...

08000884 <Joystick_ReadChannel>:
  * @brief  Read specific ADC channel
  * @param  channel: ADC channel number
  * @retval 16-bit ADC value (0-4095)
  */
uint16_t Joystick_ReadChannel(uint32_t channel)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b088      	sub	sp, #32
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 800088c:	f107 030c 	add.w	r3, r7, #12
 8000890:	2200      	movs	r2, #0
 8000892:	601a      	str	r2, [r3, #0]
 8000894:	605a      	str	r2, [r3, #4]
 8000896:	609a      	str	r2, [r3, #8]
 8000898:	60da      	str	r2, [r3, #12]
    uint16_t adc_value = 0;
 800089a:	2300      	movs	r3, #0
 800089c:	83fb      	strh	r3, [r7, #30]

    // Configure channel
    sConfig.Channel = channel;
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	60fb      	str	r3, [r7, #12]
    sConfig.Rank = 1;
 80008a2:	2301      	movs	r3, #1
 80008a4:	613b      	str	r3, [r7, #16]
    sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 80008a6:	2304      	movs	r3, #4
 80008a8:	617b      	str	r3, [r7, #20]

    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) == HAL_OK)
 80008aa:	f107 030c 	add.w	r3, r7, #12
 80008ae:	4619      	mov	r1, r3
 80008b0:	480e      	ldr	r0, [pc, #56]	@ (80008ec <Joystick_ReadChannel+0x68>)
 80008b2:	f002 f8cf 	bl	8002a54 <HAL_ADC_ConfigChannel>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d111      	bne.n	80008e0 <Joystick_ReadChannel+0x5c>
    {
        // Start conversion
        HAL_ADC_Start(&hadc1);
 80008bc:	480b      	ldr	r0, [pc, #44]	@ (80008ec <Joystick_ReadChannel+0x68>)
 80008be:	f001 ff49 	bl	8002754 <HAL_ADC_Start>

        // Wait for conversion to complete
        if (HAL_ADC_PollForConversion(&hadc1, ADC_TIMEOUT) == HAL_OK)
 80008c2:	2164      	movs	r1, #100	@ 0x64
 80008c4:	4809      	ldr	r0, [pc, #36]	@ (80008ec <Joystick_ReadChannel+0x68>)
 80008c6:	f002 f82c 	bl	8002922 <HAL_ADC_PollForConversion>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d104      	bne.n	80008da <Joystick_ReadChannel+0x56>
        {
            // Read value
            adc_value = HAL_ADC_GetValue(&hadc1);
 80008d0:	4806      	ldr	r0, [pc, #24]	@ (80008ec <Joystick_ReadChannel+0x68>)
 80008d2:	f002 f8b1 	bl	8002a38 <HAL_ADC_GetValue>
 80008d6:	4603      	mov	r3, r0
 80008d8:	83fb      	strh	r3, [r7, #30]
        }

        // Stop ADC
        HAL_ADC_Stop(&hadc1);
 80008da:	4804      	ldr	r0, [pc, #16]	@ (80008ec <Joystick_ReadChannel+0x68>)
 80008dc:	f001 ffee 	bl	80028bc <HAL_ADC_Stop>
    }

    return adc_value;
 80008e0:	8bfb      	ldrh	r3, [r7, #30]
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	3720      	adds	r7, #32
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	20000168 	.word	0x20000168

080008f0 <Joystick_Read>:
  * @brief  Read all joystick and potentiometer data
  * @param  data: Pointer to Joystick_Data_t structure
  * @retval None
  */
void Joystick_Read(Joystick_Data_t* data)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b084      	sub	sp, #16
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
    uint16_t adc_value;

    // Read Left Joystick X (PA2 - ADC_CHANNEL_2)
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_2);
 80008f8:	2002      	movs	r0, #2
 80008fa:	f7ff ffc3 	bl	8000884 <Joystick_ReadChannel>
 80008fe:	4603      	mov	r3, r0
 8000900:	81fb      	strh	r3, [r7, #14]
    data->left_x = (uint8_t)(adc_value >> 4); // Convert 12-bit to 8-bit (divide by 16)
 8000902:	89fb      	ldrh	r3, [r7, #14]
 8000904:	091b      	lsrs	r3, r3, #4
 8000906:	b29b      	uxth	r3, r3
 8000908:	b2da      	uxtb	r2, r3
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	701a      	strb	r2, [r3, #0]

    // Read Left Joystick Y (PA3 - ADC_CHANNEL_3)
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_3);
 800090e:	2003      	movs	r0, #3
 8000910:	f7ff ffb8 	bl	8000884 <Joystick_ReadChannel>
 8000914:	4603      	mov	r3, r0
 8000916:	81fb      	strh	r3, [r7, #14]
    data->left_y = (uint8_t)(adc_value >> 4);
 8000918:	89fb      	ldrh	r3, [r7, #14]
 800091a:	091b      	lsrs	r3, r3, #4
 800091c:	b29b      	uxth	r3, r3
 800091e:	b2da      	uxtb	r2, r3
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	705a      	strb	r2, [r3, #1]

    // Read Right Joystick Y (PA6 - ADC_CHANNEL_6) - SWAPPED WITH X
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_6);
 8000924:	2006      	movs	r0, #6
 8000926:	f7ff ffad 	bl	8000884 <Joystick_ReadChannel>
 800092a:	4603      	mov	r3, r0
 800092c:	81fb      	strh	r3, [r7, #14]
    data->right_y = (uint8_t)(adc_value >> 4);
 800092e:	89fb      	ldrh	r3, [r7, #14]
 8000930:	091b      	lsrs	r3, r3, #4
 8000932:	b29b      	uxth	r3, r3
 8000934:	b2da      	uxtb	r2, r3
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	70da      	strb	r2, [r3, #3]

    // Read Right Joystick X (PA7 - ADC_CHANNEL_7) - SWAPPED WITH Y
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_7);
 800093a:	2007      	movs	r0, #7
 800093c:	f7ff ffa2 	bl	8000884 <Joystick_ReadChannel>
 8000940:	4603      	mov	r3, r0
 8000942:	81fb      	strh	r3, [r7, #14]
    data->right_x = (uint8_t)(adc_value >> 4);
 8000944:	89fb      	ldrh	r3, [r7, #14]
 8000946:	091b      	lsrs	r3, r3, #4
 8000948:	b29b      	uxth	r3, r3
 800094a:	b2da      	uxtb	r2, r3
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	709a      	strb	r2, [r3, #2]

    // Read R1 Potentiometer (PA0 - ADC_CHANNEL_0) - SWAPPED WITH R8
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_0);
 8000950:	2000      	movs	r0, #0
 8000952:	f7ff ff97 	bl	8000884 <Joystick_ReadChannel>
 8000956:	4603      	mov	r3, r0
 8000958:	81fb      	strh	r3, [r7, #14]
    data->r1 = (uint8_t)(adc_value >> 4);
 800095a:	89fb      	ldrh	r3, [r7, #14]
 800095c:	091b      	lsrs	r3, r3, #4
 800095e:	b29b      	uxth	r3, r3
 8000960:	b2da      	uxtb	r2, r3
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	715a      	strb	r2, [r3, #5]

    // Read R8 Potentiometer (PA1 - ADC_CHANNEL_1) - SWAPPED WITH R1
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_1);
 8000966:	2001      	movs	r0, #1
 8000968:	f7ff ff8c 	bl	8000884 <Joystick_ReadChannel>
 800096c:	4603      	mov	r3, r0
 800096e:	81fb      	strh	r3, [r7, #14]
    data->r8 = (uint8_t)(adc_value >> 4);
 8000970:	89fb      	ldrh	r3, [r7, #14]
 8000972:	091b      	lsrs	r3, r3, #4
 8000974:	b29b      	uxth	r3, r3
 8000976:	b2da      	uxtb	r2, r3
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	711a      	strb	r2, [r3, #4]
}
 800097c:	bf00      	nop
 800097e:	3710      	adds	r7, #16
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}

08000984 <LoRa_CalculateChecksum>:
  * @param  data: pointer to data buffer
  * @param  size: size of data
  * @retval checksum value
  */
static uint8_t LoRa_CalculateChecksum(const uint8_t* data, uint16_t size)
{
 8000984:	b480      	push	{r7}
 8000986:	b085      	sub	sp, #20
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
 800098c:	460b      	mov	r3, r1
 800098e:	807b      	strh	r3, [r7, #2]
    uint8_t checksum = 0;
 8000990:	2300      	movs	r3, #0
 8000992:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < size; i++)
 8000994:	2300      	movs	r3, #0
 8000996:	81bb      	strh	r3, [r7, #12]
 8000998:	e009      	b.n	80009ae <LoRa_CalculateChecksum+0x2a>
    {
        checksum ^= data[i];
 800099a:	89bb      	ldrh	r3, [r7, #12]
 800099c:	687a      	ldr	r2, [r7, #4]
 800099e:	4413      	add	r3, r2
 80009a0:	781a      	ldrb	r2, [r3, #0]
 80009a2:	7bfb      	ldrb	r3, [r7, #15]
 80009a4:	4053      	eors	r3, r2
 80009a6:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < size; i++)
 80009a8:	89bb      	ldrh	r3, [r7, #12]
 80009aa:	3301      	adds	r3, #1
 80009ac:	81bb      	strh	r3, [r7, #12]
 80009ae:	89ba      	ldrh	r2, [r7, #12]
 80009b0:	887b      	ldrh	r3, [r7, #2]
 80009b2:	429a      	cmp	r2, r3
 80009b4:	d3f1      	bcc.n	800099a <LoRa_CalculateChecksum+0x16>
    }
    return checksum;
 80009b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80009b8:	4618      	mov	r0, r3
 80009ba:	3714      	adds	r7, #20
 80009bc:	46bd      	mov	sp, r7
 80009be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c2:	4770      	bx	lr

080009c4 <LoRa_SetMode>:
  * @brief  Set LoRa module mode
  * @param  mode: LORA_MODE_NORMAL or LORA_MODE_SLEEP
  * @retval None
  */
static void LoRa_SetMode(LoRa_Mode_t mode)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	4603      	mov	r3, r0
 80009cc:	71fb      	strb	r3, [r7, #7]
    if (M0_Port == NULL || M1_Port == NULL)
 80009ce:	4b1a      	ldr	r3, [pc, #104]	@ (8000a38 <LoRa_SetMode+0x74>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d02b      	beq.n	8000a2e <LoRa_SetMode+0x6a>
 80009d6:	4b19      	ldr	r3, [pc, #100]	@ (8000a3c <LoRa_SetMode+0x78>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d027      	beq.n	8000a2e <LoRa_SetMode+0x6a>
    {
        return;
    }

    if (mode == LORA_MODE_SLEEP)
 80009de:	79fb      	ldrb	r3, [r7, #7]
 80009e0:	2b01      	cmp	r3, #1
 80009e2:	d110      	bne.n	8000a06 <LoRa_SetMode+0x42>
    {
        // M0=1, M1=1 - Configuration mode
        HAL_GPIO_WritePin(M0_Port, M0_Pin, GPIO_PIN_SET);
 80009e4:	4b14      	ldr	r3, [pc, #80]	@ (8000a38 <LoRa_SetMode+0x74>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	4a15      	ldr	r2, [pc, #84]	@ (8000a40 <LoRa_SetMode+0x7c>)
 80009ea:	8811      	ldrh	r1, [r2, #0]
 80009ec:	2201      	movs	r2, #1
 80009ee:	4618      	mov	r0, r3
 80009f0:	f002 fd8e 	bl	8003510 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(M1_Port, M1_Pin, GPIO_PIN_SET);
 80009f4:	4b11      	ldr	r3, [pc, #68]	@ (8000a3c <LoRa_SetMode+0x78>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4a12      	ldr	r2, [pc, #72]	@ (8000a44 <LoRa_SetMode+0x80>)
 80009fa:	8811      	ldrh	r1, [r2, #0]
 80009fc:	2201      	movs	r2, #1
 80009fe:	4618      	mov	r0, r3
 8000a00:	f002 fd86 	bl	8003510 <HAL_GPIO_WritePin>
 8000a04:	e00f      	b.n	8000a26 <LoRa_SetMode+0x62>
    }
    else
    {
        // M0=0, M1=0 - Normal mode
        HAL_GPIO_WritePin(M0_Port, M0_Pin, GPIO_PIN_RESET);
 8000a06:	4b0c      	ldr	r3, [pc, #48]	@ (8000a38 <LoRa_SetMode+0x74>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	4a0d      	ldr	r2, [pc, #52]	@ (8000a40 <LoRa_SetMode+0x7c>)
 8000a0c:	8811      	ldrh	r1, [r2, #0]
 8000a0e:	2200      	movs	r2, #0
 8000a10:	4618      	mov	r0, r3
 8000a12:	f002 fd7d 	bl	8003510 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(M1_Port, M1_Pin, GPIO_PIN_RESET);
 8000a16:	4b09      	ldr	r3, [pc, #36]	@ (8000a3c <LoRa_SetMode+0x78>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	4a0a      	ldr	r2, [pc, #40]	@ (8000a44 <LoRa_SetMode+0x80>)
 8000a1c:	8811      	ldrh	r1, [r2, #0]
 8000a1e:	2200      	movs	r2, #0
 8000a20:	4618      	mov	r0, r3
 8000a22:	f002 fd75 	bl	8003510 <HAL_GPIO_WritePin>
    }

    HAL_Delay(50);
 8000a26:	2032      	movs	r0, #50	@ 0x32
 8000a28:	f001 fe2c 	bl	8002684 <HAL_Delay>
 8000a2c:	e000      	b.n	8000a30 <LoRa_SetMode+0x6c>
        return;
 8000a2e:	bf00      	nop
}
 8000a30:	3708      	adds	r7, #8
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	20000208 	.word	0x20000208
 8000a3c:	20000210 	.word	0x20000210
 8000a40:	2000020c 	.word	0x2000020c
 8000a44:	20000214 	.word	0x20000214

08000a48 <LoRa_Init>:
  * @param  m1_pin: GPIO pin for M1
  * @retval None
  */
void LoRa_Init(UART_HandleTypeDef *huart, GPIO_TypeDef *m0_port, uint16_t m0_pin,
               GPIO_TypeDef *m1_port, uint16_t m1_pin)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b084      	sub	sp, #16
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	60f8      	str	r0, [r7, #12]
 8000a50:	60b9      	str	r1, [r7, #8]
 8000a52:	603b      	str	r3, [r7, #0]
 8000a54:	4613      	mov	r3, r2
 8000a56:	80fb      	strh	r3, [r7, #6]
    huart_lora = huart;
 8000a58:	4a12      	ldr	r2, [pc, #72]	@ (8000aa4 <LoRa_Init+0x5c>)
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	6013      	str	r3, [r2, #0]
    M0_Port = m0_port;
 8000a5e:	4a12      	ldr	r2, [pc, #72]	@ (8000aa8 <LoRa_Init+0x60>)
 8000a60:	68bb      	ldr	r3, [r7, #8]
 8000a62:	6013      	str	r3, [r2, #0]
    M0_Pin = m0_pin;
 8000a64:	4a11      	ldr	r2, [pc, #68]	@ (8000aac <LoRa_Init+0x64>)
 8000a66:	88fb      	ldrh	r3, [r7, #6]
 8000a68:	8013      	strh	r3, [r2, #0]
    M1_Port = m1_port;
 8000a6a:	4a11      	ldr	r2, [pc, #68]	@ (8000ab0 <LoRa_Init+0x68>)
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	6013      	str	r3, [r2, #0]
    M1_Pin = m1_pin;
 8000a70:	4a10      	ldr	r2, [pc, #64]	@ (8000ab4 <LoRa_Init+0x6c>)
 8000a72:	8b3b      	ldrh	r3, [r7, #24]
 8000a74:	8013      	strh	r3, [r2, #0]

    if (huart_lora != NULL && M0_Port != NULL && M1_Port != NULL)
 8000a76:	4b0b      	ldr	r3, [pc, #44]	@ (8000aa4 <LoRa_Init+0x5c>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d00d      	beq.n	8000a9a <LoRa_Init+0x52>
 8000a7e:	4b0a      	ldr	r3, [pc, #40]	@ (8000aa8 <LoRa_Init+0x60>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d009      	beq.n	8000a9a <LoRa_Init+0x52>
 8000a86:	4b0a      	ldr	r3, [pc, #40]	@ (8000ab0 <LoRa_Init+0x68>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d005      	beq.n	8000a9a <LoRa_Init+0x52>
    {
        // Set to normal mode
        LoRa_SetMode(LORA_MODE_NORMAL);
 8000a8e:	2000      	movs	r0, #0
 8000a90:	f7ff ff98 	bl	80009c4 <LoRa_SetMode>
        lora_ready = true;
 8000a94:	4b08      	ldr	r3, [pc, #32]	@ (8000ab8 <LoRa_Init+0x70>)
 8000a96:	2201      	movs	r2, #1
 8000a98:	701a      	strb	r2, [r3, #0]
    }
}
 8000a9a:	bf00      	nop
 8000a9c:	3710      	adds	r7, #16
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	20000204 	.word	0x20000204
 8000aa8:	20000208 	.word	0x20000208
 8000aac:	2000020c 	.word	0x2000020c
 8000ab0:	20000210 	.word	0x20000210
 8000ab4:	20000214 	.word	0x20000214
 8000ab8:	20000216 	.word	0x20000216

08000abc <LoRa_Configure>:
  * @brief  Configure LoRa module with default parameters
  * @note   MUST be called once during initialization
  * @retval true if successful
  */
bool LoRa_Configure(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b084      	sub	sp, #16
 8000ac0:	af00      	add	r7, sp, #0
    if (!lora_ready || huart_lora == NULL)
 8000ac2:	4b20      	ldr	r3, [pc, #128]	@ (8000b44 <LoRa_Configure+0x88>)
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	f083 0301 	eor.w	r3, r3, #1
 8000aca:	b2db      	uxtb	r3, r3
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d103      	bne.n	8000ad8 <LoRa_Configure+0x1c>
 8000ad0:	4b1d      	ldr	r3, [pc, #116]	@ (8000b48 <LoRa_Configure+0x8c>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d101      	bne.n	8000adc <LoRa_Configure+0x20>
    {
        return false;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	e02e      	b.n	8000b3a <LoRa_Configure+0x7e>
    }

    // Enter configuration mode
    LoRa_SetMode(LORA_MODE_SLEEP);
 8000adc:	2001      	movs	r0, #1
 8000ade:	f7ff ff71 	bl	80009c4 <LoRa_SetMode>

    uint8_t cmd_buffer[11];

    // Write configuration command
    cmd_buffer[0] = 0xC0;  // Write command
 8000ae2:	23c0      	movs	r3, #192	@ 0xc0
 8000ae4:	713b      	strb	r3, [r7, #4]
    cmd_buffer[1] = 0x00;  // Start address
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	717b      	strb	r3, [r7, #5]
    cmd_buffer[2] = 0x08;  // Length
 8000aea:	2308      	movs	r3, #8
 8000aec:	71bb      	strb	r3, [r7, #6]

    // ADDH - Address High byte
    cmd_buffer[3] = (LORA_ADDRESS >> 8) & 0xFF;
 8000aee:	2300      	movs	r3, #0
 8000af0:	71fb      	strb	r3, [r7, #7]

    // ADDL - Address Low byte
    cmd_buffer[4] = LORA_ADDRESS & 0xFF;
 8000af2:	2300      	movs	r3, #0
 8000af4:	723b      	strb	r3, [r7, #8]

    // REG0 - UART: 9600bps, 8N1
    cmd_buffer[5] = 0x62;
 8000af6:	2362      	movs	r3, #98	@ 0x62
 8000af8:	727b      	strb	r3, [r7, #9]

    // REG1 - Air rate and TX power
    cmd_buffer[6] = ((LORA_AIR_RATE & 0x07) << 5) | (LORA_TX_POWER & 0x03);
 8000afa:	23a0      	movs	r3, #160	@ 0xa0
 8000afc:	72bb      	strb	r3, [r7, #10]

    // REG2 - Channel
    cmd_buffer[7] = LORA_CHANNEL & 0x7F;
 8000afe:	2317      	movs	r3, #23
 8000b00:	72fb      	strb	r3, [r7, #11]

    // REG3 - RSSI enabled, FEC enabled
    cmd_buffer[8] = 0x84;
 8000b02:	2384      	movs	r3, #132	@ 0x84
 8000b04:	733b      	strb	r3, [r7, #12]

    // CRYPT - No encryption
    cmd_buffer[9] = 0x00;
 8000b06:	2300      	movs	r3, #0
 8000b08:	737b      	strb	r3, [r7, #13]
    cmd_buffer[10] = 0x00;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	73bb      	strb	r3, [r7, #14]

    // Send configuration
    HAL_StatusTypeDef status = HAL_UART_Transmit(huart_lora, cmd_buffer, 11, LORA_TIMEOUT);
 8000b0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b48 <LoRa_Configure+0x8c>)
 8000b10:	6818      	ldr	r0, [r3, #0]
 8000b12:	1d39      	adds	r1, r7, #4
 8000b14:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b18:	220b      	movs	r2, #11
 8000b1a:	f005 f8ab 	bl	8005c74 <HAL_UART_Transmit>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	73fb      	strb	r3, [r7, #15]

    HAL_Delay(100);
 8000b22:	2064      	movs	r0, #100	@ 0x64
 8000b24:	f001 fdae 	bl	8002684 <HAL_Delay>

    // Return to normal mode
    LoRa_SetMode(LORA_MODE_NORMAL);
 8000b28:	2000      	movs	r0, #0
 8000b2a:	f7ff ff4b 	bl	80009c4 <LoRa_SetMode>

    return (status == HAL_OK);
 8000b2e:	7bfb      	ldrb	r3, [r7, #15]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	bf0c      	ite	eq
 8000b34:	2301      	moveq	r3, #1
 8000b36:	2300      	movne	r3, #0
 8000b38:	b2db      	uxtb	r3, r3
}
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	3710      	adds	r7, #16
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	20000216 	.word	0x20000216
 8000b48:	20000204 	.word	0x20000204

08000b4c <LoRa_IsReady>:
/**
  * @brief  Check if LoRa module is ready
  * @retval true if ready, false otherwise
  */
bool LoRa_IsReady(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
    return lora_ready;
 8000b50:	4b03      	ldr	r3, [pc, #12]	@ (8000b60 <LoRa_IsReady+0x14>)
 8000b52:	781b      	ldrb	r3, [r3, #0]
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop
 8000b60:	20000216 	.word	0x20000216

08000b64 <LoRa_SendBinary>:
  * @param  data: pointer to binary data buffer (8 bytes)
  * @param  size: size of data in bytes (must be 8)
  * @retval true if successful, false otherwise
  */
bool LoRa_SendBinary(const uint8_t* data, uint16_t size)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b086      	sub	sp, #24
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
 8000b6c:	460b      	mov	r3, r1
 8000b6e:	807b      	strh	r3, [r7, #2]
    if (!lora_ready || data == NULL || huart_lora == NULL || size != PACKET_DATA_SIZE)
 8000b70:	4b1c      	ldr	r3, [pc, #112]	@ (8000be4 <LoRa_SendBinary+0x80>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	f083 0301 	eor.w	r3, r3, #1
 8000b78:	b2db      	uxtb	r3, r3
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d109      	bne.n	8000b92 <LoRa_SendBinary+0x2e>
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d006      	beq.n	8000b92 <LoRa_SendBinary+0x2e>
 8000b84:	4b18      	ldr	r3, [pc, #96]	@ (8000be8 <LoRa_SendBinary+0x84>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d002      	beq.n	8000b92 <LoRa_SendBinary+0x2e>
 8000b8c:	887b      	ldrh	r3, [r7, #2]
 8000b8e:	2b08      	cmp	r3, #8
 8000b90:	d001      	beq.n	8000b96 <LoRa_SendBinary+0x32>
    {
        return false;
 8000b92:	2300      	movs	r3, #0
 8000b94:	e022      	b.n	8000bdc <LoRa_SendBinary+0x78>

    // Create packet with header and checksum
    uint8_t packet[PACKET_TOTAL_SIZE];

    // Add header
    packet[0] = PACKET_HEADER1;  // 0xAA
 8000b96:	23aa      	movs	r3, #170	@ 0xaa
 8000b98:	733b      	strb	r3, [r7, #12]
    packet[1] = PACKET_HEADER2;  // 0x55
 8000b9a:	2355      	movs	r3, #85	@ 0x55
 8000b9c:	737b      	strb	r3, [r7, #13]

    // Copy data
    memcpy(&packet[2], data, PACKET_DATA_SIZE);
 8000b9e:	f107 030c 	add.w	r3, r7, #12
 8000ba2:	3302      	adds	r3, #2
 8000ba4:	2208      	movs	r2, #8
 8000ba6:	6879      	ldr	r1, [r7, #4]
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f00a f8e3 	bl	800ad74 <memcpy>

    // Calculate and add checksum
    packet[PACKET_TOTAL_SIZE - 1] = LoRa_CalculateChecksum(data, PACKET_DATA_SIZE);
 8000bae:	2108      	movs	r1, #8
 8000bb0:	6878      	ldr	r0, [r7, #4]
 8000bb2:	f7ff fee7 	bl	8000984 <LoRa_CalculateChecksum>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	75bb      	strb	r3, [r7, #22]

    // Send complete packet via UART
    HAL_StatusTypeDef status = HAL_UART_Transmit(huart_lora, packet, PACKET_TOTAL_SIZE, LORA_TIMEOUT);
 8000bba:	4b0b      	ldr	r3, [pc, #44]	@ (8000be8 <LoRa_SendBinary+0x84>)
 8000bbc:	6818      	ldr	r0, [r3, #0]
 8000bbe:	f107 010c 	add.w	r1, r7, #12
 8000bc2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bc6:	220b      	movs	r2, #11
 8000bc8:	f005 f854 	bl	8005c74 <HAL_UART_Transmit>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	75fb      	strb	r3, [r7, #23]

    return (status == HAL_OK);
 8000bd0:	7dfb      	ldrb	r3, [r7, #23]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	bf0c      	ite	eq
 8000bd6:	2301      	moveq	r3, #1
 8000bd8:	2300      	movne	r3, #0
 8000bda:	b2db      	uxtb	r3, r3
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	3718      	adds	r7, #24
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	20000216 	.word	0x20000216
 8000be8:	20000204 	.word	0x20000204

08000bec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bec:	b590      	push	{r4, r7, lr}
 8000bee:	b08f      	sub	sp, #60	@ 0x3c
 8000bf0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bf2:	f001 fcd5 	bl	80025a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bf6:	f000 fb6d 	bl	80012d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bfa:	f7ff fd57 	bl	80006ac <MX_GPIO_Init>
  MX_ADC1_Init();
 8000bfe:	f7ff fcbf 	bl	8000580 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000c02:	f001 fb45 	bl	8002290 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 8000c06:	f009 fb39 	bl	800a27c <MX_USB_DEVICE_Init>
  MX_I2C1_Init();
 8000c0a:	f7ff fdbd 	bl	8000788 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  // SLEEP mode variables
  uint8_t sleep_mode_active = 1;  // Start in SLEEP mode for safety!
 8000c0e:	2301      	movs	r3, #1
 8000c10:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint8_t sleep_transition_steps = 0;
 8000c14:	2300      	movs	r3, #0
 8000c16:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  uint8_t safety_check_passed = 0;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  uint8_t last_s2_1_state = 0;
 8000c20:	2300      	movs	r3, #0
 8000c22:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  uint8_t s2_1_hold_counter = 0;
 8000c26:	2300      	movs	r3, #0
 8000c28:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  uint8_t s1_1_hold_counter = 0;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  #define SLEEP_TRANSITION_SPEED 10  // 10 steps = 100ms total transition (10ms per step, very responsive!)
  #define S2_1_HOLD_REQUIRED 10      // 20 cycles x 100ms = 2 seconds hold required
  #define S1_1_HOLD_REQUIRED 10      // 20 cycles x 100ms = 2 seconds hold required

  // Motor starter variables
  uint8_t motor_active = 0;        // Motor starter state (0=OFF, 1=ON)
 8000c32:	2300      	movs	r3, #0
 8000c34:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  #define JOYSTICK_CENTER 127
  #define JOYSTICK_TOLERANCE 5   // 5 points tolerance
  #define RESISTOR_TOLERANCE 10  // 10 points tolerance for R1/R8

  // Initialize M0 and M1 GPIO pins for LoRa (PB8=M0, PB9=M1)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c38:	f107 0308 	add.w	r3, r7, #8
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	601a      	str	r2, [r3, #0]
 8000c40:	605a      	str	r2, [r3, #4]
 8000c42:	609a      	str	r2, [r3, #8]
 8000c44:	60da      	str	r2, [r3, #12]
 8000c46:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;  // PB8, PB9
 8000c48:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c4c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c52:	2300      	movs	r3, #0
 8000c54:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c56:	2300      	movs	r3, #0
 8000c58:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c5a:	f107 0308 	add.w	r3, r7, #8
 8000c5e:	4619      	mov	r1, r3
 8000c60:	48a7      	ldr	r0, [pc, #668]	@ (8000f00 <main+0x314>)
 8000c62:	f002 fab9 	bl	80031d8 <HAL_GPIO_Init>

  // Initialize custom modules
  Var_Init();      // Initialize data structure dan sub-modules (joystick, switch)
 8000c66:	f001 fc41 	bl	80024ec <Var_Init>
  USB_Init();      // Initialize USB CDC
 8000c6a:	f001 fb8b 	bl	8002384 <USB_Init>

  // Initialize LoRa E220 module with M0=PB8, M1=PB9
  LoRa_Init(&huart1, GPIOB, GPIO_PIN_8, GPIOB, GPIO_PIN_9);
 8000c6e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000c72:	9300      	str	r3, [sp, #0]
 8000c74:	4ba2      	ldr	r3, [pc, #648]	@ (8000f00 <main+0x314>)
 8000c76:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000c7a:	49a1      	ldr	r1, [pc, #644]	@ (8000f00 <main+0x314>)
 8000c7c:	48a1      	ldr	r0, [pc, #644]	@ (8000f04 <main+0x318>)
 8000c7e:	f7ff fee3 	bl	8000a48 <LoRa_Init>

  // Welcome message
  USB_Print("\r\n\r\n");
 8000c82:	48a1      	ldr	r0, [pc, #644]	@ (8000f08 <main+0x31c>)
 8000c84:	f001 fb85 	bl	8002392 <USB_Print>
  USB_Print("========================================\r\n");
 8000c88:	48a0      	ldr	r0, [pc, #640]	@ (8000f0c <main+0x320>)
 8000c8a:	f001 fb82 	bl	8002392 <USB_Print>
  USB_Print("   DEMOLITION ROBOT TRANSMITTER\r\n");
 8000c8e:	48a0      	ldr	r0, [pc, #640]	@ (8000f10 <main+0x324>)
 8000c90:	f001 fb7f 	bl	8002392 <USB_Print>
  USB_Print("========================================\r\n");
 8000c94:	489d      	ldr	r0, [pc, #628]	@ (8000f0c <main+0x320>)
 8000c96:	f001 fb7c 	bl	8002392 <USB_Print>
  USB_Print("Configuring LoRa E220...\r\n");
 8000c9a:	489e      	ldr	r0, [pc, #632]	@ (8000f14 <main+0x328>)
 8000c9c:	f001 fb79 	bl	8002392 <USB_Print>

  // Configure LoRa module
  if (LoRa_Configure())
 8000ca0:	f7ff ff0c 	bl	8000abc <LoRa_Configure>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d003      	beq.n	8000cb2 <main+0xc6>
  {
      USB_Print("LoRa configured successfully!\r\n");
 8000caa:	489b      	ldr	r0, [pc, #620]	@ (8000f18 <main+0x32c>)
 8000cac:	f001 fb71 	bl	8002392 <USB_Print>
 8000cb0:	e002      	b.n	8000cb8 <main+0xcc>
  }
  else
  {
      USB_Print("LoRa configuration failed!\r\n");
 8000cb2:	489a      	ldr	r0, [pc, #616]	@ (8000f1c <main+0x330>)
 8000cb4:	f001 fb6d 	bl	8002392 <USB_Print>
  }

  USB_Print("LoRa E220 initialized - Ready to transmit\r\n");
 8000cb8:	4899      	ldr	r0, [pc, #612]	@ (8000f20 <main+0x334>)
 8000cba:	f001 fb6a 	bl	8002392 <USB_Print>
  USB_Print("========================================\r\n");
 8000cbe:	4893      	ldr	r0, [pc, #588]	@ (8000f0c <main+0x320>)
 8000cc0:	f001 fb67 	bl	8002392 <USB_Print>
  HAL_Delay(50);
 8000cc4:	2032      	movs	r0, #50	@ 0x32
 8000cc6:	f001 fcdd 	bl	8002684 <HAL_Delay>

  // Initialize OLED Display (128x64 I2C on PB6/PB7)
  // NOTE: Make sure I2C1 is enabled in CubeMX first!
  // PB6 = I2C1_SCL, PB7 = I2C1_SDA
  OLED_Init(&hi2c1);
 8000cca:	4896      	ldr	r0, [pc, #600]	@ (8000f24 <main+0x338>)
 8000ccc:	f000 fb72 	bl	80013b4 <OLED_Init>
  USB_Print("OLED Display initialized\r\n");
 8000cd0:	4895      	ldr	r0, [pc, #596]	@ (8000f28 <main+0x33c>)
 8000cd2:	f001 fb5e 	bl	8002392 <USB_Print>

  // Show splash screen
  OLED_ShowSplashScreen();
 8000cd6:	f000 fdad 	bl	8001834 <OLED_ShowSplashScreen>
  USB_Print("Splash screen shown\r\n");
 8000cda:	4894      	ldr	r0, [pc, #592]	@ (8000f2c <main+0x340>)
 8000cdc:	f001 fb59 	bl	8002392 <USB_Print>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    // Update semua data sensor
    Var_Update();
 8000ce0:	f001 fc14 	bl	800250c <Var_Update>

    // ========================================================================
    // SLEEP MODE - Emergency Safety Feature with Safety Interlock
    // ========================================================================

    if (tx_data.switches.s0 == 0)
 8000ce4:	4b92      	ldr	r3, [pc, #584]	@ (8000f30 <main+0x344>)
 8000ce6:	799b      	ldrb	r3, [r3, #6]
 8000ce8:	f003 0310 	and.w	r3, r3, #16
 8000cec:	b2db      	uxtb	r3, r3
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	f040 8120 	bne.w	8000f34 <main+0x348>
    {
        // ====================================================================
        // S0 = 0 (Emergency button pressed) - FORCE SLEEP MODE
        // ====================================================================
        if (!sleep_mode_active)
 8000cf4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d10e      	bne.n	8000d1a <main+0x12e>
        {
            sleep_mode_active = 1;
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            sleep_transition_steps = 0;
 8000d02:	2300      	movs	r3, #0
 8000d04:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
            safety_check_passed = 0;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
            s2_1_hold_counter = 0;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
            s1_1_hold_counter = 0;
 8000d14:	2300      	movs	r3, #0
 8000d16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        }

        // Fast smooth transition to default values (10 steps = 100ms)
        if (sleep_transition_steps < SLEEP_TRANSITION_SPEED)
 8000d1a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000d1e:	2b09      	cmp	r3, #9
 8000d20:	f200 809f 	bhi.w	8000e62 <main+0x276>
        {
            // Calculate transition factor (0.0 to 1.0)
            float factor = (float)(sleep_transition_steps + 1) / (float)SLEEP_TRANSITION_SPEED;
 8000d24:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000d28:	3301      	adds	r3, #1
 8000d2a:	ee07 3a90 	vmov	s15, r3
 8000d2e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d32:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8000d36:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d3a:	edc7 7a08 	vstr	s15, [r7, #32]

            // Smooth transition for joysticks to center (127)
            tx_data.joystick.left_x  = tx_data.joystick.left_x  + (int16_t)((127 - tx_data.joystick.left_x) * factor);
 8000d3e:	4b7c      	ldr	r3, [pc, #496]	@ (8000f30 <main+0x344>)
 8000d40:	781a      	ldrb	r2, [r3, #0]
 8000d42:	4b7b      	ldr	r3, [pc, #492]	@ (8000f30 <main+0x344>)
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8000d4a:	ee07 3a90 	vmov	s15, r3
 8000d4e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d52:	edd7 7a08 	vldr	s15, [r7, #32]
 8000d56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d5a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d5e:	ee17 3a90 	vmov	r3, s15
 8000d62:	b21b      	sxth	r3, r3
 8000d64:	b2db      	uxtb	r3, r3
 8000d66:	4413      	add	r3, r2
 8000d68:	b2da      	uxtb	r2, r3
 8000d6a:	4b71      	ldr	r3, [pc, #452]	@ (8000f30 <main+0x344>)
 8000d6c:	701a      	strb	r2, [r3, #0]
            tx_data.joystick.left_y  = tx_data.joystick.left_y  + (int16_t)((127 - tx_data.joystick.left_y) * factor);
 8000d6e:	4b70      	ldr	r3, [pc, #448]	@ (8000f30 <main+0x344>)
 8000d70:	785a      	ldrb	r2, [r3, #1]
 8000d72:	4b6f      	ldr	r3, [pc, #444]	@ (8000f30 <main+0x344>)
 8000d74:	785b      	ldrb	r3, [r3, #1]
 8000d76:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8000d7a:	ee07 3a90 	vmov	s15, r3
 8000d7e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d82:	edd7 7a08 	vldr	s15, [r7, #32]
 8000d86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d8a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d8e:	ee17 3a90 	vmov	r3, s15
 8000d92:	b21b      	sxth	r3, r3
 8000d94:	b2db      	uxtb	r3, r3
 8000d96:	4413      	add	r3, r2
 8000d98:	b2da      	uxtb	r2, r3
 8000d9a:	4b65      	ldr	r3, [pc, #404]	@ (8000f30 <main+0x344>)
 8000d9c:	705a      	strb	r2, [r3, #1]
            tx_data.joystick.right_x = tx_data.joystick.right_x + (int16_t)((127 - tx_data.joystick.right_x) * factor);
 8000d9e:	4b64      	ldr	r3, [pc, #400]	@ (8000f30 <main+0x344>)
 8000da0:	789a      	ldrb	r2, [r3, #2]
 8000da2:	4b63      	ldr	r3, [pc, #396]	@ (8000f30 <main+0x344>)
 8000da4:	789b      	ldrb	r3, [r3, #2]
 8000da6:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8000daa:	ee07 3a90 	vmov	s15, r3
 8000dae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000db2:	edd7 7a08 	vldr	s15, [r7, #32]
 8000db6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000dba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000dbe:	ee17 3a90 	vmov	r3, s15
 8000dc2:	b21b      	sxth	r3, r3
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	4413      	add	r3, r2
 8000dc8:	b2da      	uxtb	r2, r3
 8000dca:	4b59      	ldr	r3, [pc, #356]	@ (8000f30 <main+0x344>)
 8000dcc:	709a      	strb	r2, [r3, #2]
            tx_data.joystick.right_y = tx_data.joystick.right_y + (int16_t)((127 - tx_data.joystick.right_y) * factor);
 8000dce:	4b58      	ldr	r3, [pc, #352]	@ (8000f30 <main+0x344>)
 8000dd0:	78da      	ldrb	r2, [r3, #3]
 8000dd2:	4b57      	ldr	r3, [pc, #348]	@ (8000f30 <main+0x344>)
 8000dd4:	78db      	ldrb	r3, [r3, #3]
 8000dd6:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8000dda:	ee07 3a90 	vmov	s15, r3
 8000dde:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000de2:	edd7 7a08 	vldr	s15, [r7, #32]
 8000de6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000dea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000dee:	ee17 3a90 	vmov	r3, s15
 8000df2:	b21b      	sxth	r3, r3
 8000df4:	b2db      	uxtb	r3, r3
 8000df6:	4413      	add	r3, r2
 8000df8:	b2da      	uxtb	r2, r3
 8000dfa:	4b4d      	ldr	r3, [pc, #308]	@ (8000f30 <main+0x344>)
 8000dfc:	70da      	strb	r2, [r3, #3]

            // Smooth transition for R1 and R8 to 0
            tx_data.joystick.r1 = tx_data.joystick.r1 - (uint8_t)(tx_data.joystick.r1 * factor);
 8000dfe:	4b4c      	ldr	r3, [pc, #304]	@ (8000f30 <main+0x344>)
 8000e00:	795a      	ldrb	r2, [r3, #5]
 8000e02:	4b4b      	ldr	r3, [pc, #300]	@ (8000f30 <main+0x344>)
 8000e04:	795b      	ldrb	r3, [r3, #5]
 8000e06:	ee07 3a90 	vmov	s15, r3
 8000e0a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e0e:	edd7 7a08 	vldr	s15, [r7, #32]
 8000e12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e1a:	edc7 7a01 	vstr	s15, [r7, #4]
 8000e1e:	793b      	ldrb	r3, [r7, #4]
 8000e20:	b2db      	uxtb	r3, r3
 8000e22:	1ad3      	subs	r3, r2, r3
 8000e24:	b2da      	uxtb	r2, r3
 8000e26:	4b42      	ldr	r3, [pc, #264]	@ (8000f30 <main+0x344>)
 8000e28:	715a      	strb	r2, [r3, #5]
            tx_data.joystick.r8 = tx_data.joystick.r8 - (uint8_t)(tx_data.joystick.r8 * factor);
 8000e2a:	4b41      	ldr	r3, [pc, #260]	@ (8000f30 <main+0x344>)
 8000e2c:	791a      	ldrb	r2, [r3, #4]
 8000e2e:	4b40      	ldr	r3, [pc, #256]	@ (8000f30 <main+0x344>)
 8000e30:	791b      	ldrb	r3, [r3, #4]
 8000e32:	ee07 3a90 	vmov	s15, r3
 8000e36:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e3a:	edd7 7a08 	vldr	s15, [r7, #32]
 8000e3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e46:	edc7 7a01 	vstr	s15, [r7, #4]
 8000e4a:	793b      	ldrb	r3, [r7, #4]
 8000e4c:	b2db      	uxtb	r3, r3
 8000e4e:	1ad3      	subs	r3, r2, r3
 8000e50:	b2da      	uxtb	r2, r3
 8000e52:	4b37      	ldr	r3, [pc, #220]	@ (8000f30 <main+0x344>)
 8000e54:	711a      	strb	r2, [r3, #4]

            sleep_transition_steps++;
 8000e56:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000e5a:	3301      	adds	r3, #1
 8000e5c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8000e60:	e011      	b.n	8000e86 <main+0x29a>
        }
        else
        {
            // Transition complete - force exact default values
            tx_data.joystick.left_x  = 127;
 8000e62:	4b33      	ldr	r3, [pc, #204]	@ (8000f30 <main+0x344>)
 8000e64:	227f      	movs	r2, #127	@ 0x7f
 8000e66:	701a      	strb	r2, [r3, #0]
            tx_data.joystick.left_y  = 127;
 8000e68:	4b31      	ldr	r3, [pc, #196]	@ (8000f30 <main+0x344>)
 8000e6a:	227f      	movs	r2, #127	@ 0x7f
 8000e6c:	705a      	strb	r2, [r3, #1]
            tx_data.joystick.right_x = 127;
 8000e6e:	4b30      	ldr	r3, [pc, #192]	@ (8000f30 <main+0x344>)
 8000e70:	227f      	movs	r2, #127	@ 0x7f
 8000e72:	709a      	strb	r2, [r3, #2]
            tx_data.joystick.right_y = 127;
 8000e74:	4b2e      	ldr	r3, [pc, #184]	@ (8000f30 <main+0x344>)
 8000e76:	227f      	movs	r2, #127	@ 0x7f
 8000e78:	70da      	strb	r2, [r3, #3]
            tx_data.joystick.r1 = 0;
 8000e7a:	4b2d      	ldr	r3, [pc, #180]	@ (8000f30 <main+0x344>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	715a      	strb	r2, [r3, #5]
            tx_data.joystick.r8 = 0;
 8000e80:	4b2b      	ldr	r3, [pc, #172]	@ (8000f30 <main+0x344>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	711a      	strb	r2, [r3, #4]
        }

        // All switches to 0 (except S0 which is read from hardware)
        tx_data.switches.joy_left_btn1  = 0;
 8000e86:	4a2a      	ldr	r2, [pc, #168]	@ (8000f30 <main+0x344>)
 8000e88:	7993      	ldrb	r3, [r2, #6]
 8000e8a:	f36f 0300 	bfc	r3, #0, #1
 8000e8e:	7193      	strb	r3, [r2, #6]
        tx_data.switches.joy_left_btn2  = 0;
 8000e90:	4a27      	ldr	r2, [pc, #156]	@ (8000f30 <main+0x344>)
 8000e92:	7993      	ldrb	r3, [r2, #6]
 8000e94:	f36f 0341 	bfc	r3, #1, #1
 8000e98:	7193      	strb	r3, [r2, #6]
        tx_data.switches.joy_right_btn1 = 0;
 8000e9a:	4a25      	ldr	r2, [pc, #148]	@ (8000f30 <main+0x344>)
 8000e9c:	7993      	ldrb	r3, [r2, #6]
 8000e9e:	f36f 0382 	bfc	r3, #2, #1
 8000ea2:	7193      	strb	r3, [r2, #6]
        tx_data.switches.joy_right_btn2 = 0;
 8000ea4:	4a22      	ldr	r2, [pc, #136]	@ (8000f30 <main+0x344>)
 8000ea6:	7993      	ldrb	r3, [r2, #6]
 8000ea8:	f36f 03c3 	bfc	r3, #3, #1
 8000eac:	7193      	strb	r3, [r2, #6]
        tx_data.switches.s1_1 = 0;
 8000eae:	4a20      	ldr	r2, [pc, #128]	@ (8000f30 <main+0x344>)
 8000eb0:	7993      	ldrb	r3, [r2, #6]
 8000eb2:	f36f 1345 	bfc	r3, #5, #1
 8000eb6:	7193      	strb	r3, [r2, #6]
        tx_data.switches.s1_2 = 0;
 8000eb8:	4a1d      	ldr	r2, [pc, #116]	@ (8000f30 <main+0x344>)
 8000eba:	7993      	ldrb	r3, [r2, #6]
 8000ebc:	f36f 1386 	bfc	r3, #6, #1
 8000ec0:	7193      	strb	r3, [r2, #6]
        tx_data.switches.s2_1 = 0;
 8000ec2:	4a1b      	ldr	r2, [pc, #108]	@ (8000f30 <main+0x344>)
 8000ec4:	7993      	ldrb	r3, [r2, #6]
 8000ec6:	f36f 13c7 	bfc	r3, #7, #1
 8000eca:	7193      	strb	r3, [r2, #6]
        tx_data.switches.s2_2 = 0;
 8000ecc:	4a18      	ldr	r2, [pc, #96]	@ (8000f30 <main+0x344>)
 8000ece:	79d3      	ldrb	r3, [r2, #7]
 8000ed0:	f36f 0300 	bfc	r3, #0, #1
 8000ed4:	71d3      	strb	r3, [r2, #7]
        tx_data.switches.s4_1 = 0;
 8000ed6:	4a16      	ldr	r2, [pc, #88]	@ (8000f30 <main+0x344>)
 8000ed8:	79d3      	ldrb	r3, [r2, #7]
 8000eda:	f36f 0341 	bfc	r3, #1, #1
 8000ede:	71d3      	strb	r3, [r2, #7]
        tx_data.switches.s4_2 = 0;
 8000ee0:	4a13      	ldr	r2, [pc, #76]	@ (8000f30 <main+0x344>)
 8000ee2:	79d3      	ldrb	r3, [r2, #7]
 8000ee4:	f36f 0382 	bfc	r3, #2, #1
 8000ee8:	71d3      	strb	r3, [r2, #7]
        tx_data.switches.s5_1 = 0;
 8000eea:	4a11      	ldr	r2, [pc, #68]	@ (8000f30 <main+0x344>)
 8000eec:	79d3      	ldrb	r3, [r2, #7]
 8000eee:	f36f 03c3 	bfc	r3, #3, #1
 8000ef2:	71d3      	strb	r3, [r2, #7]
        tx_data.switches.s5_2 = 0;
 8000ef4:	4a0e      	ldr	r2, [pc, #56]	@ (8000f30 <main+0x344>)
 8000ef6:	79d3      	ldrb	r3, [r2, #7]
 8000ef8:	f36f 1304 	bfc	r3, #4, #1
 8000efc:	71d3      	strb	r3, [r2, #7]
 8000efe:	e13b      	b.n	8001178 <main+0x58c>
 8000f00:	40020400 	.word	0x40020400
 8000f04:	20000624 	.word	0x20000624
 8000f08:	0800b640 	.word	0x0800b640
 8000f0c:	0800b648 	.word	0x0800b648
 8000f10:	0800b674 	.word	0x0800b674
 8000f14:	0800b698 	.word	0x0800b698
 8000f18:	0800b6b4 	.word	0x0800b6b4
 8000f1c:	0800b6d4 	.word	0x0800b6d4
 8000f20:	0800b6f4 	.word	0x0800b6f4
 8000f24:	200001b0 	.word	0x200001b0
 8000f28:	0800b720 	.word	0x0800b720
 8000f2c:	0800b73c 	.word	0x0800b73c
 8000f30:	20000a6c 	.word	0x20000a6c
    }
    else if (sleep_mode_active)
 8000f34:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	f000 8113 	beq.w	8001164 <main+0x578>
        // ====================================================================
        // S0 = 1, but still in SLEEP mode - Check Safety Interlock to Exit
        // ====================================================================

        // Step 1: Check if all controls are in SAFE position
        uint8_t joystick_safe = 0;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
        uint8_t resistor_safe = 0;
 8000f44:	2300      	movs	r3, #0
 8000f46:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
        uint8_t switches_safe = 0;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        // Check joysticks are centered (127  5)
        if ((tx_data.joystick.left_x  >= JOYSTICK_CENTER - JOYSTICK_TOLERANCE) &&
 8000f50:	4b99      	ldr	r3, [pc, #612]	@ (80011b8 <main+0x5cc>)
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	2b79      	cmp	r3, #121	@ 0x79
 8000f56:	d91e      	bls.n	8000f96 <main+0x3aa>
            (tx_data.joystick.left_x  <= JOYSTICK_CENTER + JOYSTICK_TOLERANCE) &&
 8000f58:	4b97      	ldr	r3, [pc, #604]	@ (80011b8 <main+0x5cc>)
 8000f5a:	781b      	ldrb	r3, [r3, #0]
        if ((tx_data.joystick.left_x  >= JOYSTICK_CENTER - JOYSTICK_TOLERANCE) &&
 8000f5c:	2b84      	cmp	r3, #132	@ 0x84
 8000f5e:	d81a      	bhi.n	8000f96 <main+0x3aa>
            (tx_data.joystick.left_y  >= JOYSTICK_CENTER - JOYSTICK_TOLERANCE) &&
 8000f60:	4b95      	ldr	r3, [pc, #596]	@ (80011b8 <main+0x5cc>)
 8000f62:	785b      	ldrb	r3, [r3, #1]
            (tx_data.joystick.left_x  <= JOYSTICK_CENTER + JOYSTICK_TOLERANCE) &&
 8000f64:	2b79      	cmp	r3, #121	@ 0x79
 8000f66:	d916      	bls.n	8000f96 <main+0x3aa>
            (tx_data.joystick.left_y  <= JOYSTICK_CENTER + JOYSTICK_TOLERANCE) &&
 8000f68:	4b93      	ldr	r3, [pc, #588]	@ (80011b8 <main+0x5cc>)
 8000f6a:	785b      	ldrb	r3, [r3, #1]
            (tx_data.joystick.left_y  >= JOYSTICK_CENTER - JOYSTICK_TOLERANCE) &&
 8000f6c:	2b84      	cmp	r3, #132	@ 0x84
 8000f6e:	d812      	bhi.n	8000f96 <main+0x3aa>
            (tx_data.joystick.right_x >= JOYSTICK_CENTER - JOYSTICK_TOLERANCE) &&
 8000f70:	4b91      	ldr	r3, [pc, #580]	@ (80011b8 <main+0x5cc>)
 8000f72:	789b      	ldrb	r3, [r3, #2]
            (tx_data.joystick.left_y  <= JOYSTICK_CENTER + JOYSTICK_TOLERANCE) &&
 8000f74:	2b79      	cmp	r3, #121	@ 0x79
 8000f76:	d90e      	bls.n	8000f96 <main+0x3aa>
            (tx_data.joystick.right_x <= JOYSTICK_CENTER + JOYSTICK_TOLERANCE) &&
 8000f78:	4b8f      	ldr	r3, [pc, #572]	@ (80011b8 <main+0x5cc>)
 8000f7a:	789b      	ldrb	r3, [r3, #2]
            (tx_data.joystick.right_x >= JOYSTICK_CENTER - JOYSTICK_TOLERANCE) &&
 8000f7c:	2b84      	cmp	r3, #132	@ 0x84
 8000f7e:	d80a      	bhi.n	8000f96 <main+0x3aa>
            (tx_data.joystick.right_y >= JOYSTICK_CENTER - JOYSTICK_TOLERANCE) &&
 8000f80:	4b8d      	ldr	r3, [pc, #564]	@ (80011b8 <main+0x5cc>)
 8000f82:	78db      	ldrb	r3, [r3, #3]
            (tx_data.joystick.right_x <= JOYSTICK_CENTER + JOYSTICK_TOLERANCE) &&
 8000f84:	2b79      	cmp	r3, #121	@ 0x79
 8000f86:	d906      	bls.n	8000f96 <main+0x3aa>
            (tx_data.joystick.right_y <= JOYSTICK_CENTER + JOYSTICK_TOLERANCE))
 8000f88:	4b8b      	ldr	r3, [pc, #556]	@ (80011b8 <main+0x5cc>)
 8000f8a:	78db      	ldrb	r3, [r3, #3]
            (tx_data.joystick.right_y >= JOYSTICK_CENTER - JOYSTICK_TOLERANCE) &&
 8000f8c:	2b84      	cmp	r3, #132	@ 0x84
 8000f8e:	d802      	bhi.n	8000f96 <main+0x3aa>
        {
            joystick_safe = 1;
 8000f90:	2301      	movs	r3, #1
 8000f92:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
        }

        // Check R1 and R8 are at 0 (0  10)
        if ((tx_data.joystick.r1 <= RESISTOR_TOLERANCE) &&
 8000f96:	4b88      	ldr	r3, [pc, #544]	@ (80011b8 <main+0x5cc>)
 8000f98:	795b      	ldrb	r3, [r3, #5]
 8000f9a:	2b0a      	cmp	r3, #10
 8000f9c:	d806      	bhi.n	8000fac <main+0x3c0>
            (tx_data.joystick.r8 <= RESISTOR_TOLERANCE))
 8000f9e:	4b86      	ldr	r3, [pc, #536]	@ (80011b8 <main+0x5cc>)
 8000fa0:	791b      	ldrb	r3, [r3, #4]
        if ((tx_data.joystick.r1 <= RESISTOR_TOLERANCE) &&
 8000fa2:	2b0a      	cmp	r3, #10
 8000fa4:	d802      	bhi.n	8000fac <main+0x3c0>
        {
            resistor_safe = 1;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28

        // Check all switches are 0 (except S0 and S2_1 which are excluded)
        // S0 is emergency button (already checked above)
        // S2_1 is excluded so user can press S2_1 to exit SLEEP mode
        // S2_2 must still be OFF for safety
        if ((tx_data.switches.joy_left_btn1  == 0) &&
 8000fac:	4b82      	ldr	r3, [pc, #520]	@ (80011b8 <main+0x5cc>)
 8000fae:	799b      	ldrb	r3, [r3, #6]
 8000fb0:	f003 0301 	and.w	r3, r3, #1
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d148      	bne.n	800104c <main+0x460>
            (tx_data.switches.joy_left_btn2  == 0) &&
 8000fba:	4b7f      	ldr	r3, [pc, #508]	@ (80011b8 <main+0x5cc>)
 8000fbc:	799b      	ldrb	r3, [r3, #6]
 8000fbe:	f003 0302 	and.w	r3, r3, #2
 8000fc2:	b2db      	uxtb	r3, r3
        if ((tx_data.switches.joy_left_btn1  == 0) &&
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d141      	bne.n	800104c <main+0x460>
            (tx_data.switches.joy_right_btn1 == 0) &&
 8000fc8:	4b7b      	ldr	r3, [pc, #492]	@ (80011b8 <main+0x5cc>)
 8000fca:	799b      	ldrb	r3, [r3, #6]
 8000fcc:	f003 0304 	and.w	r3, r3, #4
 8000fd0:	b2db      	uxtb	r3, r3
            (tx_data.switches.joy_left_btn2  == 0) &&
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d13a      	bne.n	800104c <main+0x460>
            (tx_data.switches.joy_right_btn2 == 0) &&
 8000fd6:	4b78      	ldr	r3, [pc, #480]	@ (80011b8 <main+0x5cc>)
 8000fd8:	799b      	ldrb	r3, [r3, #6]
 8000fda:	f003 0308 	and.w	r3, r3, #8
 8000fde:	b2db      	uxtb	r3, r3
            (tx_data.switches.joy_right_btn1 == 0) &&
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d133      	bne.n	800104c <main+0x460>
            (tx_data.switches.s1_1 == 0) &&
 8000fe4:	4b74      	ldr	r3, [pc, #464]	@ (80011b8 <main+0x5cc>)
 8000fe6:	799b      	ldrb	r3, [r3, #6]
 8000fe8:	f003 0320 	and.w	r3, r3, #32
 8000fec:	b2db      	uxtb	r3, r3
            (tx_data.switches.joy_right_btn2 == 0) &&
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d12c      	bne.n	800104c <main+0x460>
            (tx_data.switches.s1_2 == 0) &&
 8000ff2:	4b71      	ldr	r3, [pc, #452]	@ (80011b8 <main+0x5cc>)
 8000ff4:	799b      	ldrb	r3, [r3, #6]
 8000ff6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ffa:	b2db      	uxtb	r3, r3
            (tx_data.switches.s1_1 == 0) &&
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d125      	bne.n	800104c <main+0x460>
            // S2_1 NOT checked - used to exit SLEEP mode
            (tx_data.switches.s2_2 == 0) &&  // S2_2 must be OFF
 8001000:	4b6d      	ldr	r3, [pc, #436]	@ (80011b8 <main+0x5cc>)
 8001002:	79db      	ldrb	r3, [r3, #7]
 8001004:	f003 0301 	and.w	r3, r3, #1
 8001008:	b2db      	uxtb	r3, r3
            (tx_data.switches.s1_2 == 0) &&
 800100a:	2b00      	cmp	r3, #0
 800100c:	d11e      	bne.n	800104c <main+0x460>
            (tx_data.switches.s4_1 == 0) &&
 800100e:	4b6a      	ldr	r3, [pc, #424]	@ (80011b8 <main+0x5cc>)
 8001010:	79db      	ldrb	r3, [r3, #7]
 8001012:	f003 0302 	and.w	r3, r3, #2
 8001016:	b2db      	uxtb	r3, r3
            (tx_data.switches.s2_2 == 0) &&  // S2_2 must be OFF
 8001018:	2b00      	cmp	r3, #0
 800101a:	d117      	bne.n	800104c <main+0x460>
            (tx_data.switches.s4_2 == 0) &&
 800101c:	4b66      	ldr	r3, [pc, #408]	@ (80011b8 <main+0x5cc>)
 800101e:	79db      	ldrb	r3, [r3, #7]
 8001020:	f003 0304 	and.w	r3, r3, #4
 8001024:	b2db      	uxtb	r3, r3
            (tx_data.switches.s4_1 == 0) &&
 8001026:	2b00      	cmp	r3, #0
 8001028:	d110      	bne.n	800104c <main+0x460>
            (tx_data.switches.s5_1 == 0) &&
 800102a:	4b63      	ldr	r3, [pc, #396]	@ (80011b8 <main+0x5cc>)
 800102c:	79db      	ldrb	r3, [r3, #7]
 800102e:	f003 0308 	and.w	r3, r3, #8
 8001032:	b2db      	uxtb	r3, r3
            (tx_data.switches.s4_2 == 0) &&
 8001034:	2b00      	cmp	r3, #0
 8001036:	d109      	bne.n	800104c <main+0x460>
            (tx_data.switches.s5_2 == 0))
 8001038:	4b5f      	ldr	r3, [pc, #380]	@ (80011b8 <main+0x5cc>)
 800103a:	79db      	ldrb	r3, [r3, #7]
 800103c:	f003 0310 	and.w	r3, r3, #16
 8001040:	b2db      	uxtb	r3, r3
            (tx_data.switches.s5_1 == 0) &&
 8001042:	2b00      	cmp	r3, #0
 8001044:	d102      	bne.n	800104c <main+0x460>
        {
            switches_safe = 1;
 8001046:	2301      	movs	r3, #1
 8001048:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        // Step 2: If all safety checks pass, wait for S2_1 HOLD to exit SLEEP mode
        if (joystick_safe && resistor_safe && switches_safe)
 800104c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001050:	2b00      	cmp	r3, #0
 8001052:	d02f      	beq.n	80010b4 <main+0x4c8>
 8001054:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001058:	2b00      	cmp	r3, #0
 800105a:	d02b      	beq.n	80010b4 <main+0x4c8>
 800105c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001060:	2b00      	cmp	r3, #0
 8001062:	d027      	beq.n	80010b4 <main+0x4c8>
        {
            safety_check_passed = 1;
 8001064:	2301      	movs	r3, #1
 8001066:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

            // S2_1 must be held for S2_1_HOLD_REQUIRED cycles (2 seconds)
            if (tx_data.switches.s2_1 == 1)
 800106a:	4b53      	ldr	r3, [pc, #332]	@ (80011b8 <main+0x5cc>)
 800106c:	799b      	ldrb	r3, [r3, #6]
 800106e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8001072:	b2db      	uxtb	r3, r3
 8001074:	2b00      	cmp	r3, #0
 8001076:	d012      	beq.n	800109e <main+0x4b2>
            {
                // S2_1 is pressed - increment hold counter
                s2_1_hold_counter++;
 8001078:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800107c:	3301      	adds	r3, #1
 800107e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

                // Check if held long enough
                if (s2_1_hold_counter >= S2_1_HOLD_REQUIRED)
 8001082:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001086:	2b09      	cmp	r3, #9
 8001088:	d90c      	bls.n	80010a4 <main+0x4b8>
                {
                    // S2_1 held for 2 seconds - EXIT SLEEP MODE!
                    sleep_mode_active = 0;
 800108a:	2300      	movs	r3, #0
 800108c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                    sleep_transition_steps = 0;
 8001090:	2300      	movs	r3, #0
 8001092:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
                    s2_1_hold_counter = 0;  // Reset counter
 8001096:	2300      	movs	r3, #0
 8001098:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 800109c:	e002      	b.n	80010a4 <main+0x4b8>
                }
            }
            else
            {
                // S2_1 released before hold time completed - reset counter
                s2_1_hold_counter = 0;
 800109e:	2300      	movs	r3, #0
 80010a0:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
            }

            last_s2_1_state = tx_data.switches.s2_1;
 80010a4:	4b44      	ldr	r3, [pc, #272]	@ (80011b8 <main+0x5cc>)
 80010a6:	799b      	ldrb	r3, [r3, #6]
 80010a8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80010b2:	e061      	b.n	8001178 <main+0x58c>
        }
        else
        {
            // Safety check failed - reset state
            safety_check_passed = 0;
 80010b4:	2300      	movs	r3, #0
 80010b6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
            last_s2_1_state = 0;
 80010ba:	2300      	movs	r3, #0
 80010bc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            s2_1_hold_counter = 0;
 80010c0:	2300      	movs	r3, #0
 80010c2:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

            // Override transmitted data to safe values during SLEEP
            tx_data.joystick.left_x  = 127;
 80010c6:	4b3c      	ldr	r3, [pc, #240]	@ (80011b8 <main+0x5cc>)
 80010c8:	227f      	movs	r2, #127	@ 0x7f
 80010ca:	701a      	strb	r2, [r3, #0]
            tx_data.joystick.left_y  = 127;
 80010cc:	4b3a      	ldr	r3, [pc, #232]	@ (80011b8 <main+0x5cc>)
 80010ce:	227f      	movs	r2, #127	@ 0x7f
 80010d0:	705a      	strb	r2, [r3, #1]
            tx_data.joystick.right_x = 127;
 80010d2:	4b39      	ldr	r3, [pc, #228]	@ (80011b8 <main+0x5cc>)
 80010d4:	227f      	movs	r2, #127	@ 0x7f
 80010d6:	709a      	strb	r2, [r3, #2]
            tx_data.joystick.right_y = 127;
 80010d8:	4b37      	ldr	r3, [pc, #220]	@ (80011b8 <main+0x5cc>)
 80010da:	227f      	movs	r2, #127	@ 0x7f
 80010dc:	70da      	strb	r2, [r3, #3]
            tx_data.joystick.r1 = 0;
 80010de:	4b36      	ldr	r3, [pc, #216]	@ (80011b8 <main+0x5cc>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	715a      	strb	r2, [r3, #5]
            tx_data.joystick.r8 = 0;
 80010e4:	4b34      	ldr	r3, [pc, #208]	@ (80011b8 <main+0x5cc>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	711a      	strb	r2, [r3, #4]

            // All switches to 0
            tx_data.switches.joy_left_btn1  = 0;
 80010ea:	4a33      	ldr	r2, [pc, #204]	@ (80011b8 <main+0x5cc>)
 80010ec:	7993      	ldrb	r3, [r2, #6]
 80010ee:	f36f 0300 	bfc	r3, #0, #1
 80010f2:	7193      	strb	r3, [r2, #6]
            tx_data.switches.joy_left_btn2  = 0;
 80010f4:	4a30      	ldr	r2, [pc, #192]	@ (80011b8 <main+0x5cc>)
 80010f6:	7993      	ldrb	r3, [r2, #6]
 80010f8:	f36f 0341 	bfc	r3, #1, #1
 80010fc:	7193      	strb	r3, [r2, #6]
            tx_data.switches.joy_right_btn1 = 0;
 80010fe:	4a2e      	ldr	r2, [pc, #184]	@ (80011b8 <main+0x5cc>)
 8001100:	7993      	ldrb	r3, [r2, #6]
 8001102:	f36f 0382 	bfc	r3, #2, #1
 8001106:	7193      	strb	r3, [r2, #6]
            tx_data.switches.joy_right_btn2 = 0;
 8001108:	4a2b      	ldr	r2, [pc, #172]	@ (80011b8 <main+0x5cc>)
 800110a:	7993      	ldrb	r3, [r2, #6]
 800110c:	f36f 03c3 	bfc	r3, #3, #1
 8001110:	7193      	strb	r3, [r2, #6]
            tx_data.switches.s1_1 = 0;
 8001112:	4a29      	ldr	r2, [pc, #164]	@ (80011b8 <main+0x5cc>)
 8001114:	7993      	ldrb	r3, [r2, #6]
 8001116:	f36f 1345 	bfc	r3, #5, #1
 800111a:	7193      	strb	r3, [r2, #6]
            tx_data.switches.s1_2 = 0;
 800111c:	4a26      	ldr	r2, [pc, #152]	@ (80011b8 <main+0x5cc>)
 800111e:	7993      	ldrb	r3, [r2, #6]
 8001120:	f36f 1386 	bfc	r3, #6, #1
 8001124:	7193      	strb	r3, [r2, #6]
            tx_data.switches.s2_1 = 0;
 8001126:	4a24      	ldr	r2, [pc, #144]	@ (80011b8 <main+0x5cc>)
 8001128:	7993      	ldrb	r3, [r2, #6]
 800112a:	f36f 13c7 	bfc	r3, #7, #1
 800112e:	7193      	strb	r3, [r2, #6]
            tx_data.switches.s2_2 = 0;
 8001130:	4a21      	ldr	r2, [pc, #132]	@ (80011b8 <main+0x5cc>)
 8001132:	79d3      	ldrb	r3, [r2, #7]
 8001134:	f36f 0300 	bfc	r3, #0, #1
 8001138:	71d3      	strb	r3, [r2, #7]
            tx_data.switches.s4_1 = 0;
 800113a:	4a1f      	ldr	r2, [pc, #124]	@ (80011b8 <main+0x5cc>)
 800113c:	79d3      	ldrb	r3, [r2, #7]
 800113e:	f36f 0341 	bfc	r3, #1, #1
 8001142:	71d3      	strb	r3, [r2, #7]
            tx_data.switches.s4_2 = 0;
 8001144:	4a1c      	ldr	r2, [pc, #112]	@ (80011b8 <main+0x5cc>)
 8001146:	79d3      	ldrb	r3, [r2, #7]
 8001148:	f36f 0382 	bfc	r3, #2, #1
 800114c:	71d3      	strb	r3, [r2, #7]
            tx_data.switches.s5_1 = 0;
 800114e:	4a1a      	ldr	r2, [pc, #104]	@ (80011b8 <main+0x5cc>)
 8001150:	79d3      	ldrb	r3, [r2, #7]
 8001152:	f36f 03c3 	bfc	r3, #3, #1
 8001156:	71d3      	strb	r3, [r2, #7]
            tx_data.switches.s5_2 = 0;
 8001158:	4a17      	ldr	r2, [pc, #92]	@ (80011b8 <main+0x5cc>)
 800115a:	79d3      	ldrb	r3, [r2, #7]
 800115c:	f36f 1304 	bfc	r3, #4, #1
 8001160:	71d3      	strb	r3, [r2, #7]
 8001162:	e009      	b.n	8001178 <main+0x58c>
    {
        // ====================================================================
        // Normal operation - S0 = 1 and not in SLEEP mode
        // ====================================================================
        // Use actual sensor readings (already in tx_data from Var_Update)
        safety_check_passed = 0;
 8001164:	2300      	movs	r3, #0
 8001166:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
        last_s2_1_state = tx_data.switches.s2_1;
 800116a:	4b13      	ldr	r3, [pc, #76]	@ (80011b8 <main+0x5cc>)
 800116c:	799b      	ldrb	r3, [r3, #6]
 800116e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8001172:	b2db      	uxtb	r3, r3
 8001174:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    // ========================================================================
    // MOTOR STARTER CONTROL - S1_1 HOLD (2 seconds)
    // ========================================================================
    // Flow: SLEEP  Safety OK  Hold S2_1 (2s)  Exit SLEEP  Hold S1_1 (2s)  Motor ON

    if (!sleep_mode_active)
 8001178:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800117c:	2b00      	cmp	r3, #0
 800117e:	d11d      	bne.n	80011bc <main+0x5d0>
    {
        // Not in SLEEP mode - motor control allowed
        if (tx_data.switches.s1_1 == 1)
 8001180:	4b0d      	ldr	r3, [pc, #52]	@ (80011b8 <main+0x5cc>)
 8001182:	799b      	ldrb	r3, [r3, #6]
 8001184:	f003 0320 	and.w	r3, r3, #32
 8001188:	b2db      	uxtb	r3, r3
 800118a:	2b00      	cmp	r3, #0
 800118c:	d00c      	beq.n	80011a8 <main+0x5bc>
        {
            // S1_1 is pressed - increment hold counter
            s1_1_hold_counter++;
 800118e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001192:	3301      	adds	r3, #1
 8001194:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

            // Check if held long enough
            if (s1_1_hold_counter >= S1_1_HOLD_REQUIRED)
 8001198:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800119c:	2b09      	cmp	r3, #9
 800119e:	d913      	bls.n	80011c8 <main+0x5dc>
            {
                // S1_1 held for 2 seconds - ACTIVATE MOTOR!
                motor_active = 1;
 80011a0:	2301      	movs	r3, #1
 80011a2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80011a6:	e00f      	b.n	80011c8 <main+0x5dc>
            }
        }
        else
        {
            // S1_1 released - IMMEDIATELY stop motor (safety!)
            motor_active = 0;
 80011a8:	2300      	movs	r3, #0
 80011aa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
            s1_1_hold_counter = 0;  // Reset counter
 80011ae:	2300      	movs	r3, #0
 80011b0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80011b4:	e008      	b.n	80011c8 <main+0x5dc>
 80011b6:	bf00      	nop
 80011b8:	20000a6c 	.word	0x20000a6c
        }
    }
    else
    {
        // In SLEEP mode - force motor OFF
        motor_active = 0;
 80011bc:	2300      	movs	r3, #0
 80011be:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        s1_1_hold_counter = 0;
 80011c2:	2300      	movs	r3, #0
 80011c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    }

    // Update motor state in tx_data before transmission
    tx_data.switches.motor_active = motor_active;
 80011c8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80011cc:	f003 0301 	and.w	r3, r3, #1
 80011d0:	b2d9      	uxtb	r1, r3
 80011d2:	4a3a      	ldr	r2, [pc, #232]	@ (80012bc <main+0x6d0>)
 80011d4:	79d3      	ldrb	r3, [r2, #7]
 80011d6:	f361 1345 	bfi	r3, r1, #5, #1
 80011da:	71d3      	strb	r3, [r2, #7]

    // Transmit via LoRa using BINARY format (FAST! No parsing needed)
    // Binary is much faster than CSV - only 8 bytes, direct copy
    if (LoRa_IsReady())
 80011dc:	f7ff fcb6 	bl	8000b4c <LoRa_IsReady>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d009      	beq.n	80011fa <main+0x60e>
    {
        LoRa_SendBinary(Var_GetBinaryData(), Var_GetDataSize());
 80011e6:	f001 f99f 	bl	8002528 <Var_GetBinaryData>
 80011ea:	4604      	mov	r4, r0
 80011ec:	f001 f9a6 	bl	800253c <Var_GetDataSize>
 80011f0:	4603      	mov	r3, r0
 80011f2:	4619      	mov	r1, r3
 80011f4:	4620      	mov	r0, r4
 80011f6:	f7ff fcb5 	bl	8000b64 <LoRa_SendBinary>
    }

    // Print data ke USB untuk debugging (less frequently)
    static uint8_t usb_counter = 0;
    if (++usb_counter >= 5)  // Print USB every 5 cycles (500ms)
 80011fa:	4b31      	ldr	r3, [pc, #196]	@ (80012c0 <main+0x6d4>)
 80011fc:	781b      	ldrb	r3, [r3, #0]
 80011fe:	3301      	adds	r3, #1
 8001200:	b2da      	uxtb	r2, r3
 8001202:	4b2f      	ldr	r3, [pc, #188]	@ (80012c0 <main+0x6d4>)
 8001204:	701a      	strb	r2, [r3, #0]
 8001206:	4b2e      	ldr	r3, [pc, #184]	@ (80012c0 <main+0x6d4>)
 8001208:	781b      	ldrb	r3, [r3, #0]
 800120a:	2b04      	cmp	r3, #4
 800120c:	d905      	bls.n	800121a <main+0x62e>
    {
        usb_counter = 0;
 800120e:	4b2c      	ldr	r3, [pc, #176]	@ (80012c0 <main+0x6d4>)
 8001210:	2200      	movs	r2, #0
 8001212:	701a      	strb	r2, [r3, #0]
        USB_PrintData(&tx_data);
 8001214:	4829      	ldr	r0, [pc, #164]	@ (80012bc <main+0x6d0>)
 8001216:	f001 f8d1 	bl	80023bc <USB_PrintData>
    static uint8_t oled_counter = 0;
    static uint8_t last_sleep_state = 0;
    static uint8_t last_safety_state = 0;
    static uint8_t last_hold_counter = 0;

    uint8_t current_hold_progress = sleep_mode_active ? s2_1_hold_counter : s1_1_hold_counter;
 800121a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800121e:	2b00      	cmp	r3, #0
 8001220:	d002      	beq.n	8001228 <main+0x63c>
 8001222:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001226:	e001      	b.n	800122c <main+0x640>
 8001228:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800122c:	77fb      	strb	r3, [r7, #31]

    if (sleep_mode_active != last_sleep_state ||
 800122e:	4b25      	ldr	r3, [pc, #148]	@ (80012c4 <main+0x6d8>)
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001236:	429a      	cmp	r2, r3
 8001238:	d114      	bne.n	8001264 <main+0x678>
        safety_check_passed != last_safety_state ||
 800123a:	4b23      	ldr	r3, [pc, #140]	@ (80012c8 <main+0x6dc>)
 800123c:	781b      	ldrb	r3, [r3, #0]
    if (sleep_mode_active != last_sleep_state ||
 800123e:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001242:	429a      	cmp	r2, r3
 8001244:	d10e      	bne.n	8001264 <main+0x678>
        current_hold_progress != last_hold_counter ||
 8001246:	4b21      	ldr	r3, [pc, #132]	@ (80012cc <main+0x6e0>)
 8001248:	781b      	ldrb	r3, [r3, #0]
        safety_check_passed != last_safety_state ||
 800124a:	7ffa      	ldrb	r2, [r7, #31]
 800124c:	429a      	cmp	r2, r3
 800124e:	d109      	bne.n	8001264 <main+0x678>
        ++oled_counter >= 10)
 8001250:	4b1f      	ldr	r3, [pc, #124]	@ (80012d0 <main+0x6e4>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	3301      	adds	r3, #1
 8001256:	b2da      	uxtb	r2, r3
        current_hold_progress != last_hold_counter ||
 8001258:	4b1d      	ldr	r3, [pc, #116]	@ (80012d0 <main+0x6e4>)
 800125a:	701a      	strb	r2, [r3, #0]
        ++oled_counter >= 10)
 800125c:	4b1c      	ldr	r3, [pc, #112]	@ (80012d0 <main+0x6e4>)
 800125e:	781b      	ldrb	r3, [r3, #0]
        current_hold_progress != last_hold_counter ||
 8001260:	2b09      	cmp	r3, #9
 8001262:	d926      	bls.n	80012b2 <main+0x6c6>
    {
        oled_counter = 0;
 8001264:	4b1a      	ldr	r3, [pc, #104]	@ (80012d0 <main+0x6e4>)
 8001266:	2200      	movs	r2, #0
 8001268:	701a      	strb	r2, [r3, #0]
        last_sleep_state = sleep_mode_active;
 800126a:	4a16      	ldr	r2, [pc, #88]	@ (80012c4 <main+0x6d8>)
 800126c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001270:	7013      	strb	r3, [r2, #0]
        last_safety_state = safety_check_passed;
 8001272:	4a15      	ldr	r2, [pc, #84]	@ (80012c8 <main+0x6dc>)
 8001274:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001278:	7013      	strb	r3, [r2, #0]
        last_hold_counter = current_hold_progress;
 800127a:	4a14      	ldr	r2, [pc, #80]	@ (80012cc <main+0x6e0>)
 800127c:	7ffb      	ldrb	r3, [r7, #31]
 800127e:	7013      	strb	r3, [r2, #0]
        OLED_ShowModeScreen(tx_data.switches.s5_1, tx_data.switches.s5_2, (uint8_t*)&tx_data.joystick, sleep_mode_active, safety_check_passed, current_hold_progress);
 8001280:	4b0e      	ldr	r3, [pc, #56]	@ (80012bc <main+0x6d0>)
 8001282:	79db      	ldrb	r3, [r3, #7]
 8001284:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001288:	b2db      	uxtb	r3, r3
 800128a:	4618      	mov	r0, r3
 800128c:	4b0b      	ldr	r3, [pc, #44]	@ (80012bc <main+0x6d0>)
 800128e:	79db      	ldrb	r3, [r3, #7]
 8001290:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001294:	b2db      	uxtb	r3, r3
 8001296:	4619      	mov	r1, r3
 8001298:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800129c:	7ffb      	ldrb	r3, [r7, #31]
 800129e:	9301      	str	r3, [sp, #4]
 80012a0:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80012a4:	9300      	str	r3, [sp, #0]
 80012a6:	4613      	mov	r3, r2
 80012a8:	4a04      	ldr	r2, [pc, #16]	@ (80012bc <main+0x6d0>)
 80012aa:	f000 faef 	bl	800188c <OLED_ShowModeScreen>
        OLED_Update();
 80012ae:	f000 f8f9 	bl	80014a4 <OLED_Update>
    }

    // Delay 100ms for stable transmission (10Hz update rate)
    // Slower rate = more time for LoRa to process, reduces delay
    HAL_Delay(100);
 80012b2:	2064      	movs	r0, #100	@ 0x64
 80012b4:	f001 f9e6 	bl	8002684 <HAL_Delay>
  {
 80012b8:	e512      	b.n	8000ce0 <main+0xf4>
 80012ba:	bf00      	nop
 80012bc:	20000a6c 	.word	0x20000a6c
 80012c0:	20000217 	.word	0x20000217
 80012c4:	20000218 	.word	0x20000218
 80012c8:	20000219 	.word	0x20000219
 80012cc:	2000021a 	.word	0x2000021a
 80012d0:	2000021b 	.word	0x2000021b

080012d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b094      	sub	sp, #80	@ 0x50
 80012d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012da:	f107 0320 	add.w	r3, r7, #32
 80012de:	2230      	movs	r2, #48	@ 0x30
 80012e0:	2100      	movs	r1, #0
 80012e2:	4618      	mov	r0, r3
 80012e4:	f009 fd18 	bl	800ad18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012e8:	f107 030c 	add.w	r3, r7, #12
 80012ec:	2200      	movs	r2, #0
 80012ee:	601a      	str	r2, [r3, #0]
 80012f0:	605a      	str	r2, [r3, #4]
 80012f2:	609a      	str	r2, [r3, #8]
 80012f4:	60da      	str	r2, [r3, #12]
 80012f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012f8:	2300      	movs	r3, #0
 80012fa:	60bb      	str	r3, [r7, #8]
 80012fc:	4b28      	ldr	r3, [pc, #160]	@ (80013a0 <SystemClock_Config+0xcc>)
 80012fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001300:	4a27      	ldr	r2, [pc, #156]	@ (80013a0 <SystemClock_Config+0xcc>)
 8001302:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001306:	6413      	str	r3, [r2, #64]	@ 0x40
 8001308:	4b25      	ldr	r3, [pc, #148]	@ (80013a0 <SystemClock_Config+0xcc>)
 800130a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800130c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001310:	60bb      	str	r3, [r7, #8]
 8001312:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001314:	2300      	movs	r3, #0
 8001316:	607b      	str	r3, [r7, #4]
 8001318:	4b22      	ldr	r3, [pc, #136]	@ (80013a4 <SystemClock_Config+0xd0>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001320:	4a20      	ldr	r2, [pc, #128]	@ (80013a4 <SystemClock_Config+0xd0>)
 8001322:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001326:	6013      	str	r3, [r2, #0]
 8001328:	4b1e      	ldr	r3, [pc, #120]	@ (80013a4 <SystemClock_Config+0xd0>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001330:	607b      	str	r3, [r7, #4]
 8001332:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001334:	2301      	movs	r3, #1
 8001336:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001338:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800133c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800133e:	2302      	movs	r3, #2
 8001340:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001342:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001346:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8001348:	230f      	movs	r3, #15
 800134a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 800134c:	2390      	movs	r3, #144	@ 0x90
 800134e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001350:	2304      	movs	r3, #4
 8001352:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8001354:	2305      	movs	r3, #5
 8001356:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001358:	f107 0320 	add.w	r3, r7, #32
 800135c:	4618      	mov	r0, r3
 800135e:	f003 ffe1 	bl	8005324 <HAL_RCC_OscConfig>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d001      	beq.n	800136c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001368:	f000 f81e 	bl	80013a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800136c:	230f      	movs	r3, #15
 800136e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001370:	2302      	movs	r3, #2
 8001372:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001374:	2300      	movs	r3, #0
 8001376:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001378:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800137c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800137e:	2300      	movs	r3, #0
 8001380:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001382:	f107 030c 	add.w	r3, r7, #12
 8001386:	2101      	movs	r1, #1
 8001388:	4618      	mov	r0, r3
 800138a:	f004 fa43 	bl	8005814 <HAL_RCC_ClockConfig>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001394:	f000 f808 	bl	80013a8 <Error_Handler>
  }
}
 8001398:	bf00      	nop
 800139a:	3750      	adds	r7, #80	@ 0x50
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	40023800 	.word	0x40023800
 80013a4:	40007000 	.word	0x40007000

080013a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013ac:	b672      	cpsid	i
}
 80013ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013b0:	bf00      	nop
 80013b2:	e7fd      	b.n	80013b0 <Error_Handler+0x8>

080013b4 <OLED_Init>:
  * @brief  Initialize OLED display
  * @param  hi2c: I2C handle
  * @retval None
  */
void OLED_Init(I2C_HandleTypeDef *hi2c)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
    oled_i2c = hi2c;
 80013bc:	4a2d      	ldr	r2, [pc, #180]	@ (8001474 <OLED_Init+0xc0>)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6013      	str	r3, [r2, #0]

    HAL_Delay(100); // Wait for OLED to power up
 80013c2:	2064      	movs	r0, #100	@ 0x64
 80013c4:	f001 f95e 	bl	8002684 <HAL_Delay>

    // Init sequence optimized for SSD1309 (compatible with SSD1306)
    OLED_WriteCommand(SSD1306_DISPLAY_OFF);
 80013c8:	20ae      	movs	r0, #174	@ 0xae
 80013ca:	f000 fdb7 	bl	8001f3c <OLED_WriteCommand>

    // Display clock divide ratio and oscillator frequency
    OLED_WriteCommand(SSD1306_SET_DISPLAY_CLOCK_DIV);
 80013ce:	20d5      	movs	r0, #213	@ 0xd5
 80013d0:	f000 fdb4 	bl	8001f3c <OLED_WriteCommand>
    OLED_WriteCommand(0xF0);  // SSD1309: Higher frequency for better refresh (default 0x80)
 80013d4:	20f0      	movs	r0, #240	@ 0xf0
 80013d6:	f000 fdb1 	bl	8001f3c <OLED_WriteCommand>

    OLED_WriteCommand(SSD1306_SET_MULTIPLEX);
 80013da:	20a8      	movs	r0, #168	@ 0xa8
 80013dc:	f000 fdae 	bl	8001f3c <OLED_WriteCommand>
    OLED_WriteCommand(0x3F);  // 64 MUX ratio for 64-row display
 80013e0:	203f      	movs	r0, #63	@ 0x3f
 80013e2:	f000 fdab 	bl	8001f3c <OLED_WriteCommand>

    OLED_WriteCommand(SSD1306_SET_DISPLAY_OFFSET);
 80013e6:	20d3      	movs	r0, #211	@ 0xd3
 80013e8:	f000 fda8 	bl	8001f3c <OLED_WriteCommand>
    OLED_WriteCommand(0x00);  // No display offset
 80013ec:	2000      	movs	r0, #0
 80013ee:	f000 fda5 	bl	8001f3c <OLED_WriteCommand>

    OLED_WriteCommand(SSD1306_SET_START_LINE | 0x00);  // Start line 0
 80013f2:	2040      	movs	r0, #64	@ 0x40
 80013f4:	f000 fda2 	bl	8001f3c <OLED_WriteCommand>

    // Charge pump (internal DC/DC converter)
    OLED_WriteCommand(SSD1306_CHARGE_PUMP);
 80013f8:	208d      	movs	r0, #141	@ 0x8d
 80013fa:	f000 fd9f 	bl	8001f3c <OLED_WriteCommand>
    OLED_WriteCommand(0x14);  // Enable charge pump (0x14) for VCC generated from 3.3V
 80013fe:	2014      	movs	r0, #20
 8001400:	f000 fd9c 	bl	8001f3c <OLED_WriteCommand>

    OLED_WriteCommand(SSD1306_MEMORY_MODE);
 8001404:	2020      	movs	r0, #32
 8001406:	f000 fd99 	bl	8001f3c <OLED_WriteCommand>
    OLED_WriteCommand(0x00);  // Horizontal addressing mode
 800140a:	2000      	movs	r0, #0
 800140c:	f000 fd96 	bl	8001f3c <OLED_WriteCommand>

    OLED_WriteCommand(SSD1306_SEG_REMAP | 0x01);  // Column address 127 mapped to SEG0
 8001410:	20a1      	movs	r0, #161	@ 0xa1
 8001412:	f000 fd93 	bl	8001f3c <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_COM_SCAN_DEC);      // Scan from COM[N-1] to COM0
 8001416:	20c8      	movs	r0, #200	@ 0xc8
 8001418:	f000 fd90 	bl	8001f3c <OLED_WriteCommand>

    OLED_WriteCommand(SSD1306_SET_COMPINS);
 800141c:	20da      	movs	r0, #218	@ 0xda
 800141e:	f000 fd8d 	bl	8001f3c <OLED_WriteCommand>
    OLED_WriteCommand(0x12);  // Alternative COM pin config, disable left/right remap
 8001422:	2012      	movs	r0, #18
 8001424:	f000 fd8a 	bl	8001f3c <OLED_WriteCommand>

    // Contrast control - SSD1309 specific
    OLED_WriteCommand(SSD1306_SET_CONTRAST);
 8001428:	2081      	movs	r0, #129	@ 0x81
 800142a:	f000 fd87 	bl	8001f3c <OLED_WriteCommand>
    OLED_WriteCommand(0xFF);  // Maximum contrast (0xFF = 255) for clearest display
 800142e:	20ff      	movs	r0, #255	@ 0xff
 8001430:	f000 fd84 	bl	8001f3c <OLED_WriteCommand>

    // Pre-charge period - SSD1309 optimized
    OLED_WriteCommand(SSD1306_SET_PRECHARGE);
 8001434:	20d9      	movs	r0, #217	@ 0xd9
 8001436:	f000 fd81 	bl	8001f3c <OLED_WriteCommand>
    OLED_WriteCommand(0x22);  // SSD1309: Phase1=2 DCLKs, Phase2=2 DCLKs (0x22) for sharper image
 800143a:	2022      	movs	r0, #34	@ 0x22
 800143c:	f000 fd7e 	bl	8001f3c <OLED_WriteCommand>

    // VCOM Deselect Level - SSD1309 specific
    OLED_WriteCommand(SSD1306_SET_VCOM_DETECT);
 8001440:	20db      	movs	r0, #219	@ 0xdb
 8001442:	f000 fd7b 	bl	8001f3c <OLED_WriteCommand>
    OLED_WriteCommand(0x35);  // SSD1309 optimal: 0.77*VCC (0x35 = brightest without flicker)
 8001446:	2035      	movs	r0, #53	@ 0x35
 8001448:	f000 fd78 	bl	8001f3c <OLED_WriteCommand>

    OLED_WriteCommand(SSD1306_DISPLAY_ALL_ON_RESUME);  // Resume to RAM content display
 800144c:	20a4      	movs	r0, #164	@ 0xa4
 800144e:	f000 fd75 	bl	8001f3c <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_NORMAL_DISPLAY);         // Normal display (not inverted)
 8001452:	20a6      	movs	r0, #166	@ 0xa6
 8001454:	f000 fd72 	bl	8001f3c <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_DEACTIVATE_SCROLL);      // Disable scroll
 8001458:	202e      	movs	r0, #46	@ 0x2e
 800145a:	f000 fd6f 	bl	8001f3c <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_DISPLAY_ON);             // Turn on display
 800145e:	20af      	movs	r0, #175	@ 0xaf
 8001460:	f000 fd6c 	bl	8001f3c <OLED_WriteCommand>

    OLED_Clear();
 8001464:	f000 f808 	bl	8001478 <OLED_Clear>
    OLED_Update();
 8001468:	f000 f81c 	bl	80014a4 <OLED_Update>
}
 800146c:	bf00      	nop
 800146e:	3708      	adds	r7, #8
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	2000021c 	.word	0x2000021c

08001478 <OLED_Clear>:
/**
  * @brief  Clear display buffer
  * @retval None
  */
void OLED_Clear(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
    memset(oled_buffer, 0x00, OLED_BUFFER_SIZE);
 800147c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001480:	2100      	movs	r1, #0
 8001482:	4805      	ldr	r0, [pc, #20]	@ (8001498 <OLED_Clear+0x20>)
 8001484:	f009 fc48 	bl	800ad18 <memset>
    cursor_x = 0;
 8001488:	4b04      	ldr	r3, [pc, #16]	@ (800149c <OLED_Clear+0x24>)
 800148a:	2200      	movs	r2, #0
 800148c:	701a      	strb	r2, [r3, #0]
    cursor_y = 0;
 800148e:	4b04      	ldr	r3, [pc, #16]	@ (80014a0 <OLED_Clear+0x28>)
 8001490:	2200      	movs	r2, #0
 8001492:	701a      	strb	r2, [r3, #0]
}
 8001494:	bf00      	nop
 8001496:	bd80      	pop	{r7, pc}
 8001498:	20000220 	.word	0x20000220
 800149c:	20000620 	.word	0x20000620
 80014a0:	20000621 	.word	0x20000621

080014a4 <OLED_Update>:
/**
  * @brief  Update display with buffer content
  * @retval None
  */
void OLED_Update(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
    OLED_WriteCommand(SSD1306_COLUMN_ADDR);
 80014a8:	2021      	movs	r0, #33	@ 0x21
 80014aa:	f000 fd47 	bl	8001f3c <OLED_WriteCommand>
    OLED_WriteCommand(0);
 80014ae:	2000      	movs	r0, #0
 80014b0:	f000 fd44 	bl	8001f3c <OLED_WriteCommand>
    OLED_WriteCommand(127);
 80014b4:	207f      	movs	r0, #127	@ 0x7f
 80014b6:	f000 fd41 	bl	8001f3c <OLED_WriteCommand>

    OLED_WriteCommand(SSD1306_PAGE_ADDR);
 80014ba:	2022      	movs	r0, #34	@ 0x22
 80014bc:	f000 fd3e 	bl	8001f3c <OLED_WriteCommand>
    OLED_WriteCommand(0);
 80014c0:	2000      	movs	r0, #0
 80014c2:	f000 fd3b 	bl	8001f3c <OLED_WriteCommand>
    OLED_WriteCommand(7);
 80014c6:	2007      	movs	r0, #7
 80014c8:	f000 fd38 	bl	8001f3c <OLED_WriteCommand>

    OLED_WriteData(oled_buffer, OLED_BUFFER_SIZE);
 80014cc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80014d0:	4802      	ldr	r0, [pc, #8]	@ (80014dc <OLED_Update+0x38>)
 80014d2:	f000 fd4d 	bl	8001f70 <OLED_WriteData>
}
 80014d6:	bf00      	nop
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	20000220 	.word	0x20000220

080014e0 <OLED_SetCursor>:
  * @param  x: X position (0-127)
  * @param  y: Y position (0-63)
  * @retval None
  */
void OLED_SetCursor(uint8_t x, uint8_t y)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	4603      	mov	r3, r0
 80014e8:	460a      	mov	r2, r1
 80014ea:	71fb      	strb	r3, [r7, #7]
 80014ec:	4613      	mov	r3, r2
 80014ee:	71bb      	strb	r3, [r7, #6]
    cursor_x = x;
 80014f0:	4a05      	ldr	r2, [pc, #20]	@ (8001508 <OLED_SetCursor+0x28>)
 80014f2:	79fb      	ldrb	r3, [r7, #7]
 80014f4:	7013      	strb	r3, [r2, #0]
    cursor_y = y;
 80014f6:	4a05      	ldr	r2, [pc, #20]	@ (800150c <OLED_SetCursor+0x2c>)
 80014f8:	79bb      	ldrb	r3, [r7, #6]
 80014fa:	7013      	strb	r3, [r2, #0]
}
 80014fc:	bf00      	nop
 80014fe:	370c      	adds	r7, #12
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr
 8001508:	20000620 	.word	0x20000620
 800150c:	20000621 	.word	0x20000621

08001510 <OLED_WriteChar>:
  * @param  ch: Character to write
  * @param  font_size: Font size (0=small, 1=normal, 2=large)
  * @retval None
  */
void OLED_WriteChar(char ch, uint8_t font_size)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b086      	sub	sp, #24
 8001514:	af00      	add	r7, sp, #0
 8001516:	4603      	mov	r3, r0
 8001518:	460a      	mov	r2, r1
 800151a:	71fb      	strb	r3, [r7, #7]
 800151c:	4613      	mov	r3, r2
 800151e:	71bb      	strb	r3, [r7, #6]
    if (ch < 0x20 || ch > 0x7A) return;
 8001520:	79fb      	ldrb	r3, [r7, #7]
 8001522:	2b1f      	cmp	r3, #31
 8001524:	d96f      	bls.n	8001606 <OLED_WriteChar+0xf6>
 8001526:	79fb      	ldrb	r3, [r7, #7]
 8001528:	2b7a      	cmp	r3, #122	@ 0x7a
 800152a:	d86c      	bhi.n	8001606 <OLED_WriteChar+0xf6>

    const uint8_t *font_data = font_5x7[ch - 0x20];
 800152c:	79fb      	ldrb	r3, [r7, #7]
 800152e:	f1a3 0220 	sub.w	r2, r3, #32
 8001532:	4613      	mov	r3, r2
 8001534:	009b      	lsls	r3, r3, #2
 8001536:	4413      	add	r3, r2
 8001538:	4a35      	ldr	r2, [pc, #212]	@ (8001610 <OLED_WriteChar+0x100>)
 800153a:	4413      	add	r3, r2
 800153c:	613b      	str	r3, [r7, #16]
    uint8_t scale = (font_size == FONT_SIZE_LARGE) ? 2 : 1;
 800153e:	79bb      	ldrb	r3, [r7, #6]
 8001540:	2b02      	cmp	r3, #2
 8001542:	d101      	bne.n	8001548 <OLED_WriteChar+0x38>
 8001544:	2302      	movs	r3, #2
 8001546:	e000      	b.n	800154a <OLED_WriteChar+0x3a>
 8001548:	2301      	movs	r3, #1
 800154a:	73fb      	strb	r3, [r7, #15]

    for (uint8_t i = 0; i < 5; i++)
 800154c:	2300      	movs	r3, #0
 800154e:	75fb      	strb	r3, [r7, #23]
 8001550:	e04e      	b.n	80015f0 <OLED_WriteChar+0xe0>
    {
        for (uint8_t s = 0; s < scale; s++)
 8001552:	2300      	movs	r3, #0
 8001554:	75bb      	strb	r3, [r7, #22]
 8001556:	e042      	b.n	80015de <OLED_WriteChar+0xce>
        {
            if (cursor_x >= OLED_WIDTH) break;
 8001558:	4b2e      	ldr	r3, [pc, #184]	@ (8001614 <OLED_WriteChar+0x104>)
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	b25b      	sxtb	r3, r3
 800155e:	2b00      	cmp	r3, #0
 8001560:	db42      	blt.n	80015e8 <OLED_WriteChar+0xd8>

            for (uint8_t j = 0; j < 8; j++)
 8001562:	2300      	movs	r3, #0
 8001564:	757b      	strb	r3, [r7, #21]
 8001566:	e02e      	b.n	80015c6 <OLED_WriteChar+0xb6>
            {
                for (uint8_t sy = 0; sy < scale; sy++)
 8001568:	2300      	movs	r3, #0
 800156a:	753b      	strb	r3, [r7, #20]
 800156c:	e024      	b.n	80015b8 <OLED_WriteChar+0xa8>
                {
                    uint8_t y = cursor_y + j * scale + sy;
 800156e:	7d7a      	ldrb	r2, [r7, #21]
 8001570:	7bfb      	ldrb	r3, [r7, #15]
 8001572:	fb12 f303 	smulbb	r3, r2, r3
 8001576:	b2da      	uxtb	r2, r3
 8001578:	4b27      	ldr	r3, [pc, #156]	@ (8001618 <OLED_WriteChar+0x108>)
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	4413      	add	r3, r2
 800157e:	b2da      	uxtb	r2, r3
 8001580:	7d3b      	ldrb	r3, [r7, #20]
 8001582:	4413      	add	r3, r2
 8001584:	73bb      	strb	r3, [r7, #14]
                    if (y < OLED_HEIGHT)
 8001586:	7bbb      	ldrb	r3, [r7, #14]
 8001588:	2b3f      	cmp	r3, #63	@ 0x3f
 800158a:	d812      	bhi.n	80015b2 <OLED_WriteChar+0xa2>
                    {
                        if (font_data[i] & (1 << j))
 800158c:	7dfb      	ldrb	r3, [r7, #23]
 800158e:	693a      	ldr	r2, [r7, #16]
 8001590:	4413      	add	r3, r2
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	461a      	mov	r2, r3
 8001596:	7d7b      	ldrb	r3, [r7, #21]
 8001598:	fa42 f303 	asr.w	r3, r2, r3
 800159c:	f003 0301 	and.w	r3, r3, #1
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d006      	beq.n	80015b2 <OLED_WriteChar+0xa2>
                            OLED_DrawPixel(cursor_x, y, true);
 80015a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001614 <OLED_WriteChar+0x104>)
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	7bb9      	ldrb	r1, [r7, #14]
 80015aa:	2201      	movs	r2, #1
 80015ac:	4618      	mov	r0, r3
 80015ae:	f000 f84f 	bl	8001650 <OLED_DrawPixel>
                for (uint8_t sy = 0; sy < scale; sy++)
 80015b2:	7d3b      	ldrb	r3, [r7, #20]
 80015b4:	3301      	adds	r3, #1
 80015b6:	753b      	strb	r3, [r7, #20]
 80015b8:	7d3a      	ldrb	r2, [r7, #20]
 80015ba:	7bfb      	ldrb	r3, [r7, #15]
 80015bc:	429a      	cmp	r2, r3
 80015be:	d3d6      	bcc.n	800156e <OLED_WriteChar+0x5e>
            for (uint8_t j = 0; j < 8; j++)
 80015c0:	7d7b      	ldrb	r3, [r7, #21]
 80015c2:	3301      	adds	r3, #1
 80015c4:	757b      	strb	r3, [r7, #21]
 80015c6:	7d7b      	ldrb	r3, [r7, #21]
 80015c8:	2b07      	cmp	r3, #7
 80015ca:	d9cd      	bls.n	8001568 <OLED_WriteChar+0x58>
                    }
                }
            }
            cursor_x++;
 80015cc:	4b11      	ldr	r3, [pc, #68]	@ (8001614 <OLED_WriteChar+0x104>)
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	3301      	adds	r3, #1
 80015d2:	b2da      	uxtb	r2, r3
 80015d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001614 <OLED_WriteChar+0x104>)
 80015d6:	701a      	strb	r2, [r3, #0]
        for (uint8_t s = 0; s < scale; s++)
 80015d8:	7dbb      	ldrb	r3, [r7, #22]
 80015da:	3301      	adds	r3, #1
 80015dc:	75bb      	strb	r3, [r7, #22]
 80015de:	7dba      	ldrb	r2, [r7, #22]
 80015e0:	7bfb      	ldrb	r3, [r7, #15]
 80015e2:	429a      	cmp	r2, r3
 80015e4:	d3b8      	bcc.n	8001558 <OLED_WriteChar+0x48>
 80015e6:	e000      	b.n	80015ea <OLED_WriteChar+0xda>
            if (cursor_x >= OLED_WIDTH) break;
 80015e8:	bf00      	nop
    for (uint8_t i = 0; i < 5; i++)
 80015ea:	7dfb      	ldrb	r3, [r7, #23]
 80015ec:	3301      	adds	r3, #1
 80015ee:	75fb      	strb	r3, [r7, #23]
 80015f0:	7dfb      	ldrb	r3, [r7, #23]
 80015f2:	2b04      	cmp	r3, #4
 80015f4:	d9ad      	bls.n	8001552 <OLED_WriteChar+0x42>
        }
    }

    // Space between characters
    cursor_x += scale;
 80015f6:	4b07      	ldr	r3, [pc, #28]	@ (8001614 <OLED_WriteChar+0x104>)
 80015f8:	781a      	ldrb	r2, [r3, #0]
 80015fa:	7bfb      	ldrb	r3, [r7, #15]
 80015fc:	4413      	add	r3, r2
 80015fe:	b2da      	uxtb	r2, r3
 8001600:	4b04      	ldr	r3, [pc, #16]	@ (8001614 <OLED_WriteChar+0x104>)
 8001602:	701a      	strb	r2, [r3, #0]
 8001604:	e000      	b.n	8001608 <OLED_WriteChar+0xf8>
    if (ch < 0x20 || ch > 0x7A) return;
 8001606:	bf00      	nop
}
 8001608:	3718      	adds	r7, #24
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	0800c77c 	.word	0x0800c77c
 8001614:	20000620 	.word	0x20000620
 8001618:	20000621 	.word	0x20000621

0800161c <OLED_WriteString>:
  * @param  str: String to write
  * @param  font_size: Font size
  * @retval None
  */
void OLED_WriteString(const char *str, uint8_t font_size)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
 8001624:	460b      	mov	r3, r1
 8001626:	70fb      	strb	r3, [r7, #3]
    while (*str)
 8001628:	e008      	b.n	800163c <OLED_WriteString+0x20>
    {
        OLED_WriteChar(*str++, font_size);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	1c5a      	adds	r2, r3, #1
 800162e:	607a      	str	r2, [r7, #4]
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	78fa      	ldrb	r2, [r7, #3]
 8001634:	4611      	mov	r1, r2
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff ff6a 	bl	8001510 <OLED_WriteChar>
    while (*str)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d1f2      	bne.n	800162a <OLED_WriteString+0xe>
    }
}
 8001644:	bf00      	nop
 8001646:	bf00      	nop
 8001648:	3708      	adds	r7, #8
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
	...

08001650 <OLED_DrawPixel>:
  * @param  y: Y position
  * @param  color: true=white, false=black
  * @retval None
  */
void OLED_DrawPixel(uint8_t x, uint8_t y, bool color)
{
 8001650:	b480      	push	{r7}
 8001652:	b083      	sub	sp, #12
 8001654:	af00      	add	r7, sp, #0
 8001656:	4603      	mov	r3, r0
 8001658:	71fb      	strb	r3, [r7, #7]
 800165a:	460b      	mov	r3, r1
 800165c:	71bb      	strb	r3, [r7, #6]
 800165e:	4613      	mov	r3, r2
 8001660:	717b      	strb	r3, [r7, #5]
    if (x >= OLED_WIDTH || y >= OLED_HEIGHT) return;
 8001662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001666:	2b00      	cmp	r3, #0
 8001668:	db3d      	blt.n	80016e6 <OLED_DrawPixel+0x96>
 800166a:	79bb      	ldrb	r3, [r7, #6]
 800166c:	2b3f      	cmp	r3, #63	@ 0x3f
 800166e:	d83a      	bhi.n	80016e6 <OLED_DrawPixel+0x96>

    if (color)
 8001670:	797b      	ldrb	r3, [r7, #5]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d01a      	beq.n	80016ac <OLED_DrawPixel+0x5c>
        oled_buffer[x + (y / 8) * OLED_WIDTH] |= (1 << (y % 8));
 8001676:	79fa      	ldrb	r2, [r7, #7]
 8001678:	79bb      	ldrb	r3, [r7, #6]
 800167a:	08db      	lsrs	r3, r3, #3
 800167c:	b2d8      	uxtb	r0, r3
 800167e:	4603      	mov	r3, r0
 8001680:	01db      	lsls	r3, r3, #7
 8001682:	4413      	add	r3, r2
 8001684:	4a1b      	ldr	r2, [pc, #108]	@ (80016f4 <OLED_DrawPixel+0xa4>)
 8001686:	5cd3      	ldrb	r3, [r2, r3]
 8001688:	b25a      	sxtb	r2, r3
 800168a:	79bb      	ldrb	r3, [r7, #6]
 800168c:	f003 0307 	and.w	r3, r3, #7
 8001690:	2101      	movs	r1, #1
 8001692:	fa01 f303 	lsl.w	r3, r1, r3
 8001696:	b25b      	sxtb	r3, r3
 8001698:	4313      	orrs	r3, r2
 800169a:	b259      	sxtb	r1, r3
 800169c:	79fa      	ldrb	r2, [r7, #7]
 800169e:	4603      	mov	r3, r0
 80016a0:	01db      	lsls	r3, r3, #7
 80016a2:	4413      	add	r3, r2
 80016a4:	b2c9      	uxtb	r1, r1
 80016a6:	4a13      	ldr	r2, [pc, #76]	@ (80016f4 <OLED_DrawPixel+0xa4>)
 80016a8:	54d1      	strb	r1, [r2, r3]
 80016aa:	e01d      	b.n	80016e8 <OLED_DrawPixel+0x98>
    else
        oled_buffer[x + (y / 8) * OLED_WIDTH] &= ~(1 << (y % 8));
 80016ac:	79fa      	ldrb	r2, [r7, #7]
 80016ae:	79bb      	ldrb	r3, [r7, #6]
 80016b0:	08db      	lsrs	r3, r3, #3
 80016b2:	b2d8      	uxtb	r0, r3
 80016b4:	4603      	mov	r3, r0
 80016b6:	01db      	lsls	r3, r3, #7
 80016b8:	4413      	add	r3, r2
 80016ba:	4a0e      	ldr	r2, [pc, #56]	@ (80016f4 <OLED_DrawPixel+0xa4>)
 80016bc:	5cd3      	ldrb	r3, [r2, r3]
 80016be:	b25a      	sxtb	r2, r3
 80016c0:	79bb      	ldrb	r3, [r7, #6]
 80016c2:	f003 0307 	and.w	r3, r3, #7
 80016c6:	2101      	movs	r1, #1
 80016c8:	fa01 f303 	lsl.w	r3, r1, r3
 80016cc:	b25b      	sxtb	r3, r3
 80016ce:	43db      	mvns	r3, r3
 80016d0:	b25b      	sxtb	r3, r3
 80016d2:	4013      	ands	r3, r2
 80016d4:	b259      	sxtb	r1, r3
 80016d6:	79fa      	ldrb	r2, [r7, #7]
 80016d8:	4603      	mov	r3, r0
 80016da:	01db      	lsls	r3, r3, #7
 80016dc:	4413      	add	r3, r2
 80016de:	b2c9      	uxtb	r1, r1
 80016e0:	4a04      	ldr	r2, [pc, #16]	@ (80016f4 <OLED_DrawPixel+0xa4>)
 80016e2:	54d1      	strb	r1, [r2, r3]
 80016e4:	e000      	b.n	80016e8 <OLED_DrawPixel+0x98>
    if (x >= OLED_WIDTH || y >= OLED_HEIGHT) return;
 80016e6:	bf00      	nop
}
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	20000220 	.word	0x20000220

080016f8 <OLED_DrawRect>:
  * @param  w: Width
  * @param  h: Height
  * @retval None
  */
void OLED_DrawRect(uint8_t x, uint8_t y, uint8_t w, uint8_t h)
{
 80016f8:	b590      	push	{r4, r7, lr}
 80016fa:	b085      	sub	sp, #20
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	4604      	mov	r4, r0
 8001700:	4608      	mov	r0, r1
 8001702:	4611      	mov	r1, r2
 8001704:	461a      	mov	r2, r3
 8001706:	4623      	mov	r3, r4
 8001708:	71fb      	strb	r3, [r7, #7]
 800170a:	4603      	mov	r3, r0
 800170c:	71bb      	strb	r3, [r7, #6]
 800170e:	460b      	mov	r3, r1
 8001710:	717b      	strb	r3, [r7, #5]
 8001712:	4613      	mov	r3, r2
 8001714:	713b      	strb	r3, [r7, #4]
    for (uint8_t i = 0; i < w; i++)
 8001716:	2300      	movs	r3, #0
 8001718:	73fb      	strb	r3, [r7, #15]
 800171a:	e019      	b.n	8001750 <OLED_DrawRect+0x58>
    {
        OLED_DrawPixel(x + i, y, true);
 800171c:	79fa      	ldrb	r2, [r7, #7]
 800171e:	7bfb      	ldrb	r3, [r7, #15]
 8001720:	4413      	add	r3, r2
 8001722:	b2db      	uxtb	r3, r3
 8001724:	79b9      	ldrb	r1, [r7, #6]
 8001726:	2201      	movs	r2, #1
 8001728:	4618      	mov	r0, r3
 800172a:	f7ff ff91 	bl	8001650 <OLED_DrawPixel>
        OLED_DrawPixel(x + i, y + h - 1, true);
 800172e:	79fa      	ldrb	r2, [r7, #7]
 8001730:	7bfb      	ldrb	r3, [r7, #15]
 8001732:	4413      	add	r3, r2
 8001734:	b2d8      	uxtb	r0, r3
 8001736:	79ba      	ldrb	r2, [r7, #6]
 8001738:	793b      	ldrb	r3, [r7, #4]
 800173a:	4413      	add	r3, r2
 800173c:	b2db      	uxtb	r3, r3
 800173e:	3b01      	subs	r3, #1
 8001740:	b2db      	uxtb	r3, r3
 8001742:	2201      	movs	r2, #1
 8001744:	4619      	mov	r1, r3
 8001746:	f7ff ff83 	bl	8001650 <OLED_DrawPixel>
    for (uint8_t i = 0; i < w; i++)
 800174a:	7bfb      	ldrb	r3, [r7, #15]
 800174c:	3301      	adds	r3, #1
 800174e:	73fb      	strb	r3, [r7, #15]
 8001750:	7bfa      	ldrb	r2, [r7, #15]
 8001752:	797b      	ldrb	r3, [r7, #5]
 8001754:	429a      	cmp	r2, r3
 8001756:	d3e1      	bcc.n	800171c <OLED_DrawRect+0x24>
    }
    for (uint8_t i = 0; i < h; i++)
 8001758:	2300      	movs	r3, #0
 800175a:	73bb      	strb	r3, [r7, #14]
 800175c:	e019      	b.n	8001792 <OLED_DrawRect+0x9a>
    {
        OLED_DrawPixel(x, y + i, true);
 800175e:	79ba      	ldrb	r2, [r7, #6]
 8001760:	7bbb      	ldrb	r3, [r7, #14]
 8001762:	4413      	add	r3, r2
 8001764:	b2d9      	uxtb	r1, r3
 8001766:	79fb      	ldrb	r3, [r7, #7]
 8001768:	2201      	movs	r2, #1
 800176a:	4618      	mov	r0, r3
 800176c:	f7ff ff70 	bl	8001650 <OLED_DrawPixel>
        OLED_DrawPixel(x + w - 1, y + i, true);
 8001770:	79fa      	ldrb	r2, [r7, #7]
 8001772:	797b      	ldrb	r3, [r7, #5]
 8001774:	4413      	add	r3, r2
 8001776:	b2db      	uxtb	r3, r3
 8001778:	3b01      	subs	r3, #1
 800177a:	b2d8      	uxtb	r0, r3
 800177c:	79ba      	ldrb	r2, [r7, #6]
 800177e:	7bbb      	ldrb	r3, [r7, #14]
 8001780:	4413      	add	r3, r2
 8001782:	b2db      	uxtb	r3, r3
 8001784:	2201      	movs	r2, #1
 8001786:	4619      	mov	r1, r3
 8001788:	f7ff ff62 	bl	8001650 <OLED_DrawPixel>
    for (uint8_t i = 0; i < h; i++)
 800178c:	7bbb      	ldrb	r3, [r7, #14]
 800178e:	3301      	adds	r3, #1
 8001790:	73bb      	strb	r3, [r7, #14]
 8001792:	7bba      	ldrb	r2, [r7, #14]
 8001794:	793b      	ldrb	r3, [r7, #4]
 8001796:	429a      	cmp	r2, r3
 8001798:	d3e1      	bcc.n	800175e <OLED_DrawRect+0x66>
    }
}
 800179a:	bf00      	nop
 800179c:	bf00      	nop
 800179e:	3714      	adds	r7, #20
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd90      	pop	{r4, r7, pc}

080017a4 <OLED_FillRect>:
  * @param  w: Width
  * @param  h: Height
  * @retval None
  */
void OLED_FillRect(uint8_t x, uint8_t y, uint8_t w, uint8_t h)
{
 80017a4:	b590      	push	{r4, r7, lr}
 80017a6:	b085      	sub	sp, #20
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	4604      	mov	r4, r0
 80017ac:	4608      	mov	r0, r1
 80017ae:	4611      	mov	r1, r2
 80017b0:	461a      	mov	r2, r3
 80017b2:	4623      	mov	r3, r4
 80017b4:	71fb      	strb	r3, [r7, #7]
 80017b6:	4603      	mov	r3, r0
 80017b8:	71bb      	strb	r3, [r7, #6]
 80017ba:	460b      	mov	r3, r1
 80017bc:	717b      	strb	r3, [r7, #5]
 80017be:	4613      	mov	r3, r2
 80017c0:	713b      	strb	r3, [r7, #4]
    for (uint8_t i = 0; i < w; i++)
 80017c2:	2300      	movs	r3, #0
 80017c4:	73fb      	strb	r3, [r7, #15]
 80017c6:	e018      	b.n	80017fa <OLED_FillRect+0x56>
    {
        for (uint8_t j = 0; j < h; j++)
 80017c8:	2300      	movs	r3, #0
 80017ca:	73bb      	strb	r3, [r7, #14]
 80017cc:	e00e      	b.n	80017ec <OLED_FillRect+0x48>
        {
            OLED_DrawPixel(x + i, y + j, true);
 80017ce:	79fa      	ldrb	r2, [r7, #7]
 80017d0:	7bfb      	ldrb	r3, [r7, #15]
 80017d2:	4413      	add	r3, r2
 80017d4:	b2d8      	uxtb	r0, r3
 80017d6:	79ba      	ldrb	r2, [r7, #6]
 80017d8:	7bbb      	ldrb	r3, [r7, #14]
 80017da:	4413      	add	r3, r2
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	2201      	movs	r2, #1
 80017e0:	4619      	mov	r1, r3
 80017e2:	f7ff ff35 	bl	8001650 <OLED_DrawPixel>
        for (uint8_t j = 0; j < h; j++)
 80017e6:	7bbb      	ldrb	r3, [r7, #14]
 80017e8:	3301      	adds	r3, #1
 80017ea:	73bb      	strb	r3, [r7, #14]
 80017ec:	7bba      	ldrb	r2, [r7, #14]
 80017ee:	793b      	ldrb	r3, [r7, #4]
 80017f0:	429a      	cmp	r2, r3
 80017f2:	d3ec      	bcc.n	80017ce <OLED_FillRect+0x2a>
    for (uint8_t i = 0; i < w; i++)
 80017f4:	7bfb      	ldrb	r3, [r7, #15]
 80017f6:	3301      	adds	r3, #1
 80017f8:	73fb      	strb	r3, [r7, #15]
 80017fa:	7bfa      	ldrb	r2, [r7, #15]
 80017fc:	797b      	ldrb	r3, [r7, #5]
 80017fe:	429a      	cmp	r2, r3
 8001800:	d3e2      	bcc.n	80017c8 <OLED_FillRect+0x24>
        }
    }
}
 8001802:	bf00      	nop
 8001804:	bf00      	nop
 8001806:	3714      	adds	r7, #20
 8001808:	46bd      	mov	sp, r7
 800180a:	bd90      	pop	{r4, r7, pc}

0800180c <OLED_DrawBitmap>:
  * @brief  Draw bitmap image (128x64)
  * @param  bitmap: Pointer to bitmap data (1024 bytes)
  * @retval None
  */
static void OLED_DrawBitmap(const uint8_t* bitmap)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b082      	sub	sp, #8
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
    memcpy(oled_buffer, bitmap, OLED_BUFFER_SIZE);
 8001814:	4a06      	ldr	r2, [pc, #24]	@ (8001830 <OLED_DrawBitmap+0x24>)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	4610      	mov	r0, r2
 800181a:	4619      	mov	r1, r3
 800181c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001820:	461a      	mov	r2, r3
 8001822:	f009 faa7 	bl	800ad74 <memcpy>
}
 8001826:	bf00      	nop
 8001828:	3708      	adds	r7, #8
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	20000220 	.word	0x20000220

08001834 <OLED_ShowSplashScreen>:
/**
  * @brief  Show splash screen with messages
  * @retval None
  */
void OLED_ShowSplashScreen(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
    // Screen 1:
    OLED_Clear();
 8001838:	f7ff fe1e 	bl	8001478 <OLED_Clear>
    OLED_DrawBitmap(logo_aldzama);
 800183c:	4810      	ldr	r0, [pc, #64]	@ (8001880 <OLED_ShowSplashScreen+0x4c>)
 800183e:	f7ff ffe5 	bl	800180c <OLED_DrawBitmap>
    OLED_Update();
 8001842:	f7ff fe2f 	bl	80014a4 <OLED_Update>
    HAL_Delay(2000);
 8001846:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800184a:	f000 ff1b 	bl	8002684 <HAL_Delay>

    // Screen 2:
    OLED_Clear();
 800184e:	f7ff fe13 	bl	8001478 <OLED_Clear>
    OLED_DrawBitmap(semangat);
 8001852:	480c      	ldr	r0, [pc, #48]	@ (8001884 <OLED_ShowSplashScreen+0x50>)
 8001854:	f7ff ffda 	bl	800180c <OLED_DrawBitmap>
    OLED_Update();
 8001858:	f7ff fe24 	bl	80014a4 <OLED_Update>
    HAL_Delay(1000);
 800185c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001860:	f000 ff10 	bl	8002684 <HAL_Delay>

    // Screen 3:
    OLED_Clear();
 8001864:	f7ff fe08 	bl	8001478 <OLED_Clear>
    OLED_DrawBitmap(safety);
 8001868:	4807      	ldr	r0, [pc, #28]	@ (8001888 <OLED_ShowSplashScreen+0x54>)
 800186a:	f7ff ffcf 	bl	800180c <OLED_DrawBitmap>
    OLED_Update();
 800186e:	f7ff fe19 	bl	80014a4 <OLED_Update>
    HAL_Delay(1000);
 8001872:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001876:	f000 ff05 	bl	8002684 <HAL_Delay>
}
 800187a:	bf00      	nop
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	0800bb7c 	.word	0x0800bb7c
 8001884:	0800bf7c 	.word	0x0800bf7c
 8001888:	0800c37c 	.word	0x0800c37c

0800188c <OLED_ShowModeScreen>:
  * @param  s5_2: Switch 5_2 state
  * @param  joystick_data: Pointer to joystick data array [left_x, left_y, right_x, right_y, r8, r1]
  * @retval None
  */
void OLED_ShowModeScreen(uint8_t s5_1, uint8_t s5_2, const uint8_t* joystick_data, uint8_t sleep_mode, uint8_t safety_ok, uint8_t hold_progress)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b098      	sub	sp, #96	@ 0x60
 8001890:	af02      	add	r7, sp, #8
 8001892:	603a      	str	r2, [r7, #0]
 8001894:	461a      	mov	r2, r3
 8001896:	4603      	mov	r3, r0
 8001898:	71fb      	strb	r3, [r7, #7]
 800189a:	460b      	mov	r3, r1
 800189c:	71bb      	strb	r3, [r7, #6]
 800189e:	4613      	mov	r3, r2
 80018a0:	717b      	strb	r3, [r7, #5]
    OLED_Clear();
 80018a2:	f7ff fde9 	bl	8001478 <OLED_Clear>

    // Title
    OLED_SetCursor(10, 0);
 80018a6:	2100      	movs	r1, #0
 80018a8:	200a      	movs	r0, #10
 80018aa:	f7ff fe19 	bl	80014e0 <OLED_SetCursor>
    OLED_WriteString("DEMOLITION ROBOT", FONT_SIZE_NORMAL);
 80018ae:	2101      	movs	r1, #1
 80018b0:	48b0      	ldr	r0, [pc, #704]	@ (8001b74 <OLED_ShowModeScreen+0x2e8>)
 80018b2:	f7ff feb3 	bl	800161c <OLED_WriteString>

    // Draw separator line
    for (uint8_t i = 0; i < OLED_WIDTH; i++)
 80018b6:	2300      	movs	r3, #0
 80018b8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 80018bc:	e00b      	b.n	80018d6 <OLED_ShowModeScreen+0x4a>
    {
        OLED_DrawPixel(i, 10, true);
 80018be:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80018c2:	2201      	movs	r2, #1
 80018c4:	210a      	movs	r1, #10
 80018c6:	4618      	mov	r0, r3
 80018c8:	f7ff fec2 	bl	8001650 <OLED_DrawPixel>
    for (uint8_t i = 0; i < OLED_WIDTH; i++)
 80018cc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80018d0:	3301      	adds	r3, #1
 80018d2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 80018d6:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80018da:	2b00      	cmp	r3, #0
 80018dc:	daef      	bge.n	80018be <OLED_ShowModeScreen+0x32>
    }

    // ========================================================================
    // SLEEP MODE - Emergency Display (Highest Priority)
    // ========================================================================
    if (sleep_mode)
 80018de:	797b      	ldrb	r3, [r7, #5]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d07d      	beq.n	80019e0 <OLED_ShowModeScreen+0x154>
    {
        // Draw warning box
        OLED_DrawRect(5, 18, 118, 40);
 80018e4:	2328      	movs	r3, #40	@ 0x28
 80018e6:	2276      	movs	r2, #118	@ 0x76
 80018e8:	2112      	movs	r1, #18
 80018ea:	2005      	movs	r0, #5
 80018ec:	f7ff ff04 	bl	80016f8 <OLED_DrawRect>
        OLED_DrawRect(6, 19, 116, 38);  // Double border for emphasis
 80018f0:	2326      	movs	r3, #38	@ 0x26
 80018f2:	2274      	movs	r2, #116	@ 0x74
 80018f4:	2113      	movs	r1, #19
 80018f6:	2006      	movs	r0, #6
 80018f8:	f7ff fefe 	bl	80016f8 <OLED_DrawRect>

        // Display SLEEP MODE status
        OLED_SetCursor(18, 24);
 80018fc:	2118      	movs	r1, #24
 80018fe:	2012      	movs	r0, #18
 8001900:	f7ff fdee 	bl	80014e0 <OLED_SetCursor>
        OLED_WriteString("** SLEEP MODE **", FONT_SIZE_NORMAL);
 8001904:	2101      	movs	r1, #1
 8001906:	489c      	ldr	r0, [pc, #624]	@ (8001b78 <OLED_ShowModeScreen+0x2ec>)
 8001908:	f7ff fe88 	bl	800161c <OLED_WriteString>

        if (safety_ok)
 800190c:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8001910:	2b00      	cmp	r3, #0
 8001912:	d044      	beq.n	800199e <OLED_ShowModeScreen+0x112>
        {
            // Safety checks PASSED - show S2_1 hold progress
            if (hold_progress > 0)
 8001914:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8001918:	2b00      	cmp	r3, #0
 800191a:	d02f      	beq.n	800197c <OLED_ShowModeScreen+0xf0>
            {
                // S2_1 is being held - show progress
                char progress_text[20];
                uint8_t percent = (hold_progress * 100) / 10;  // 20 = S2_1_HOLD_REQUIRED (2 sec)
 800191c:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8001920:	461a      	mov	r2, r3
 8001922:	0092      	lsls	r2, r2, #2
 8001924:	4413      	add	r3, r2
 8001926:	005b      	lsls	r3, r3, #1
 8001928:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
                snprintf(progress_text, sizeof(progress_text), "Holding: %d%%", percent);
 800192c:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001930:	f107 000c 	add.w	r0, r7, #12
 8001934:	4a91      	ldr	r2, [pc, #580]	@ (8001b7c <OLED_ShowModeScreen+0x2f0>)
 8001936:	2114      	movs	r1, #20
 8001938:	f009 f9ba 	bl	800acb0 <sniprintf>

                OLED_SetCursor(28, 32);
 800193c:	2120      	movs	r1, #32
 800193e:	201c      	movs	r0, #28
 8001940:	f7ff fdce 	bl	80014e0 <OLED_SetCursor>
                OLED_WriteString(progress_text, FONT_SIZE_NORMAL);
 8001944:	f107 030c 	add.w	r3, r7, #12
 8001948:	2101      	movs	r1, #1
 800194a:	4618      	mov	r0, r3
 800194c:	f7ff fe66 	bl	800161c <OLED_WriteString>

                // Draw progress bar
                uint8_t bar_width = (hold_progress * 100) / 10;  // 0-100 pixels
 8001950:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8001954:	461a      	mov	r2, r3
 8001956:	0092      	lsls	r2, r2, #2
 8001958:	4413      	add	r3, r2
 800195a:	005b      	lsls	r3, r3, #1
 800195c:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
                OLED_DrawRect(14, 44, 100, 10);  // Progress bar outline
 8001960:	230a      	movs	r3, #10
 8001962:	2264      	movs	r2, #100	@ 0x64
 8001964:	212c      	movs	r1, #44	@ 0x2c
 8001966:	200e      	movs	r0, #14
 8001968:	f7ff fec6 	bl	80016f8 <OLED_DrawRect>
                OLED_FillRect(15, 45, bar_width, 8);  // Filled portion
 800196c:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8001970:	2308      	movs	r3, #8
 8001972:	212d      	movs	r1, #45	@ 0x2d
 8001974:	200f      	movs	r0, #15
 8001976:	f7ff ff15 	bl	80017a4 <OLED_FillRect>

            OLED_SetCursor(5, 56);
            OLED_WriteString("S1,S2_2,S4,S5 OFF", FONT_SIZE_SMALL);
        }

        return;  // Exit early - don't show normal mode info
 800197a:	e2bb      	b.n	8001ef4 <OLED_ShowModeScreen+0x668>
                OLED_SetCursor(8, 36);
 800197c:	2124      	movs	r1, #36	@ 0x24
 800197e:	2008      	movs	r0, #8
 8001980:	f7ff fdae 	bl	80014e0 <OLED_SetCursor>
                OLED_WriteString("Controls Centered", FONT_SIZE_NORMAL);
 8001984:	2101      	movs	r1, #1
 8001986:	487e      	ldr	r0, [pc, #504]	@ (8001b80 <OLED_ShowModeScreen+0x2f4>)
 8001988:	f7ff fe48 	bl	800161c <OLED_WriteString>
                OLED_SetCursor(15, 48);
 800198c:	2130      	movs	r1, #48	@ 0x30
 800198e:	200f      	movs	r0, #15
 8001990:	f7ff fda6 	bl	80014e0 <OLED_SetCursor>
                OLED_WriteString("Hold S2 UP", FONT_SIZE_NORMAL);
 8001994:	2101      	movs	r1, #1
 8001996:	487b      	ldr	r0, [pc, #492]	@ (8001b84 <OLED_ShowModeScreen+0x2f8>)
 8001998:	f7ff fe40 	bl	800161c <OLED_WriteString>
        return;  // Exit early - don't show normal mode info
 800199c:	e2aa      	b.n	8001ef4 <OLED_ShowModeScreen+0x668>
            OLED_SetCursor(5, 32);
 800199e:	2120      	movs	r1, #32
 80019a0:	2005      	movs	r0, #5
 80019a2:	f7ff fd9d 	bl	80014e0 <OLED_SetCursor>
            OLED_WriteString("Center Joysticks", FONT_SIZE_SMALL);
 80019a6:	2100      	movs	r1, #0
 80019a8:	4877      	ldr	r0, [pc, #476]	@ (8001b88 <OLED_ShowModeScreen+0x2fc>)
 80019aa:	f7ff fe37 	bl	800161c <OLED_WriteString>
            OLED_SetCursor(5, 40);
 80019ae:	2128      	movs	r1, #40	@ 0x28
 80019b0:	2005      	movs	r0, #5
 80019b2:	f7ff fd95 	bl	80014e0 <OLED_SetCursor>
            OLED_WriteString("Set R1 & R8 to 0", FONT_SIZE_SMALL);
 80019b6:	2100      	movs	r1, #0
 80019b8:	4874      	ldr	r0, [pc, #464]	@ (8001b8c <OLED_ShowModeScreen+0x300>)
 80019ba:	f7ff fe2f 	bl	800161c <OLED_WriteString>
            OLED_SetCursor(5, 48);
 80019be:	2130      	movs	r1, #48	@ 0x30
 80019c0:	2005      	movs	r0, #5
 80019c2:	f7ff fd8d 	bl	80014e0 <OLED_SetCursor>
            OLED_WriteString("Release S0 Button", FONT_SIZE_SMALL);
 80019c6:	2100      	movs	r1, #0
 80019c8:	4871      	ldr	r0, [pc, #452]	@ (8001b90 <OLED_ShowModeScreen+0x304>)
 80019ca:	f7ff fe27 	bl	800161c <OLED_WriteString>
            OLED_SetCursor(5, 56);
 80019ce:	2138      	movs	r1, #56	@ 0x38
 80019d0:	2005      	movs	r0, #5
 80019d2:	f7ff fd85 	bl	80014e0 <OLED_SetCursor>
            OLED_WriteString("S1,S2_2,S4,S5 OFF", FONT_SIZE_SMALL);
 80019d6:	2100      	movs	r1, #0
 80019d8:	486e      	ldr	r0, [pc, #440]	@ (8001b94 <OLED_ShowModeScreen+0x308>)
 80019da:	f7ff fe1f 	bl	800161c <OLED_WriteString>
 80019de:	e289      	b.n	8001ef4 <OLED_ShowModeScreen+0x668>
    }

    // Extract joystick values
    uint8_t left_x = joystick_data[0];
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
    uint8_t left_y = joystick_data[1];
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	3301      	adds	r3, #1
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
    uint8_t right_x = joystick_data[2];
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	3302      	adds	r3, #2
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
    uint8_t right_y = joystick_data[3];
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	3303      	adds	r3, #3
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

    // Determine mode
    const char *mode_name;
    char line_buffer[24];

    if (s5_1 == 0 && s5_2 == 0)
 8001a06:	79fb      	ldrb	r3, [r7, #7]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	f040 8125 	bne.w	8001c58 <OLED_ShowModeScreen+0x3cc>
 8001a0e:	79bb      	ldrb	r3, [r7, #6]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	f040 8121 	bne.w	8001c58 <OLED_ShowModeScreen+0x3cc>
    {
        // Mode UPPER - Excavator
        mode_name = "MODE: UPPER";
 8001a16:	4b60      	ldr	r3, [pc, #384]	@ (8001b98 <OLED_ShowModeScreen+0x30c>)
 8001a18:	64fb      	str	r3, [r7, #76]	@ 0x4c

        OLED_SetCursor(20, 8);
 8001a1a:	2108      	movs	r1, #8
 8001a1c:	2014      	movs	r0, #20
 8001a1e:	f7ff fd5f 	bl	80014e0 <OLED_SetCursor>
        OLED_WriteString((char*)mode_name, FONT_SIZE_SMALL);
 8001a22:	2100      	movs	r1, #0
 8001a24:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8001a26:	f7ff fdf9 	bl	800161c <OLED_WriteString>

        // Calculate UP/DOWN percentages for all cylinders
        // CYL1: Not used in UPPER mode - always 0%

        // CYL2: right_y < 127 = UP, right_y > 127 = DOWN
        uint8_t c2_up = (right_y < 127) ? ((127 - right_y) * 100) / 127 : 0;
 8001a2a:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8001a2e:	2b7e      	cmp	r3, #126	@ 0x7e
 8001a30:	d80f      	bhi.n	8001a52 <OLED_ShowModeScreen+0x1c6>
 8001a32:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8001a36:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8001a3a:	2264      	movs	r2, #100	@ 0x64
 8001a3c:	fb02 f303 	mul.w	r3, r2, r3
 8001a40:	4a56      	ldr	r2, [pc, #344]	@ (8001b9c <OLED_ShowModeScreen+0x310>)
 8001a42:	fb82 1203 	smull	r1, r2, r2, r3
 8001a46:	441a      	add	r2, r3
 8001a48:	1192      	asrs	r2, r2, #6
 8001a4a:	17db      	asrs	r3, r3, #31
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	b2db      	uxtb	r3, r3
 8001a50:	e000      	b.n	8001a54 <OLED_ShowModeScreen+0x1c8>
 8001a52:	2300      	movs	r3, #0
 8001a54:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
        uint8_t c2_dn = (right_y > 127) ? ((right_y - 127) * 100) / 128 : 0;
 8001a58:	f997 3053 	ldrsb.w	r3, [r7, #83]	@ 0x53
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	da0b      	bge.n	8001a78 <OLED_ShowModeScreen+0x1ec>
 8001a60:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8001a64:	3b7f      	subs	r3, #127	@ 0x7f
 8001a66:	2264      	movs	r2, #100	@ 0x64
 8001a68:	fb02 f303 	mul.w	r3, r2, r3
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	da00      	bge.n	8001a72 <OLED_ShowModeScreen+0x1e6>
 8001a70:	337f      	adds	r3, #127	@ 0x7f
 8001a72:	11db      	asrs	r3, r3, #7
 8001a74:	b2db      	uxtb	r3, r3
 8001a76:	e000      	b.n	8001a7a <OLED_ShowModeScreen+0x1ee>
 8001a78:	2300      	movs	r3, #0
 8001a7a:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

        // CYL3: left_y < 127 = DOWN, left_y > 127 = UP
        uint8_t c3_up = (left_y > 127) ? ((left_y - 127) * 100) / 128 : 0;
 8001a7e:	f997 3055 	ldrsb.w	r3, [r7, #85]	@ 0x55
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	da0b      	bge.n	8001a9e <OLED_ShowModeScreen+0x212>
 8001a86:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8001a8a:	3b7f      	subs	r3, #127	@ 0x7f
 8001a8c:	2264      	movs	r2, #100	@ 0x64
 8001a8e:	fb02 f303 	mul.w	r3, r2, r3
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	da00      	bge.n	8001a98 <OLED_ShowModeScreen+0x20c>
 8001a96:	337f      	adds	r3, #127	@ 0x7f
 8001a98:	11db      	asrs	r3, r3, #7
 8001a9a:	b2db      	uxtb	r3, r3
 8001a9c:	e000      	b.n	8001aa0 <OLED_ShowModeScreen+0x214>
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
        uint8_t c3_dn = (left_y < 127) ? ((127 - left_y) * 100) / 127 : 0;
 8001aa4:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8001aa8:	2b7e      	cmp	r3, #126	@ 0x7e
 8001aaa:	d80f      	bhi.n	8001acc <OLED_ShowModeScreen+0x240>
 8001aac:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8001ab0:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8001ab4:	2264      	movs	r2, #100	@ 0x64
 8001ab6:	fb02 f303 	mul.w	r3, r2, r3
 8001aba:	4a38      	ldr	r2, [pc, #224]	@ (8001b9c <OLED_ShowModeScreen+0x310>)
 8001abc:	fb82 1203 	smull	r1, r2, r2, r3
 8001ac0:	441a      	add	r2, r3
 8001ac2:	1192      	asrs	r2, r2, #6
 8001ac4:	17db      	asrs	r3, r3, #31
 8001ac6:	1ad3      	subs	r3, r2, r3
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	e000      	b.n	8001ace <OLED_ShowModeScreen+0x242>
 8001acc:	2300      	movs	r3, #0
 8001ace:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48

        // CYL4: right_x < 127 = DOWN, right_x > 127 = UP (reversed!)
        uint8_t c4_up = (right_x > 127) ? ((right_x - 127) * 100) / 128 : 0;
 8001ad2:	f997 3054 	ldrsb.w	r3, [r7, #84]	@ 0x54
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	da0b      	bge.n	8001af2 <OLED_ShowModeScreen+0x266>
 8001ada:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8001ade:	3b7f      	subs	r3, #127	@ 0x7f
 8001ae0:	2264      	movs	r2, #100	@ 0x64
 8001ae2:	fb02 f303 	mul.w	r3, r2, r3
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	da00      	bge.n	8001aec <OLED_ShowModeScreen+0x260>
 8001aea:	337f      	adds	r3, #127	@ 0x7f
 8001aec:	11db      	asrs	r3, r3, #7
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	e000      	b.n	8001af4 <OLED_ShowModeScreen+0x268>
 8001af2:	2300      	movs	r3, #0
 8001af4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        uint8_t c4_dn = (right_x < 127) ? ((127 - right_x) * 100) / 127 : 0;
 8001af8:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8001afc:	2b7e      	cmp	r3, #126	@ 0x7e
 8001afe:	d80f      	bhi.n	8001b20 <OLED_ShowModeScreen+0x294>
 8001b00:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8001b04:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8001b08:	2264      	movs	r2, #100	@ 0x64
 8001b0a:	fb02 f303 	mul.w	r3, r2, r3
 8001b0e:	4a23      	ldr	r2, [pc, #140]	@ (8001b9c <OLED_ShowModeScreen+0x310>)
 8001b10:	fb82 1203 	smull	r1, r2, r2, r3
 8001b14:	441a      	add	r2, r3
 8001b16:	1192      	asrs	r2, r2, #6
 8001b18:	17db      	asrs	r3, r3, #31
 8001b1a:	1ad3      	subs	r3, r2, r3
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	e000      	b.n	8001b22 <OLED_ShowModeScreen+0x296>
 8001b20:	2300      	movs	r3, #0
 8001b22:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46

        // SLEW: left_x < 127 = CCW, left_x > 127 = CW
        uint8_t slew_ccw = (left_x < 127) ? ((127 - left_x) * 100) / 127 : 0;
 8001b26:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8001b2a:	2b7e      	cmp	r3, #126	@ 0x7e
 8001b2c:	d80f      	bhi.n	8001b4e <OLED_ShowModeScreen+0x2c2>
 8001b2e:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8001b32:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8001b36:	2264      	movs	r2, #100	@ 0x64
 8001b38:	fb02 f303 	mul.w	r3, r2, r3
 8001b3c:	4a17      	ldr	r2, [pc, #92]	@ (8001b9c <OLED_ShowModeScreen+0x310>)
 8001b3e:	fb82 1203 	smull	r1, r2, r2, r3
 8001b42:	441a      	add	r2, r3
 8001b44:	1192      	asrs	r2, r2, #6
 8001b46:	17db      	asrs	r3, r3, #31
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	e000      	b.n	8001b50 <OLED_ShowModeScreen+0x2c4>
 8001b4e:	2300      	movs	r3, #0
 8001b50:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
        uint8_t slew_cw = (left_x > 127) ? ((left_x - 127) * 100) / 128 : 0;
 8001b54:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	da21      	bge.n	8001ba0 <OLED_ShowModeScreen+0x314>
 8001b5c:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8001b60:	3b7f      	subs	r3, #127	@ 0x7f
 8001b62:	2264      	movs	r2, #100	@ 0x64
 8001b64:	fb02 f303 	mul.w	r3, r2, r3
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	da00      	bge.n	8001b6e <OLED_ShowModeScreen+0x2e2>
 8001b6c:	337f      	adds	r3, #127	@ 0x7f
 8001b6e:	11db      	asrs	r3, r3, #7
 8001b70:	b2db      	uxtb	r3, r3
 8001b72:	e016      	b.n	8001ba2 <OLED_ShowModeScreen+0x316>
 8001b74:	0800b754 	.word	0x0800b754
 8001b78:	0800b768 	.word	0x0800b768
 8001b7c:	0800b77c 	.word	0x0800b77c
 8001b80:	0800b78c 	.word	0x0800b78c
 8001b84:	0800b7a0 	.word	0x0800b7a0
 8001b88:	0800b7ac 	.word	0x0800b7ac
 8001b8c:	0800b7c0 	.word	0x0800b7c0
 8001b90:	0800b7d4 	.word	0x0800b7d4
 8001b94:	0800b7e8 	.word	0x0800b7e8
 8001b98:	0800b7fc 	.word	0x0800b7fc
 8001b9c:	81020409 	.word	0x81020409
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44

        // Display format: "CYL X UP=XX% DOWN=XX%"
        OLED_SetCursor(0, 16);
 8001ba6:	2110      	movs	r1, #16
 8001ba8:	2000      	movs	r0, #0
 8001baa:	f7ff fc99 	bl	80014e0 <OLED_SetCursor>
        snprintf(line_buffer, sizeof(line_buffer), "CYL2 UP=%d%% DOWN=%d%%", c2_up, c2_dn);
 8001bae:	f897 204b 	ldrb.w	r2, [r7, #75]	@ 0x4b
 8001bb2:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8001bb6:	f107 0020 	add.w	r0, r7, #32
 8001bba:	9300      	str	r3, [sp, #0]
 8001bbc:	4613      	mov	r3, r2
 8001bbe:	4acf      	ldr	r2, [pc, #828]	@ (8001efc <OLED_ShowModeScreen+0x670>)
 8001bc0:	2118      	movs	r1, #24
 8001bc2:	f009 f875 	bl	800acb0 <sniprintf>
        OLED_WriteString(line_buffer, FONT_SIZE_SMALL);
 8001bc6:	f107 0320 	add.w	r3, r7, #32
 8001bca:	2100      	movs	r1, #0
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f7ff fd25 	bl	800161c <OLED_WriteString>

        OLED_SetCursor(0, 24);
 8001bd2:	2118      	movs	r1, #24
 8001bd4:	2000      	movs	r0, #0
 8001bd6:	f7ff fc83 	bl	80014e0 <OLED_SetCursor>
        snprintf(line_buffer, sizeof(line_buffer), "CYL3 UP=%d%% DOWN=%d%%", c3_up, c3_dn);
 8001bda:	f897 2049 	ldrb.w	r2, [r7, #73]	@ 0x49
 8001bde:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8001be2:	f107 0020 	add.w	r0, r7, #32
 8001be6:	9300      	str	r3, [sp, #0]
 8001be8:	4613      	mov	r3, r2
 8001bea:	4ac5      	ldr	r2, [pc, #788]	@ (8001f00 <OLED_ShowModeScreen+0x674>)
 8001bec:	2118      	movs	r1, #24
 8001bee:	f009 f85f 	bl	800acb0 <sniprintf>
        OLED_WriteString(line_buffer, FONT_SIZE_SMALL);
 8001bf2:	f107 0320 	add.w	r3, r7, #32
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f7ff fd0f 	bl	800161c <OLED_WriteString>

        OLED_SetCursor(0, 32);
 8001bfe:	2120      	movs	r1, #32
 8001c00:	2000      	movs	r0, #0
 8001c02:	f7ff fc6d 	bl	80014e0 <OLED_SetCursor>
        snprintf(line_buffer, sizeof(line_buffer), "CYL4 UP=%d%% DOWN=%d%%", c4_up, c4_dn);
 8001c06:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8001c0a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8001c0e:	f107 0020 	add.w	r0, r7, #32
 8001c12:	9300      	str	r3, [sp, #0]
 8001c14:	4613      	mov	r3, r2
 8001c16:	4abb      	ldr	r2, [pc, #748]	@ (8001f04 <OLED_ShowModeScreen+0x678>)
 8001c18:	2118      	movs	r1, #24
 8001c1a:	f009 f849 	bl	800acb0 <sniprintf>
        OLED_WriteString(line_buffer, FONT_SIZE_SMALL);
 8001c1e:	f107 0320 	add.w	r3, r7, #32
 8001c22:	2100      	movs	r1, #0
 8001c24:	4618      	mov	r0, r3
 8001c26:	f7ff fcf9 	bl	800161c <OLED_WriteString>

        OLED_SetCursor(0, 40);
 8001c2a:	2128      	movs	r1, #40	@ 0x28
 8001c2c:	2000      	movs	r0, #0
 8001c2e:	f7ff fc57 	bl	80014e0 <OLED_SetCursor>
        snprintf(line_buffer, sizeof(line_buffer), "SLEW CCW=%d%% CW=%d%%", slew_ccw, slew_cw);
 8001c32:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8001c36:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001c3a:	f107 0020 	add.w	r0, r7, #32
 8001c3e:	9300      	str	r3, [sp, #0]
 8001c40:	4613      	mov	r3, r2
 8001c42:	4ab1      	ldr	r2, [pc, #708]	@ (8001f08 <OLED_ShowModeScreen+0x67c>)
 8001c44:	2118      	movs	r1, #24
 8001c46:	f009 f833 	bl	800acb0 <sniprintf>
        OLED_WriteString(line_buffer, FONT_SIZE_SMALL);
 8001c4a:	f107 0320 	add.w	r3, r7, #32
 8001c4e:	2100      	movs	r1, #0
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff fce3 	bl	800161c <OLED_WriteString>
    {
 8001c56:	e14d      	b.n	8001ef4 <OLED_ShowModeScreen+0x668>
    }
    else if (s5_1 == 1 && s5_2 == 0)
 8001c58:	79fb      	ldrb	r3, [r7, #7]
 8001c5a:	2b01      	cmp	r3, #1
 8001c5c:	d11d      	bne.n	8001c9a <OLED_ShowModeScreen+0x40e>
 8001c5e:	79bb      	ldrb	r3, [r7, #6]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d11a      	bne.n	8001c9a <OLED_ShowModeScreen+0x40e>
    {
        // Mode DUAL - Reserved
        mode_name = "MODE: DUAL";
 8001c64:	4ba9      	ldr	r3, [pc, #676]	@ (8001f0c <OLED_ShowModeScreen+0x680>)
 8001c66:	64fb      	str	r3, [r7, #76]	@ 0x4c

        OLED_SetCursor(25, 14);
 8001c68:	210e      	movs	r1, #14
 8001c6a:	2019      	movs	r0, #25
 8001c6c:	f7ff fc38 	bl	80014e0 <OLED_SetCursor>
        OLED_WriteString((char*)mode_name, FONT_SIZE_NORMAL);
 8001c70:	2101      	movs	r1, #1
 8001c72:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8001c74:	f7ff fcd2 	bl	800161c <OLED_WriteString>

        OLED_SetCursor(20, 32);
 8001c78:	2120      	movs	r1, #32
 8001c7a:	2014      	movs	r0, #20
 8001c7c:	f7ff fc30 	bl	80014e0 <OLED_SetCursor>
        OLED_WriteString("Reserved for", FONT_SIZE_NORMAL);
 8001c80:	2101      	movs	r1, #1
 8001c82:	48a3      	ldr	r0, [pc, #652]	@ (8001f10 <OLED_ShowModeScreen+0x684>)
 8001c84:	f7ff fcca 	bl	800161c <OLED_WriteString>
        OLED_SetCursor(25, 44);
 8001c88:	212c      	movs	r1, #44	@ 0x2c
 8001c8a:	2019      	movs	r0, #25
 8001c8c:	f7ff fc28 	bl	80014e0 <OLED_SetCursor>
        OLED_WriteString("Future Use", FONT_SIZE_NORMAL);
 8001c90:	2101      	movs	r1, #1
 8001c92:	48a0      	ldr	r0, [pc, #640]	@ (8001f14 <OLED_ShowModeScreen+0x688>)
 8001c94:	f7ff fcc2 	bl	800161c <OLED_WriteString>
 8001c98:	e12c      	b.n	8001ef4 <OLED_ShowModeScreen+0x668>
    }
    else if (s5_1 == 0 && s5_2 == 1)
 8001c9a:	79fb      	ldrb	r3, [r7, #7]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	f040 810f 	bne.w	8001ec0 <OLED_ShowModeScreen+0x634>
 8001ca2:	79bb      	ldrb	r3, [r7, #6]
 8001ca4:	2b01      	cmp	r3, #1
 8001ca6:	f040 810b 	bne.w	8001ec0 <OLED_ShowModeScreen+0x634>
    {
        // Mode LOWER - Mobility
        mode_name = "MODE: LOWER";
 8001caa:	4b9b      	ldr	r3, [pc, #620]	@ (8001f18 <OLED_ShowModeScreen+0x68c>)
 8001cac:	64fb      	str	r3, [r7, #76]	@ 0x4c

        OLED_SetCursor(20, 8);
 8001cae:	2108      	movs	r1, #8
 8001cb0:	2014      	movs	r0, #20
 8001cb2:	f7ff fc15 	bl	80014e0 <OLED_SetCursor>
        OLED_WriteString((char*)mode_name, FONT_SIZE_SMALL);
 8001cb6:	2100      	movs	r1, #0
 8001cb8:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8001cba:	f7ff fcaf 	bl	800161c <OLED_WriteString>

        // Calculate Forward/Backward and Up/Down percentages
        // TRACK LEFT: left_y < 127 = Backward, left_y > 127 = Forward
        uint8_t tl_fwd = (left_y > 127) ? ((left_y - 127) * 100) / 128 : 0;
 8001cbe:	f997 3055 	ldrsb.w	r3, [r7, #85]	@ 0x55
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	da0b      	bge.n	8001cde <OLED_ShowModeScreen+0x452>
 8001cc6:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8001cca:	3b7f      	subs	r3, #127	@ 0x7f
 8001ccc:	2264      	movs	r2, #100	@ 0x64
 8001cce:	fb02 f303 	mul.w	r3, r2, r3
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	da00      	bge.n	8001cd8 <OLED_ShowModeScreen+0x44c>
 8001cd6:	337f      	adds	r3, #127	@ 0x7f
 8001cd8:	11db      	asrs	r3, r3, #7
 8001cda:	b2db      	uxtb	r3, r3
 8001cdc:	e000      	b.n	8001ce0 <OLED_ShowModeScreen+0x454>
 8001cde:	2300      	movs	r3, #0
 8001ce0:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
        uint8_t tl_bwd = (left_y < 127) ? ((127 - left_y) * 100) / 127 : 0;
 8001ce4:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8001ce8:	2b7e      	cmp	r3, #126	@ 0x7e
 8001cea:	d80f      	bhi.n	8001d0c <OLED_ShowModeScreen+0x480>
 8001cec:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8001cf0:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8001cf4:	2264      	movs	r2, #100	@ 0x64
 8001cf6:	fb02 f303 	mul.w	r3, r2, r3
 8001cfa:	4a88      	ldr	r2, [pc, #544]	@ (8001f1c <OLED_ShowModeScreen+0x690>)
 8001cfc:	fb82 1203 	smull	r1, r2, r2, r3
 8001d00:	441a      	add	r2, r3
 8001d02:	1192      	asrs	r2, r2, #6
 8001d04:	17db      	asrs	r3, r3, #31
 8001d06:	1ad3      	subs	r3, r2, r3
 8001d08:	b2db      	uxtb	r3, r3
 8001d0a:	e000      	b.n	8001d0e <OLED_ShowModeScreen+0x482>
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42

        // TRACK RIGHT: right_y < 127 = Backward, right_y > 127 = Forward
        uint8_t tr_fwd = (right_y > 127) ? ((right_y - 127) * 100) / 128 : 0;
 8001d12:	f997 3053 	ldrsb.w	r3, [r7, #83]	@ 0x53
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	da0b      	bge.n	8001d32 <OLED_ShowModeScreen+0x4a6>
 8001d1a:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8001d1e:	3b7f      	subs	r3, #127	@ 0x7f
 8001d20:	2264      	movs	r2, #100	@ 0x64
 8001d22:	fb02 f303 	mul.w	r3, r2, r3
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	da00      	bge.n	8001d2c <OLED_ShowModeScreen+0x4a0>
 8001d2a:	337f      	adds	r3, #127	@ 0x7f
 8001d2c:	11db      	asrs	r3, r3, #7
 8001d2e:	b2db      	uxtb	r3, r3
 8001d30:	e000      	b.n	8001d34 <OLED_ShowModeScreen+0x4a8>
 8001d32:	2300      	movs	r3, #0
 8001d34:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
        uint8_t tr_bwd = (right_y < 127) ? ((127 - right_y) * 100) / 127 : 0;
 8001d38:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8001d3c:	2b7e      	cmp	r3, #126	@ 0x7e
 8001d3e:	d80f      	bhi.n	8001d60 <OLED_ShowModeScreen+0x4d4>
 8001d40:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8001d44:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8001d48:	2264      	movs	r2, #100	@ 0x64
 8001d4a:	fb02 f303 	mul.w	r3, r2, r3
 8001d4e:	4a73      	ldr	r2, [pc, #460]	@ (8001f1c <OLED_ShowModeScreen+0x690>)
 8001d50:	fb82 1203 	smull	r1, r2, r2, r3
 8001d54:	441a      	add	r2, r3
 8001d56:	1192      	asrs	r2, r2, #6
 8001d58:	17db      	asrs	r3, r3, #31
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	b2db      	uxtb	r3, r3
 8001d5e:	e000      	b.n	8001d62 <OLED_ShowModeScreen+0x4d6>
 8001d60:	2300      	movs	r3, #0
 8001d62:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40

        // OUT LEFT: left_x < 127 = Down, left_x > 127 = Up
        uint8_t ol_up = (left_x > 127) ? ((left_x - 127) * 100) / 128 : 0;
 8001d66:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	da0b      	bge.n	8001d86 <OLED_ShowModeScreen+0x4fa>
 8001d6e:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8001d72:	3b7f      	subs	r3, #127	@ 0x7f
 8001d74:	2264      	movs	r2, #100	@ 0x64
 8001d76:	fb02 f303 	mul.w	r3, r2, r3
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	da00      	bge.n	8001d80 <OLED_ShowModeScreen+0x4f4>
 8001d7e:	337f      	adds	r3, #127	@ 0x7f
 8001d80:	11db      	asrs	r3, r3, #7
 8001d82:	b2db      	uxtb	r3, r3
 8001d84:	e000      	b.n	8001d88 <OLED_ShowModeScreen+0x4fc>
 8001d86:	2300      	movs	r3, #0
 8001d88:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        uint8_t ol_dn = (left_x < 127) ? ((127 - left_x) * 100) / 127 : 0;
 8001d8c:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8001d90:	2b7e      	cmp	r3, #126	@ 0x7e
 8001d92:	d80f      	bhi.n	8001db4 <OLED_ShowModeScreen+0x528>
 8001d94:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8001d98:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8001d9c:	2264      	movs	r2, #100	@ 0x64
 8001d9e:	fb02 f303 	mul.w	r3, r2, r3
 8001da2:	4a5e      	ldr	r2, [pc, #376]	@ (8001f1c <OLED_ShowModeScreen+0x690>)
 8001da4:	fb82 1203 	smull	r1, r2, r2, r3
 8001da8:	441a      	add	r2, r3
 8001daa:	1192      	asrs	r2, r2, #6
 8001dac:	17db      	asrs	r3, r3, #31
 8001dae:	1ad3      	subs	r3, r2, r3
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	e000      	b.n	8001db6 <OLED_ShowModeScreen+0x52a>
 8001db4:	2300      	movs	r3, #0
 8001db6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

        // OUT RIGHT: right_x < 127 = Down, right_x > 127 = Up
        uint8_t or_up = (right_x > 127) ? ((right_x - 127) * 100) / 128 : 0;
 8001dba:	f997 3054 	ldrsb.w	r3, [r7, #84]	@ 0x54
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	da0b      	bge.n	8001dda <OLED_ShowModeScreen+0x54e>
 8001dc2:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8001dc6:	3b7f      	subs	r3, #127	@ 0x7f
 8001dc8:	2264      	movs	r2, #100	@ 0x64
 8001dca:	fb02 f303 	mul.w	r3, r2, r3
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	da00      	bge.n	8001dd4 <OLED_ShowModeScreen+0x548>
 8001dd2:	337f      	adds	r3, #127	@ 0x7f
 8001dd4:	11db      	asrs	r3, r3, #7
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	e000      	b.n	8001ddc <OLED_ShowModeScreen+0x550>
 8001dda:	2300      	movs	r3, #0
 8001ddc:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
        uint8_t or_dn = (right_x < 127) ? ((127 - right_x) * 100) / 127 : 0;
 8001de0:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8001de4:	2b7e      	cmp	r3, #126	@ 0x7e
 8001de6:	d80f      	bhi.n	8001e08 <OLED_ShowModeScreen+0x57c>
 8001de8:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8001dec:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8001df0:	2264      	movs	r2, #100	@ 0x64
 8001df2:	fb02 f303 	mul.w	r3, r2, r3
 8001df6:	4a49      	ldr	r2, [pc, #292]	@ (8001f1c <OLED_ShowModeScreen+0x690>)
 8001df8:	fb82 1203 	smull	r1, r2, r2, r3
 8001dfc:	441a      	add	r2, r3
 8001dfe:	1192      	asrs	r2, r2, #6
 8001e00:	17db      	asrs	r3, r3, #31
 8001e02:	1ad3      	subs	r3, r2, r3
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	e000      	b.n	8001e0a <OLED_ShowModeScreen+0x57e>
 8001e08:	2300      	movs	r3, #0
 8001e0a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c

        // Display format
        OLED_SetCursor(0, 16);
 8001e0e:	2110      	movs	r1, #16
 8001e10:	2000      	movs	r0, #0
 8001e12:	f7ff fb65 	bl	80014e0 <OLED_SetCursor>
        snprintf(line_buffer, sizeof(line_buffer), "TRK L F=%d%% B=%d%%", tl_fwd, tl_bwd);
 8001e16:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8001e1a:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8001e1e:	f107 0020 	add.w	r0, r7, #32
 8001e22:	9300      	str	r3, [sp, #0]
 8001e24:	4613      	mov	r3, r2
 8001e26:	4a3e      	ldr	r2, [pc, #248]	@ (8001f20 <OLED_ShowModeScreen+0x694>)
 8001e28:	2118      	movs	r1, #24
 8001e2a:	f008 ff41 	bl	800acb0 <sniprintf>
        OLED_WriteString(line_buffer, FONT_SIZE_SMALL);
 8001e2e:	f107 0320 	add.w	r3, r7, #32
 8001e32:	2100      	movs	r1, #0
 8001e34:	4618      	mov	r0, r3
 8001e36:	f7ff fbf1 	bl	800161c <OLED_WriteString>

        OLED_SetCursor(0, 24);
 8001e3a:	2118      	movs	r1, #24
 8001e3c:	2000      	movs	r0, #0
 8001e3e:	f7ff fb4f 	bl	80014e0 <OLED_SetCursor>
        snprintf(line_buffer, sizeof(line_buffer), "TRK R F=%d%% B=%d%%", tr_fwd, tr_bwd);
 8001e42:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 8001e46:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8001e4a:	f107 0020 	add.w	r0, r7, #32
 8001e4e:	9300      	str	r3, [sp, #0]
 8001e50:	4613      	mov	r3, r2
 8001e52:	4a34      	ldr	r2, [pc, #208]	@ (8001f24 <OLED_ShowModeScreen+0x698>)
 8001e54:	2118      	movs	r1, #24
 8001e56:	f008 ff2b 	bl	800acb0 <sniprintf>
        OLED_WriteString(line_buffer, FONT_SIZE_SMALL);
 8001e5a:	f107 0320 	add.w	r3, r7, #32
 8001e5e:	2100      	movs	r1, #0
 8001e60:	4618      	mov	r0, r3
 8001e62:	f7ff fbdb 	bl	800161c <OLED_WriteString>

        OLED_SetCursor(0, 32);
 8001e66:	2120      	movs	r1, #32
 8001e68:	2000      	movs	r0, #0
 8001e6a:	f7ff fb39 	bl	80014e0 <OLED_SetCursor>
        snprintf(line_buffer, sizeof(line_buffer), "OUT L UP=%d%% DOWN=%d%%", ol_up, ol_dn);
 8001e6e:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8001e72:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001e76:	f107 0020 	add.w	r0, r7, #32
 8001e7a:	9300      	str	r3, [sp, #0]
 8001e7c:	4613      	mov	r3, r2
 8001e7e:	4a2a      	ldr	r2, [pc, #168]	@ (8001f28 <OLED_ShowModeScreen+0x69c>)
 8001e80:	2118      	movs	r1, #24
 8001e82:	f008 ff15 	bl	800acb0 <sniprintf>
        OLED_WriteString(line_buffer, FONT_SIZE_SMALL);
 8001e86:	f107 0320 	add.w	r3, r7, #32
 8001e8a:	2100      	movs	r1, #0
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7ff fbc5 	bl	800161c <OLED_WriteString>

        OLED_SetCursor(0, 40);
 8001e92:	2128      	movs	r1, #40	@ 0x28
 8001e94:	2000      	movs	r0, #0
 8001e96:	f7ff fb23 	bl	80014e0 <OLED_SetCursor>
        snprintf(line_buffer, sizeof(line_buffer), "OUT R UP=%d%% DOWN=%d%%", or_up, or_dn);
 8001e9a:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8001e9e:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001ea2:	f107 0020 	add.w	r0, r7, #32
 8001ea6:	9300      	str	r3, [sp, #0]
 8001ea8:	4613      	mov	r3, r2
 8001eaa:	4a20      	ldr	r2, [pc, #128]	@ (8001f2c <OLED_ShowModeScreen+0x6a0>)
 8001eac:	2118      	movs	r1, #24
 8001eae:	f008 feff 	bl	800acb0 <sniprintf>
        OLED_WriteString(line_buffer, FONT_SIZE_SMALL);
 8001eb2:	f107 0320 	add.w	r3, r7, #32
 8001eb6:	2100      	movs	r1, #0
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7ff fbaf 	bl	800161c <OLED_WriteString>
    {
 8001ebe:	e019      	b.n	8001ef4 <OLED_ShowModeScreen+0x668>
    }
    else
    {
        // Invalid mode
        mode_name = "MODE: INVALID";
 8001ec0:	4b1b      	ldr	r3, [pc, #108]	@ (8001f30 <OLED_ShowModeScreen+0x6a4>)
 8001ec2:	64fb      	str	r3, [r7, #76]	@ 0x4c

        OLED_SetCursor(15, 14);
 8001ec4:	210e      	movs	r1, #14
 8001ec6:	200f      	movs	r0, #15
 8001ec8:	f7ff fb0a 	bl	80014e0 <OLED_SetCursor>
        OLED_WriteString((char*)mode_name, FONT_SIZE_NORMAL);
 8001ecc:	2101      	movs	r1, #1
 8001ece:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8001ed0:	f7ff fba4 	bl	800161c <OLED_WriteString>

        OLED_SetCursor(15, 32);
 8001ed4:	2120      	movs	r1, #32
 8001ed6:	200f      	movs	r0, #15
 8001ed8:	f7ff fb02 	bl	80014e0 <OLED_SetCursor>
        OLED_WriteString("Check Switch", FONT_SIZE_NORMAL);
 8001edc:	2101      	movs	r1, #1
 8001ede:	4815      	ldr	r0, [pc, #84]	@ (8001f34 <OLED_ShowModeScreen+0x6a8>)
 8001ee0:	f7ff fb9c 	bl	800161c <OLED_WriteString>
        OLED_SetCursor(10, 44);
 8001ee4:	212c      	movs	r1, #44	@ 0x2c
 8001ee6:	200a      	movs	r0, #10
 8001ee8:	f7ff fafa 	bl	80014e0 <OLED_SetCursor>
        OLED_WriteString("Configuration", FONT_SIZE_NORMAL);
 8001eec:	2101      	movs	r1, #1
 8001eee:	4812      	ldr	r0, [pc, #72]	@ (8001f38 <OLED_ShowModeScreen+0x6ac>)
 8001ef0:	f7ff fb94 	bl	800161c <OLED_WriteString>
    }
}
 8001ef4:	3758      	adds	r7, #88	@ 0x58
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	0800b808 	.word	0x0800b808
 8001f00:	0800b820 	.word	0x0800b820
 8001f04:	0800b838 	.word	0x0800b838
 8001f08:	0800b850 	.word	0x0800b850
 8001f0c:	0800b868 	.word	0x0800b868
 8001f10:	0800b874 	.word	0x0800b874
 8001f14:	0800b884 	.word	0x0800b884
 8001f18:	0800b890 	.word	0x0800b890
 8001f1c:	81020409 	.word	0x81020409
 8001f20:	0800b89c 	.word	0x0800b89c
 8001f24:	0800b8b0 	.word	0x0800b8b0
 8001f28:	0800b8c4 	.word	0x0800b8c4
 8001f2c:	0800b8dc 	.word	0x0800b8dc
 8001f30:	0800b8f4 	.word	0x0800b8f4
 8001f34:	0800b904 	.word	0x0800b904
 8001f38:	0800b914 	.word	0x0800b914

08001f3c <OLED_WriteCommand>:
  * @brief  Write command to OLED
  * @param  cmd: Command byte
  * @retval None
  */
static void OLED_WriteCommand(uint8_t cmd)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b086      	sub	sp, #24
 8001f40:	af02      	add	r7, sp, #8
 8001f42:	4603      	mov	r3, r0
 8001f44:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2] = {OLED_CMD, cmd};
 8001f46:	2300      	movs	r3, #0
 8001f48:	733b      	strb	r3, [r7, #12]
 8001f4a:	79fb      	ldrb	r3, [r7, #7]
 8001f4c:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(oled_i2c, OLED_I2C_ADDR, data, 2, OLED_TIMEOUT);
 8001f4e:	4b07      	ldr	r3, [pc, #28]	@ (8001f6c <OLED_WriteCommand+0x30>)
 8001f50:	6818      	ldr	r0, [r3, #0]
 8001f52:	f107 020c 	add.w	r2, r7, #12
 8001f56:	2364      	movs	r3, #100	@ 0x64
 8001f58:	9300      	str	r3, [sp, #0]
 8001f5a:	2302      	movs	r3, #2
 8001f5c:	2178      	movs	r1, #120	@ 0x78
 8001f5e:	f001 fc35 	bl	80037cc <HAL_I2C_Master_Transmit>
}
 8001f62:	bf00      	nop
 8001f64:	3710      	adds	r7, #16
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	2000021c 	.word	0x2000021c

08001f70 <OLED_WriteData>:
  * @param  data: Data buffer
  * @param  len: Data length
  * @retval None
  */
static void OLED_WriteData(uint8_t *data, uint16_t len)
{
 8001f70:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001f74:	b087      	sub	sp, #28
 8001f76:	af02      	add	r7, sp, #8
 8001f78:	6078      	str	r0, [r7, #4]
 8001f7a:	460b      	mov	r3, r1
 8001f7c:	807b      	strh	r3, [r7, #2]
 8001f7e:	466b      	mov	r3, sp
 8001f80:	461e      	mov	r6, r3
    uint8_t buffer[len + 1];
 8001f82:	887b      	ldrh	r3, [r7, #2]
 8001f84:	1c59      	adds	r1, r3, #1
 8001f86:	1e4b      	subs	r3, r1, #1
 8001f88:	60fb      	str	r3, [r7, #12]
 8001f8a:	460a      	mov	r2, r1
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	4690      	mov	r8, r2
 8001f90:	4699      	mov	r9, r3
 8001f92:	f04f 0200 	mov.w	r2, #0
 8001f96:	f04f 0300 	mov.w	r3, #0
 8001f9a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001f9e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001fa2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001fa6:	460a      	mov	r2, r1
 8001fa8:	2300      	movs	r3, #0
 8001faa:	4614      	mov	r4, r2
 8001fac:	461d      	mov	r5, r3
 8001fae:	f04f 0200 	mov.w	r2, #0
 8001fb2:	f04f 0300 	mov.w	r3, #0
 8001fb6:	00eb      	lsls	r3, r5, #3
 8001fb8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001fbc:	00e2      	lsls	r2, r4, #3
 8001fbe:	460b      	mov	r3, r1
 8001fc0:	3307      	adds	r3, #7
 8001fc2:	08db      	lsrs	r3, r3, #3
 8001fc4:	00db      	lsls	r3, r3, #3
 8001fc6:	ebad 0d03 	sub.w	sp, sp, r3
 8001fca:	ab02      	add	r3, sp, #8
 8001fcc:	3300      	adds	r3, #0
 8001fce:	60bb      	str	r3, [r7, #8]
    buffer[0] = OLED_DATA;
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	2240      	movs	r2, #64	@ 0x40
 8001fd4:	701a      	strb	r2, [r3, #0]
    memcpy(&buffer[1], data, len);
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	3301      	adds	r3, #1
 8001fda:	887a      	ldrh	r2, [r7, #2]
 8001fdc:	6879      	ldr	r1, [r7, #4]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f008 fec8 	bl	800ad74 <memcpy>
    HAL_I2C_Master_Transmit(oled_i2c, OLED_I2C_ADDR, buffer, len + 1, OLED_TIMEOUT);
 8001fe4:	4b08      	ldr	r3, [pc, #32]	@ (8002008 <OLED_WriteData+0x98>)
 8001fe6:	6818      	ldr	r0, [r3, #0]
 8001fe8:	887b      	ldrh	r3, [r7, #2]
 8001fea:	3301      	adds	r3, #1
 8001fec:	b29b      	uxth	r3, r3
 8001fee:	2264      	movs	r2, #100	@ 0x64
 8001ff0:	9200      	str	r2, [sp, #0]
 8001ff2:	68ba      	ldr	r2, [r7, #8]
 8001ff4:	2178      	movs	r1, #120	@ 0x78
 8001ff6:	f001 fbe9 	bl	80037cc <HAL_I2C_Master_Transmit>
 8001ffa:	46b5      	mov	sp, r6
}
 8001ffc:	bf00      	nop
 8001ffe:	3714      	adds	r7, #20
 8002000:	46bd      	mov	sp, r7
 8002002:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002006:	bf00      	nop
 8002008:	2000021c 	.word	0x2000021c

0800200c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002012:	2300      	movs	r3, #0
 8002014:	607b      	str	r3, [r7, #4]
 8002016:	4b10      	ldr	r3, [pc, #64]	@ (8002058 <HAL_MspInit+0x4c>)
 8002018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800201a:	4a0f      	ldr	r2, [pc, #60]	@ (8002058 <HAL_MspInit+0x4c>)
 800201c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002020:	6453      	str	r3, [r2, #68]	@ 0x44
 8002022:	4b0d      	ldr	r3, [pc, #52]	@ (8002058 <HAL_MspInit+0x4c>)
 8002024:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002026:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800202a:	607b      	str	r3, [r7, #4]
 800202c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800202e:	2300      	movs	r3, #0
 8002030:	603b      	str	r3, [r7, #0]
 8002032:	4b09      	ldr	r3, [pc, #36]	@ (8002058 <HAL_MspInit+0x4c>)
 8002034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002036:	4a08      	ldr	r2, [pc, #32]	@ (8002058 <HAL_MspInit+0x4c>)
 8002038:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800203c:	6413      	str	r3, [r2, #64]	@ 0x40
 800203e:	4b06      	ldr	r3, [pc, #24]	@ (8002058 <HAL_MspInit+0x4c>)
 8002040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002042:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002046:	603b      	str	r3, [r7, #0]
 8002048:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800204a:	bf00      	nop
 800204c:	370c      	adds	r7, #12
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	40023800 	.word	0x40023800

0800205c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800205c:	b480      	push	{r7}
 800205e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002060:	bf00      	nop
 8002062:	e7fd      	b.n	8002060 <NMI_Handler+0x4>

08002064 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002068:	bf00      	nop
 800206a:	e7fd      	b.n	8002068 <HardFault_Handler+0x4>

0800206c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002070:	bf00      	nop
 8002072:	e7fd      	b.n	8002070 <MemManage_Handler+0x4>

08002074 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002078:	bf00      	nop
 800207a:	e7fd      	b.n	8002078 <BusFault_Handler+0x4>

0800207c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800207c:	b480      	push	{r7}
 800207e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002080:	bf00      	nop
 8002082:	e7fd      	b.n	8002080 <UsageFault_Handler+0x4>

08002084 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002084:	b480      	push	{r7}
 8002086:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002088:	bf00      	nop
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr

08002092 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002092:	b480      	push	{r7}
 8002094:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002096:	bf00      	nop
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr

080020a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020a4:	bf00      	nop
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr

080020ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020ae:	b580      	push	{r7, lr}
 80020b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020b2:	f000 fac7 	bl	8002644 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020b6:	bf00      	nop
 80020b8:	bd80      	pop	{r7, pc}
	...

080020bc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80020c0:	4802      	ldr	r0, [pc, #8]	@ (80020cc <USART1_IRQHandler+0x10>)
 80020c2:	f003 fe63 	bl	8005d8c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80020c6:	bf00      	nop
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	20000624 	.word	0x20000624

080020d0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80020d4:	4802      	ldr	r0, [pc, #8]	@ (80020e0 <OTG_FS_IRQHandler+0x10>)
 80020d6:	f002 f816 	bl	8004106 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80020da:	bf00      	nop
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	20001f58 	.word	0x20001f58

080020e4 <Switch_Init>:
/**
  * @brief  Initialize switch module
  * @retval None
  */
void Switch_Init(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
    // GPIO sudah diinisialisasi di MX_GPIO_Init()
    // Tidak ada inisialisasi tambahan yang diperlukan
}
 80020e8:	bf00      	nop
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr

080020f2 <Switch_ReadPin>:
  * @param  port: GPIO port (GPIOA, GPIOB, etc)
  * @param  pin: GPIO pin number
  * @retval Pin state (true = pressed/HIGH, false = released/LOW)
  */
bool Switch_ReadPin(GPIO_TypeDef* port, uint16_t pin)
{
 80020f2:	b580      	push	{r7, lr}
 80020f4:	b084      	sub	sp, #16
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	6078      	str	r0, [r7, #4]
 80020fa:	460b      	mov	r3, r1
 80020fc:	807b      	strh	r3, [r7, #2]
    GPIO_PinState state = HAL_GPIO_ReadPin(port, pin);
 80020fe:	887b      	ldrh	r3, [r7, #2]
 8002100:	4619      	mov	r1, r3
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f001 f9ec 	bl	80034e0 <HAL_GPIO_ReadPin>
 8002108:	4603      	mov	r3, r0
 800210a:	73fb      	strb	r3, [r7, #15]
    return (state == GPIO_PIN_SET);
 800210c:	7bfb      	ldrb	r3, [r7, #15]
 800210e:	2b01      	cmp	r3, #1
 8002110:	bf0c      	ite	eq
 8002112:	2301      	moveq	r3, #1
 8002114:	2300      	movne	r3, #0
 8002116:	b2db      	uxtb	r3, r3
}
 8002118:	4618      	mov	r0, r3
 800211a:	3710      	adds	r7, #16
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}

08002120 <Switch_Read>:
  * @brief  Read all switch and button states
  * @param  data: Pointer to Switch_Data_t structure
  * @retval None
  */
void Switch_Read(Switch_Data_t* data)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
    // Read Joystick Buttons
    data->joy_left_btn1  = Switch_ReadPin(JOY_LEFT_BTN1_GPIO_Port, JOY_LEFT_BTN1_Pin);
 8002128:	2110      	movs	r1, #16
 800212a:	484e      	ldr	r0, [pc, #312]	@ (8002264 <Switch_Read+0x144>)
 800212c:	f7ff ffe1 	bl	80020f2 <Switch_ReadPin>
 8002130:	4603      	mov	r3, r0
 8002132:	4619      	mov	r1, r3
 8002134:	687a      	ldr	r2, [r7, #4]
 8002136:	7813      	ldrb	r3, [r2, #0]
 8002138:	f361 0300 	bfi	r3, r1, #0, #1
 800213c:	7013      	strb	r3, [r2, #0]
    data->joy_left_btn2  = Switch_ReadPin(JOY_LEFT_BTN2_GPIO_Port, JOY_LEFT_BTN2_Pin);
 800213e:	2120      	movs	r1, #32
 8002140:	4848      	ldr	r0, [pc, #288]	@ (8002264 <Switch_Read+0x144>)
 8002142:	f7ff ffd6 	bl	80020f2 <Switch_ReadPin>
 8002146:	4603      	mov	r3, r0
 8002148:	4619      	mov	r1, r3
 800214a:	687a      	ldr	r2, [r7, #4]
 800214c:	7813      	ldrb	r3, [r2, #0]
 800214e:	f361 0341 	bfi	r3, r1, #1, #1
 8002152:	7013      	strb	r3, [r2, #0]
    data->joy_right_btn1 = Switch_ReadPin(JOY_RIGHT_BTN1_GPIO_Port, JOY_RIGHT_BTN1_Pin);
 8002154:	2101      	movs	r1, #1
 8002156:	4844      	ldr	r0, [pc, #272]	@ (8002268 <Switch_Read+0x148>)
 8002158:	f7ff ffcb 	bl	80020f2 <Switch_ReadPin>
 800215c:	4603      	mov	r3, r0
 800215e:	4619      	mov	r1, r3
 8002160:	687a      	ldr	r2, [r7, #4]
 8002162:	7813      	ldrb	r3, [r2, #0]
 8002164:	f361 0382 	bfi	r3, r1, #2, #1
 8002168:	7013      	strb	r3, [r2, #0]
    data->joy_right_btn2 = Switch_ReadPin(JOY_RIGHT_BTN2_GPIO_Port, JOY_RIGHT_BTN2_Pin);
 800216a:	2102      	movs	r1, #2
 800216c:	483e      	ldr	r0, [pc, #248]	@ (8002268 <Switch_Read+0x148>)
 800216e:	f7ff ffc0 	bl	80020f2 <Switch_ReadPin>
 8002172:	4603      	mov	r3, r0
 8002174:	4619      	mov	r1, r3
 8002176:	687a      	ldr	r2, [r7, #4]
 8002178:	7813      	ldrb	r3, [r2, #0]
 800217a:	f361 03c3 	bfi	r3, r1, #3, #1
 800217e:	7013      	strb	r3, [r2, #0]

    // Read Additional Switches
    data->s0   = Switch_ReadPin(S0_GPIO_Port, S0_Pin);
 8002180:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002184:	4838      	ldr	r0, [pc, #224]	@ (8002268 <Switch_Read+0x148>)
 8002186:	f7ff ffb4 	bl	80020f2 <Switch_ReadPin>
 800218a:	4603      	mov	r3, r0
 800218c:	4619      	mov	r1, r3
 800218e:	687a      	ldr	r2, [r7, #4]
 8002190:	7813      	ldrb	r3, [r2, #0]
 8002192:	f361 1304 	bfi	r3, r1, #4, #1
 8002196:	7013      	strb	r3, [r2, #0]
    data->s1_1 = Switch_ReadPin(S1_1_GPIO_Port, S1_1_Pin);
 8002198:	2110      	movs	r1, #16
 800219a:	4833      	ldr	r0, [pc, #204]	@ (8002268 <Switch_Read+0x148>)
 800219c:	f7ff ffa9 	bl	80020f2 <Switch_ReadPin>
 80021a0:	4603      	mov	r3, r0
 80021a2:	4619      	mov	r1, r3
 80021a4:	687a      	ldr	r2, [r7, #4]
 80021a6:	7813      	ldrb	r3, [r2, #0]
 80021a8:	f361 1345 	bfi	r3, r1, #5, #1
 80021ac:	7013      	strb	r3, [r2, #0]
    data->s1_2 = Switch_ReadPin(S1_2_GPIO_Port, S1_2_Pin);
 80021ae:	2120      	movs	r1, #32
 80021b0:	482d      	ldr	r0, [pc, #180]	@ (8002268 <Switch_Read+0x148>)
 80021b2:	f7ff ff9e 	bl	80020f2 <Switch_ReadPin>
 80021b6:	4603      	mov	r3, r0
 80021b8:	4619      	mov	r1, r3
 80021ba:	687a      	ldr	r2, [r7, #4]
 80021bc:	7813      	ldrb	r3, [r2, #0]
 80021be:	f361 1386 	bfi	r3, r1, #6, #1
 80021c2:	7013      	strb	r3, [r2, #0]
    data->s2_1 = Switch_ReadPin(S2_1_GPIO_Port, S2_1_Pin);
 80021c4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80021c8:	4826      	ldr	r0, [pc, #152]	@ (8002264 <Switch_Read+0x144>)
 80021ca:	f7ff ff92 	bl	80020f2 <Switch_ReadPin>
 80021ce:	4603      	mov	r3, r0
 80021d0:	4619      	mov	r1, r3
 80021d2:	687a      	ldr	r2, [r7, #4]
 80021d4:	7813      	ldrb	r3, [r2, #0]
 80021d6:	f361 13c7 	bfi	r3, r1, #7, #1
 80021da:	7013      	strb	r3, [r2, #0]
    data->s2_2 = Switch_ReadPin(S2_2_GPIO_Port, S2_2_Pin);
 80021dc:	2108      	movs	r1, #8
 80021de:	4822      	ldr	r0, [pc, #136]	@ (8002268 <Switch_Read+0x148>)
 80021e0:	f7ff ff87 	bl	80020f2 <Switch_ReadPin>
 80021e4:	4603      	mov	r3, r0
 80021e6:	4619      	mov	r1, r3
 80021e8:	687a      	ldr	r2, [r7, #4]
 80021ea:	7853      	ldrb	r3, [r2, #1]
 80021ec:	f361 0300 	bfi	r3, r1, #0, #1
 80021f0:	7053      	strb	r3, [r2, #1]
    data->s4_1 = Switch_ReadPin(S4_1_GPIO_Port, S4_1_Pin);
 80021f2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80021f6:	481c      	ldr	r0, [pc, #112]	@ (8002268 <Switch_Read+0x148>)
 80021f8:	f7ff ff7b 	bl	80020f2 <Switch_ReadPin>
 80021fc:	4603      	mov	r3, r0
 80021fe:	4619      	mov	r1, r3
 8002200:	687a      	ldr	r2, [r7, #4]
 8002202:	7853      	ldrb	r3, [r2, #1]
 8002204:	f361 0341 	bfi	r3, r1, #1, #1
 8002208:	7053      	strb	r3, [r2, #1]
    data->s4_2 = Switch_ReadPin(S4_2_GPIO_Port, S4_2_Pin);
 800220a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800220e:	4816      	ldr	r0, [pc, #88]	@ (8002268 <Switch_Read+0x148>)
 8002210:	f7ff ff6f 	bl	80020f2 <Switch_ReadPin>
 8002214:	4603      	mov	r3, r0
 8002216:	4619      	mov	r1, r3
 8002218:	687a      	ldr	r2, [r7, #4]
 800221a:	7853      	ldrb	r3, [r2, #1]
 800221c:	f361 0382 	bfi	r3, r1, #2, #1
 8002220:	7053      	strb	r3, [r2, #1]
    data->s5_1 = Switch_ReadPin(S5_1_GPIO_Port, S5_1_Pin);
 8002222:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002226:	4810      	ldr	r0, [pc, #64]	@ (8002268 <Switch_Read+0x148>)
 8002228:	f7ff ff63 	bl	80020f2 <Switch_ReadPin>
 800222c:	4603      	mov	r3, r0
 800222e:	4619      	mov	r1, r3
 8002230:	687a      	ldr	r2, [r7, #4]
 8002232:	7853      	ldrb	r3, [r2, #1]
 8002234:	f361 03c3 	bfi	r3, r1, #3, #1
 8002238:	7053      	strb	r3, [r2, #1]
    data->s5_2 = Switch_ReadPin(S5_2_GPIO_Port, S5_2_Pin);
 800223a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800223e:	4809      	ldr	r0, [pc, #36]	@ (8002264 <Switch_Read+0x144>)
 8002240:	f7ff ff57 	bl	80020f2 <Switch_ReadPin>
 8002244:	4603      	mov	r3, r0
 8002246:	4619      	mov	r1, r3
 8002248:	687a      	ldr	r2, [r7, #4]
 800224a:	7853      	ldrb	r3, [r2, #1]
 800224c:	f361 1304 	bfi	r3, r1, #4, #1
 8002250:	7053      	strb	r3, [r2, #1]

    // Reserved bits set to 0
    data->reserved = 0;
 8002252:	687a      	ldr	r2, [r7, #4]
 8002254:	7853      	ldrb	r3, [r2, #1]
 8002256:	f36f 1387 	bfc	r3, #6, #2
 800225a:	7053      	strb	r3, [r2, #1]
}
 800225c:	bf00      	nop
 800225e:	3708      	adds	r7, #8
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	40020000 	.word	0x40020000
 8002268:	40020400 	.word	0x40020400

0800226c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002270:	4b06      	ldr	r3, [pc, #24]	@ (800228c <SystemInit+0x20>)
 8002272:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002276:	4a05      	ldr	r2, [pc, #20]	@ (800228c <SystemInit+0x20>)
 8002278:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800227c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002280:	bf00      	nop
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr
 800228a:	bf00      	nop
 800228c:	e000ed00 	.word	0xe000ed00

08002290 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002294:	4b11      	ldr	r3, [pc, #68]	@ (80022dc <MX_USART1_UART_Init+0x4c>)
 8002296:	4a12      	ldr	r2, [pc, #72]	@ (80022e0 <MX_USART1_UART_Init+0x50>)
 8002298:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800229a:	4b10      	ldr	r3, [pc, #64]	@ (80022dc <MX_USART1_UART_Init+0x4c>)
 800229c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80022a0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80022a2:	4b0e      	ldr	r3, [pc, #56]	@ (80022dc <MX_USART1_UART_Init+0x4c>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80022a8:	4b0c      	ldr	r3, [pc, #48]	@ (80022dc <MX_USART1_UART_Init+0x4c>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80022ae:	4b0b      	ldr	r3, [pc, #44]	@ (80022dc <MX_USART1_UART_Init+0x4c>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80022b4:	4b09      	ldr	r3, [pc, #36]	@ (80022dc <MX_USART1_UART_Init+0x4c>)
 80022b6:	220c      	movs	r2, #12
 80022b8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022ba:	4b08      	ldr	r3, [pc, #32]	@ (80022dc <MX_USART1_UART_Init+0x4c>)
 80022bc:	2200      	movs	r2, #0
 80022be:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80022c0:	4b06      	ldr	r3, [pc, #24]	@ (80022dc <MX_USART1_UART_Init+0x4c>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80022c6:	4805      	ldr	r0, [pc, #20]	@ (80022dc <MX_USART1_UART_Init+0x4c>)
 80022c8:	f003 fc84 	bl	8005bd4 <HAL_UART_Init>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d001      	beq.n	80022d6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80022d2:	f7ff f869 	bl	80013a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80022d6:	bf00      	nop
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	20000624 	.word	0x20000624
 80022e0:	40011000 	.word	0x40011000

080022e4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b08a      	sub	sp, #40	@ 0x28
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022ec:	f107 0314 	add.w	r3, r7, #20
 80022f0:	2200      	movs	r2, #0
 80022f2:	601a      	str	r2, [r3, #0]
 80022f4:	605a      	str	r2, [r3, #4]
 80022f6:	609a      	str	r2, [r3, #8]
 80022f8:	60da      	str	r2, [r3, #12]
 80022fa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a1d      	ldr	r2, [pc, #116]	@ (8002378 <HAL_UART_MspInit+0x94>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d134      	bne.n	8002370 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002306:	2300      	movs	r3, #0
 8002308:	613b      	str	r3, [r7, #16]
 800230a:	4b1c      	ldr	r3, [pc, #112]	@ (800237c <HAL_UART_MspInit+0x98>)
 800230c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800230e:	4a1b      	ldr	r2, [pc, #108]	@ (800237c <HAL_UART_MspInit+0x98>)
 8002310:	f043 0310 	orr.w	r3, r3, #16
 8002314:	6453      	str	r3, [r2, #68]	@ 0x44
 8002316:	4b19      	ldr	r3, [pc, #100]	@ (800237c <HAL_UART_MspInit+0x98>)
 8002318:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800231a:	f003 0310 	and.w	r3, r3, #16
 800231e:	613b      	str	r3, [r7, #16]
 8002320:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002322:	2300      	movs	r3, #0
 8002324:	60fb      	str	r3, [r7, #12]
 8002326:	4b15      	ldr	r3, [pc, #84]	@ (800237c <HAL_UART_MspInit+0x98>)
 8002328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800232a:	4a14      	ldr	r2, [pc, #80]	@ (800237c <HAL_UART_MspInit+0x98>)
 800232c:	f043 0301 	orr.w	r3, r3, #1
 8002330:	6313      	str	r3, [r2, #48]	@ 0x30
 8002332:	4b12      	ldr	r3, [pc, #72]	@ (800237c <HAL_UART_MspInit+0x98>)
 8002334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002336:	f003 0301 	and.w	r3, r3, #1
 800233a:	60fb      	str	r3, [r7, #12]
 800233c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800233e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002342:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002344:	2302      	movs	r3, #2
 8002346:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002348:	2300      	movs	r3, #0
 800234a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800234c:	2303      	movs	r3, #3
 800234e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002350:	2307      	movs	r3, #7
 8002352:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002354:	f107 0314 	add.w	r3, r7, #20
 8002358:	4619      	mov	r1, r3
 800235a:	4809      	ldr	r0, [pc, #36]	@ (8002380 <HAL_UART_MspInit+0x9c>)
 800235c:	f000 ff3c 	bl	80031d8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002360:	2200      	movs	r2, #0
 8002362:	2100      	movs	r1, #0
 8002364:	2025      	movs	r0, #37	@ 0x25
 8002366:	f000 fe6e 	bl	8003046 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800236a:	2025      	movs	r0, #37	@ 0x25
 800236c:	f000 fe87 	bl	800307e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002370:	bf00      	nop
 8002372:	3728      	adds	r7, #40	@ 0x28
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}
 8002378:	40011000 	.word	0x40011000
 800237c:	40023800 	.word	0x40023800
 8002380:	40020000 	.word	0x40020000

08002384 <USB_Init>:
/**
  * @brief  Initialize USB module
  * @retval None
  */
void USB_Init(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	af00      	add	r7, sp, #0
    // USB Device sudah diinisialisasi di MX_USB_DEVICE_Init()
    // Delay untuk stabilisasi USB
    HAL_Delay(100);
 8002388:	2064      	movs	r0, #100	@ 0x64
 800238a:	f000 f97b 	bl	8002684 <HAL_Delay>
}
 800238e:	bf00      	nop
 8002390:	bd80      	pop	{r7, pc}

08002392 <USB_Print>:
  * @brief  Print string via USB CDC
  * @param  str: String to print
  * @retval None
  */
void USB_Print(const char* str)
{
 8002392:	b580      	push	{r7, lr}
 8002394:	b084      	sub	sp, #16
 8002396:	af00      	add	r7, sp, #0
 8002398:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(str);
 800239a:	6878      	ldr	r0, [r7, #4]
 800239c:	f7fd ff20 	bl	80001e0 <strlen>
 80023a0:	4603      	mov	r3, r0
 80023a2:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)str, len);
 80023a4:	89fb      	ldrh	r3, [r7, #14]
 80023a6:	4619      	mov	r1, r3
 80023a8:	6878      	ldr	r0, [r7, #4]
 80023aa:	f008 f825 	bl	800a3f8 <CDC_Transmit_FS>
    HAL_Delay(10); // Small delay for USB transmission
 80023ae:	200a      	movs	r0, #10
 80023b0:	f000 f968 	bl	8002684 <HAL_Delay>
}
 80023b4:	bf00      	nop
 80023b6:	3710      	adds	r7, #16
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}

080023bc <USB_PrintData>:
  * @brief  Print transmitter data in readable format
  * @param  data: Pointer to Transmitter_Data_t structure
  * @retval None
  */
void USB_PrintData(Transmitter_Data_t* data)
{
 80023bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023be:	b0a1      	sub	sp, #132	@ 0x84
 80023c0:	af12      	add	r7, sp, #72	@ 0x48
 80023c2:	62f8      	str	r0, [r7, #44]	@ 0x2c
    int len = 0;
 80023c4:	2300      	movs	r3, #0
 80023c6:	637b      	str	r3, [r7, #52]	@ 0x34

    // Single line format - easy to read, no screen corruption
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
        "JL:%03d,%03d,%d,%d JR:%03d,%03d,%d,%d POT:R8=%03d,R1=%03d SW:S0=%d,S1=%d%d,S2=%d%d,S4=%d%d,S5=%d%d\r\n",
        data->joystick.left_x,
 80023c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023ca:	781b      	ldrb	r3, [r3, #0]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 80023cc:	469c      	mov	ip, r3
        data->joystick.left_y,
 80023ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023d0:	785b      	ldrb	r3, [r3, #1]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 80023d2:	461e      	mov	r6, r3
        data->switches.joy_left_btn1,
 80023d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023d6:	799b      	ldrb	r3, [r3, #6]
 80023d8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80023dc:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 80023de:	62bb      	str	r3, [r7, #40]	@ 0x28
        data->switches.joy_left_btn2,
 80023e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023e2:	799b      	ldrb	r3, [r3, #6]
 80023e4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80023e8:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 80023ea:	627b      	str	r3, [r7, #36]	@ 0x24
        data->joystick.right_x,
 80023ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023ee:	789b      	ldrb	r3, [r3, #2]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 80023f0:	623b      	str	r3, [r7, #32]
        data->joystick.right_y,
 80023f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023f4:	78db      	ldrb	r3, [r3, #3]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 80023f6:	61fb      	str	r3, [r7, #28]
        data->switches.joy_right_btn1,
 80023f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023fa:	799b      	ldrb	r3, [r3, #6]
 80023fc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002400:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8002402:	61bb      	str	r3, [r7, #24]
        data->switches.joy_right_btn2,
 8002404:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002406:	799b      	ldrb	r3, [r3, #6]
 8002408:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800240c:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800240e:	617b      	str	r3, [r7, #20]
        data->joystick.r8,
 8002410:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002412:	791b      	ldrb	r3, [r3, #4]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8002414:	613b      	str	r3, [r7, #16]
        data->joystick.r1,
 8002416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002418:	795b      	ldrb	r3, [r3, #5]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800241a:	60fb      	str	r3, [r7, #12]
        data->switches.s0,
 800241c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800241e:	799b      	ldrb	r3, [r3, #6]
 8002420:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002424:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8002426:	60bb      	str	r3, [r7, #8]
        data->switches.s1_1, data->switches.s1_2,
 8002428:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800242a:	799b      	ldrb	r3, [r3, #6]
 800242c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002430:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8002432:	607b      	str	r3, [r7, #4]
        data->switches.s1_1, data->switches.s1_2,
 8002434:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002436:	799b      	ldrb	r3, [r3, #6]
 8002438:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800243c:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800243e:	603b      	str	r3, [r7, #0]
        data->switches.s2_1, data->switches.s2_2,
 8002440:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002442:	799b      	ldrb	r3, [r3, #6]
 8002444:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8002448:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800244a:	461d      	mov	r5, r3
        data->switches.s2_1, data->switches.s2_2,
 800244c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800244e:	79db      	ldrb	r3, [r3, #7]
 8002450:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002454:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8002456:	461c      	mov	r4, r3
        data->switches.s4_1, data->switches.s4_2,
 8002458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800245a:	79db      	ldrb	r3, [r3, #7]
 800245c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002460:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8002462:	4618      	mov	r0, r3
        data->switches.s4_1, data->switches.s4_2,
 8002464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002466:	79db      	ldrb	r3, [r3, #7]
 8002468:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800246c:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800246e:	4619      	mov	r1, r3
        data->switches.s5_1, data->switches.s5_2);
 8002470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002472:	79db      	ldrb	r3, [r3, #7]
 8002474:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002478:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800247a:	461a      	mov	r2, r3
        data->switches.s5_1, data->switches.s5_2);
 800247c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800247e:	79db      	ldrb	r3, [r3, #7]
 8002480:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002484:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8002486:	9311      	str	r3, [sp, #68]	@ 0x44
 8002488:	9210      	str	r2, [sp, #64]	@ 0x40
 800248a:	910f      	str	r1, [sp, #60]	@ 0x3c
 800248c:	900e      	str	r0, [sp, #56]	@ 0x38
 800248e:	940d      	str	r4, [sp, #52]	@ 0x34
 8002490:	950c      	str	r5, [sp, #48]	@ 0x30
 8002492:	683a      	ldr	r2, [r7, #0]
 8002494:	920b      	str	r2, [sp, #44]	@ 0x2c
 8002496:	687a      	ldr	r2, [r7, #4]
 8002498:	920a      	str	r2, [sp, #40]	@ 0x28
 800249a:	68ba      	ldr	r2, [r7, #8]
 800249c:	9209      	str	r2, [sp, #36]	@ 0x24
 800249e:	68fa      	ldr	r2, [r7, #12]
 80024a0:	9208      	str	r2, [sp, #32]
 80024a2:	693a      	ldr	r2, [r7, #16]
 80024a4:	9207      	str	r2, [sp, #28]
 80024a6:	697a      	ldr	r2, [r7, #20]
 80024a8:	9206      	str	r2, [sp, #24]
 80024aa:	69ba      	ldr	r2, [r7, #24]
 80024ac:	9205      	str	r2, [sp, #20]
 80024ae:	69fa      	ldr	r2, [r7, #28]
 80024b0:	9204      	str	r2, [sp, #16]
 80024b2:	6a3a      	ldr	r2, [r7, #32]
 80024b4:	9203      	str	r2, [sp, #12]
 80024b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024b8:	9202      	str	r2, [sp, #8]
 80024ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024bc:	9301      	str	r3, [sp, #4]
 80024be:	9600      	str	r6, [sp, #0]
 80024c0:	4663      	mov	r3, ip
 80024c2:	4a08      	ldr	r2, [pc, #32]	@ (80024e4 <USB_PrintData+0x128>)
 80024c4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80024c8:	4807      	ldr	r0, [pc, #28]	@ (80024e8 <USB_PrintData+0x12c>)
 80024ca:	f008 fbf1 	bl	800acb0 <sniprintf>
 80024ce:	6378      	str	r0, [r7, #52]	@ 0x34

    CDC_Transmit_FS((uint8_t*)usb_buffer, len);
 80024d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024d2:	b29b      	uxth	r3, r3
 80024d4:	4619      	mov	r1, r3
 80024d6:	4804      	ldr	r0, [pc, #16]	@ (80024e8 <USB_PrintData+0x12c>)
 80024d8:	f007 ff8e 	bl	800a3f8 <CDC_Transmit_FS>
}
 80024dc:	bf00      	nop
 80024de:	373c      	adds	r7, #60	@ 0x3c
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024e4:	0800b938 	.word	0x0800b938
 80024e8:	2000066c 	.word	0x2000066c

080024ec <Var_Init>:
/**
  * @brief  Initialize variable module
  * @retval None
  */
void Var_Init(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
    // Clear all data
    memset(&tx_data, 0, sizeof(Transmitter_Data_t));
 80024f0:	2208      	movs	r2, #8
 80024f2:	2100      	movs	r1, #0
 80024f4:	4804      	ldr	r0, [pc, #16]	@ (8002508 <Var_Init+0x1c>)
 80024f6:	f008 fc0f 	bl	800ad18 <memset>

    // Initialize sub-modules
    Joystick_Init();
 80024fa:	f7fe f9bb 	bl	8000874 <Joystick_Init>
    Switch_Init();
 80024fe:	f7ff fdf1 	bl	80020e4 <Switch_Init>
}
 8002502:	bf00      	nop
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	20000a6c 	.word	0x20000a6c

0800250c <Var_Update>:
  * @brief  Update all transmitter data
  *         Call this function periodically to refresh all sensor data
  * @retval None
  */
void Var_Update(void)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	af00      	add	r7, sp, #0
    // Read joystick data
    Joystick_Read(&tx_data.joystick);
 8002510:	4803      	ldr	r0, [pc, #12]	@ (8002520 <Var_Update+0x14>)
 8002512:	f7fe f9ed 	bl	80008f0 <Joystick_Read>

    // Read switch data
    Switch_Read(&tx_data.switches);
 8002516:	4803      	ldr	r0, [pc, #12]	@ (8002524 <Var_Update+0x18>)
 8002518:	f7ff fe02 	bl	8002120 <Switch_Read>
}
 800251c:	bf00      	nop
 800251e:	bd80      	pop	{r7, pc}
 8002520:	20000a6c 	.word	0x20000a6c
 8002524:	20000a72 	.word	0x20000a72

08002528 <Var_GetBinaryData>:
/**
  * @brief  Get pointer to binary data for LoRa transmission
  * @retval Pointer to binary data buffer
  */
uint8_t* Var_GetBinaryData(void)
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0
    return (uint8_t*)&tx_data;
 800252c:	4b02      	ldr	r3, [pc, #8]	@ (8002538 <Var_GetBinaryData+0x10>)
}
 800252e:	4618      	mov	r0, r3
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr
 8002538:	20000a6c 	.word	0x20000a6c

0800253c <Var_GetDataSize>:
/**
  * @brief  Get size of binary data
  * @retval Size in bytes
  */
uint16_t Var_GetDataSize(void)
{
 800253c:	b480      	push	{r7}
 800253e:	af00      	add	r7, sp, #0
    return sizeof(Transmitter_Data_t);
 8002540:	2308      	movs	r3, #8
}
 8002542:	4618      	mov	r0, r3
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800254c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002584 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002550:	f7ff fe8c 	bl	800226c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002554:	480c      	ldr	r0, [pc, #48]	@ (8002588 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002556:	490d      	ldr	r1, [pc, #52]	@ (800258c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002558:	4a0d      	ldr	r2, [pc, #52]	@ (8002590 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800255a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800255c:	e002      	b.n	8002564 <LoopCopyDataInit>

0800255e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800255e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002560:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002562:	3304      	adds	r3, #4

08002564 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002564:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002566:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002568:	d3f9      	bcc.n	800255e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800256a:	4a0a      	ldr	r2, [pc, #40]	@ (8002594 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800256c:	4c0a      	ldr	r4, [pc, #40]	@ (8002598 <LoopFillZerobss+0x22>)
  movs r3, #0
 800256e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002570:	e001      	b.n	8002576 <LoopFillZerobss>

08002572 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002572:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002574:	3204      	adds	r2, #4

08002576 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002576:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002578:	d3fb      	bcc.n	8002572 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800257a:	f008 fbd5 	bl	800ad28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800257e:	f7fe fb35 	bl	8000bec <main>
  bx  lr    
 8002582:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002584:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002588:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800258c:	2000014c 	.word	0x2000014c
  ldr r2, =_sidata
 8002590:	0800c9a0 	.word	0x0800c9a0
  ldr r2, =_sbss
 8002594:	2000014c 	.word	0x2000014c
  ldr r4, =_ebss
 8002598:	200027a8 	.word	0x200027a8

0800259c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800259c:	e7fe      	b.n	800259c <ADC_IRQHandler>
	...

080025a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80025a4:	4b0e      	ldr	r3, [pc, #56]	@ (80025e0 <HAL_Init+0x40>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a0d      	ldr	r2, [pc, #52]	@ (80025e0 <HAL_Init+0x40>)
 80025aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80025ae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80025b0:	4b0b      	ldr	r3, [pc, #44]	@ (80025e0 <HAL_Init+0x40>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a0a      	ldr	r2, [pc, #40]	@ (80025e0 <HAL_Init+0x40>)
 80025b6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80025ba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025bc:	4b08      	ldr	r3, [pc, #32]	@ (80025e0 <HAL_Init+0x40>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a07      	ldr	r2, [pc, #28]	@ (80025e0 <HAL_Init+0x40>)
 80025c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025c8:	2003      	movs	r0, #3
 80025ca:	f000 fd31 	bl	8003030 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025ce:	200f      	movs	r0, #15
 80025d0:	f000 f808 	bl	80025e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025d4:	f7ff fd1a 	bl	800200c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025d8:	2300      	movs	r3, #0
}
 80025da:	4618      	mov	r0, r3
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	40023c00 	.word	0x40023c00

080025e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b082      	sub	sp, #8
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025ec:	4b12      	ldr	r3, [pc, #72]	@ (8002638 <HAL_InitTick+0x54>)
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	4b12      	ldr	r3, [pc, #72]	@ (800263c <HAL_InitTick+0x58>)
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	4619      	mov	r1, r3
 80025f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80025fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002602:	4618      	mov	r0, r3
 8002604:	f000 fd49 	bl	800309a <HAL_SYSTICK_Config>
 8002608:	4603      	mov	r3, r0
 800260a:	2b00      	cmp	r3, #0
 800260c:	d001      	beq.n	8002612 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e00e      	b.n	8002630 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2b0f      	cmp	r3, #15
 8002616:	d80a      	bhi.n	800262e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002618:	2200      	movs	r2, #0
 800261a:	6879      	ldr	r1, [r7, #4]
 800261c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002620:	f000 fd11 	bl	8003046 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002624:	4a06      	ldr	r2, [pc, #24]	@ (8002640 <HAL_InitTick+0x5c>)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800262a:	2300      	movs	r3, #0
 800262c:	e000      	b.n	8002630 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800262e:	2301      	movs	r3, #1
}
 8002630:	4618      	mov	r0, r3
 8002632:	3708      	adds	r7, #8
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}
 8002638:	20000000 	.word	0x20000000
 800263c:	20000008 	.word	0x20000008
 8002640:	20000004 	.word	0x20000004

08002644 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002644:	b480      	push	{r7}
 8002646:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002648:	4b06      	ldr	r3, [pc, #24]	@ (8002664 <HAL_IncTick+0x20>)
 800264a:	781b      	ldrb	r3, [r3, #0]
 800264c:	461a      	mov	r2, r3
 800264e:	4b06      	ldr	r3, [pc, #24]	@ (8002668 <HAL_IncTick+0x24>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4413      	add	r3, r2
 8002654:	4a04      	ldr	r2, [pc, #16]	@ (8002668 <HAL_IncTick+0x24>)
 8002656:	6013      	str	r3, [r2, #0]
}
 8002658:	bf00      	nop
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr
 8002662:	bf00      	nop
 8002664:	20000008 	.word	0x20000008
 8002668:	20000a74 	.word	0x20000a74

0800266c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
  return uwTick;
 8002670:	4b03      	ldr	r3, [pc, #12]	@ (8002680 <HAL_GetTick+0x14>)
 8002672:	681b      	ldr	r3, [r3, #0]
}
 8002674:	4618      	mov	r0, r3
 8002676:	46bd      	mov	sp, r7
 8002678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267c:	4770      	bx	lr
 800267e:	bf00      	nop
 8002680:	20000a74 	.word	0x20000a74

08002684 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b084      	sub	sp, #16
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800268c:	f7ff ffee 	bl	800266c <HAL_GetTick>
 8002690:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800269c:	d005      	beq.n	80026aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800269e:	4b0a      	ldr	r3, [pc, #40]	@ (80026c8 <HAL_Delay+0x44>)
 80026a0:	781b      	ldrb	r3, [r3, #0]
 80026a2:	461a      	mov	r2, r3
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	4413      	add	r3, r2
 80026a8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80026aa:	bf00      	nop
 80026ac:	f7ff ffde 	bl	800266c <HAL_GetTick>
 80026b0:	4602      	mov	r2, r0
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	1ad3      	subs	r3, r2, r3
 80026b6:	68fa      	ldr	r2, [r7, #12]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d8f7      	bhi.n	80026ac <HAL_Delay+0x28>
  {
  }
}
 80026bc:	bf00      	nop
 80026be:	bf00      	nop
 80026c0:	3710      	adds	r7, #16
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	20000008 	.word	0x20000008

080026cc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b084      	sub	sp, #16
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026d4:	2300      	movs	r3, #0
 80026d6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d101      	bne.n	80026e2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	e033      	b.n	800274a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d109      	bne.n	80026fe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80026ea:	6878      	ldr	r0, [r7, #4]
 80026ec:	f7fd ff9a 	bl	8000624 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2200      	movs	r2, #0
 80026f4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2200      	movs	r2, #0
 80026fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002702:	f003 0310 	and.w	r3, r3, #16
 8002706:	2b00      	cmp	r3, #0
 8002708:	d118      	bne.n	800273c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800270e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002712:	f023 0302 	bic.w	r3, r3, #2
 8002716:	f043 0202 	orr.w	r2, r3, #2
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800271e:	6878      	ldr	r0, [r7, #4]
 8002720:	f000 faba 	bl	8002c98 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2200      	movs	r2, #0
 8002728:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272e:	f023 0303 	bic.w	r3, r3, #3
 8002732:	f043 0201 	orr.w	r2, r3, #1
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	641a      	str	r2, [r3, #64]	@ 0x40
 800273a:	e001      	b.n	8002740 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800273c:	2301      	movs	r3, #1
 800273e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2200      	movs	r2, #0
 8002744:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002748:	7bfb      	ldrb	r3, [r7, #15]
}
 800274a:	4618      	mov	r0, r3
 800274c:	3710      	adds	r7, #16
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
	...

08002754 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002754:	b480      	push	{r7}
 8002756:	b085      	sub	sp, #20
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800275c:	2300      	movs	r3, #0
 800275e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002766:	2b01      	cmp	r3, #1
 8002768:	d101      	bne.n	800276e <HAL_ADC_Start+0x1a>
 800276a:	2302      	movs	r3, #2
 800276c:	e097      	b.n	800289e <HAL_ADC_Start+0x14a>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2201      	movs	r2, #1
 8002772:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	f003 0301 	and.w	r3, r3, #1
 8002780:	2b01      	cmp	r3, #1
 8002782:	d018      	beq.n	80027b6 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	689a      	ldr	r2, [r3, #8]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f042 0201 	orr.w	r2, r2, #1
 8002792:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002794:	4b45      	ldr	r3, [pc, #276]	@ (80028ac <HAL_ADC_Start+0x158>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a45      	ldr	r2, [pc, #276]	@ (80028b0 <HAL_ADC_Start+0x15c>)
 800279a:	fba2 2303 	umull	r2, r3, r2, r3
 800279e:	0c9a      	lsrs	r2, r3, #18
 80027a0:	4613      	mov	r3, r2
 80027a2:	005b      	lsls	r3, r3, #1
 80027a4:	4413      	add	r3, r2
 80027a6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80027a8:	e002      	b.n	80027b0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80027aa:	68bb      	ldr	r3, [r7, #8]
 80027ac:	3b01      	subs	r3, #1
 80027ae:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d1f9      	bne.n	80027aa <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	f003 0301 	and.w	r3, r3, #1
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	d15f      	bne.n	8002884 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80027cc:	f023 0301 	bic.w	r3, r3, #1
 80027d0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d007      	beq.n	80027f6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ea:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80027ee:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002802:	d106      	bne.n	8002812 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002808:	f023 0206 	bic.w	r2, r3, #6
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	645a      	str	r2, [r3, #68]	@ 0x44
 8002810:	e002      	b.n	8002818 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2200      	movs	r2, #0
 8002816:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2200      	movs	r2, #0
 800281c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002820:	4b24      	ldr	r3, [pc, #144]	@ (80028b4 <HAL_ADC_Start+0x160>)
 8002822:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800282c:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	f003 031f 	and.w	r3, r3, #31
 8002836:	2b00      	cmp	r3, #0
 8002838:	d10f      	bne.n	800285a <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002844:	2b00      	cmp	r3, #0
 8002846:	d129      	bne.n	800289c <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	689a      	ldr	r2, [r3, #8]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002856:	609a      	str	r2, [r3, #8]
 8002858:	e020      	b.n	800289c <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a16      	ldr	r2, [pc, #88]	@ (80028b8 <HAL_ADC_Start+0x164>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d11b      	bne.n	800289c <HAL_ADC_Start+0x148>
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800286e:	2b00      	cmp	r3, #0
 8002870:	d114      	bne.n	800289c <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	689a      	ldr	r2, [r3, #8]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002880:	609a      	str	r2, [r3, #8]
 8002882:	e00b      	b.n	800289c <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002888:	f043 0210 	orr.w	r2, r3, #16
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002894:	f043 0201 	orr.w	r2, r3, #1
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800289c:	2300      	movs	r3, #0
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3714      	adds	r7, #20
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop
 80028ac:	20000000 	.word	0x20000000
 80028b0:	431bde83 	.word	0x431bde83
 80028b4:	40012300 	.word	0x40012300
 80028b8:	40012000 	.word	0x40012000

080028bc <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d101      	bne.n	80028d2 <HAL_ADC_Stop+0x16>
 80028ce:	2302      	movs	r3, #2
 80028d0:	e021      	b.n	8002916 <HAL_ADC_Stop+0x5a>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2201      	movs	r2, #1
 80028d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	689a      	ldr	r2, [r3, #8]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f022 0201 	bic.w	r2, r2, #1
 80028e8:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	f003 0301 	and.w	r3, r3, #1
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d109      	bne.n	800290c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028fc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002900:	f023 0301 	bic.w	r3, r3, #1
 8002904:	f043 0201 	orr.w	r2, r3, #1
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2200      	movs	r2, #0
 8002910:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002914:	2300      	movs	r3, #0
}
 8002916:	4618      	mov	r0, r3
 8002918:	370c      	adds	r7, #12
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr

08002922 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002922:	b580      	push	{r7, lr}
 8002924:	b084      	sub	sp, #16
 8002926:	af00      	add	r7, sp, #0
 8002928:	6078      	str	r0, [r7, #4]
 800292a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800292c:	2300      	movs	r3, #0
 800292e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800293a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800293e:	d113      	bne.n	8002968 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800294a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800294e:	d10b      	bne.n	8002968 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002954:	f043 0220 	orr.w	r2, r3, #32
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2200      	movs	r2, #0
 8002960:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002964:	2301      	movs	r3, #1
 8002966:	e063      	b.n	8002a30 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002968:	f7ff fe80 	bl	800266c <HAL_GetTick>
 800296c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800296e:	e021      	b.n	80029b4 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002976:	d01d      	beq.n	80029b4 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d007      	beq.n	800298e <HAL_ADC_PollForConversion+0x6c>
 800297e:	f7ff fe75 	bl	800266c <HAL_GetTick>
 8002982:	4602      	mov	r2, r0
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	1ad3      	subs	r3, r2, r3
 8002988:	683a      	ldr	r2, [r7, #0]
 800298a:	429a      	cmp	r2, r3
 800298c:	d212      	bcs.n	80029b4 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f003 0302 	and.w	r3, r3, #2
 8002998:	2b02      	cmp	r3, #2
 800299a:	d00b      	beq.n	80029b4 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a0:	f043 0204 	orr.w	r2, r3, #4
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2200      	movs	r2, #0
 80029ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80029b0:	2303      	movs	r3, #3
 80029b2:	e03d      	b.n	8002a30 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 0302 	and.w	r3, r3, #2
 80029be:	2b02      	cmp	r3, #2
 80029c0:	d1d6      	bne.n	8002970 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f06f 0212 	mvn.w	r2, #18
 80029ca:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d123      	bne.n	8002a2e <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d11f      	bne.n	8002a2e <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029f4:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d006      	beq.n	8002a0a <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d111      	bne.n	8002a2e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d105      	bne.n	8002a2e <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a26:	f043 0201 	orr.w	r2, r3, #1
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002a2e:	2300      	movs	r3, #0
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	3710      	adds	r7, #16
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}

08002a38 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	370c      	adds	r7, #12
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr
	...

08002a54 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b085      	sub	sp, #20
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
 8002a5c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d101      	bne.n	8002a70 <HAL_ADC_ConfigChannel+0x1c>
 8002a6c:	2302      	movs	r3, #2
 8002a6e:	e105      	b.n	8002c7c <HAL_ADC_ConfigChannel+0x228>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2201      	movs	r2, #1
 8002a74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	2b09      	cmp	r3, #9
 8002a7e:	d925      	bls.n	8002acc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	68d9      	ldr	r1, [r3, #12]
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	4613      	mov	r3, r2
 8002a90:	005b      	lsls	r3, r3, #1
 8002a92:	4413      	add	r3, r2
 8002a94:	3b1e      	subs	r3, #30
 8002a96:	2207      	movs	r2, #7
 8002a98:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9c:	43da      	mvns	r2, r3
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	400a      	ands	r2, r1
 8002aa4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	68d9      	ldr	r1, [r3, #12]
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	689a      	ldr	r2, [r3, #8]
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	b29b      	uxth	r3, r3
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	4603      	mov	r3, r0
 8002aba:	005b      	lsls	r3, r3, #1
 8002abc:	4403      	add	r3, r0
 8002abe:	3b1e      	subs	r3, #30
 8002ac0:	409a      	lsls	r2, r3
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	430a      	orrs	r2, r1
 8002ac8:	60da      	str	r2, [r3, #12]
 8002aca:	e022      	b.n	8002b12 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	6919      	ldr	r1, [r3, #16]
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	b29b      	uxth	r3, r3
 8002ad8:	461a      	mov	r2, r3
 8002ada:	4613      	mov	r3, r2
 8002adc:	005b      	lsls	r3, r3, #1
 8002ade:	4413      	add	r3, r2
 8002ae0:	2207      	movs	r2, #7
 8002ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae6:	43da      	mvns	r2, r3
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	400a      	ands	r2, r1
 8002aee:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	6919      	ldr	r1, [r3, #16]
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	689a      	ldr	r2, [r3, #8]
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	b29b      	uxth	r3, r3
 8002b00:	4618      	mov	r0, r3
 8002b02:	4603      	mov	r3, r0
 8002b04:	005b      	lsls	r3, r3, #1
 8002b06:	4403      	add	r3, r0
 8002b08:	409a      	lsls	r2, r3
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	430a      	orrs	r2, r1
 8002b10:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	2b06      	cmp	r3, #6
 8002b18:	d824      	bhi.n	8002b64 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	685a      	ldr	r2, [r3, #4]
 8002b24:	4613      	mov	r3, r2
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	4413      	add	r3, r2
 8002b2a:	3b05      	subs	r3, #5
 8002b2c:	221f      	movs	r2, #31
 8002b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b32:	43da      	mvns	r2, r3
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	400a      	ands	r2, r1
 8002b3a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	b29b      	uxth	r3, r3
 8002b48:	4618      	mov	r0, r3
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	685a      	ldr	r2, [r3, #4]
 8002b4e:	4613      	mov	r3, r2
 8002b50:	009b      	lsls	r3, r3, #2
 8002b52:	4413      	add	r3, r2
 8002b54:	3b05      	subs	r3, #5
 8002b56:	fa00 f203 	lsl.w	r2, r0, r3
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	430a      	orrs	r2, r1
 8002b60:	635a      	str	r2, [r3, #52]	@ 0x34
 8002b62:	e04c      	b.n	8002bfe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	2b0c      	cmp	r3, #12
 8002b6a:	d824      	bhi.n	8002bb6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	685a      	ldr	r2, [r3, #4]
 8002b76:	4613      	mov	r3, r2
 8002b78:	009b      	lsls	r3, r3, #2
 8002b7a:	4413      	add	r3, r2
 8002b7c:	3b23      	subs	r3, #35	@ 0x23
 8002b7e:	221f      	movs	r2, #31
 8002b80:	fa02 f303 	lsl.w	r3, r2, r3
 8002b84:	43da      	mvns	r2, r3
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	400a      	ands	r2, r1
 8002b8c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	b29b      	uxth	r3, r3
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	685a      	ldr	r2, [r3, #4]
 8002ba0:	4613      	mov	r3, r2
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	4413      	add	r3, r2
 8002ba6:	3b23      	subs	r3, #35	@ 0x23
 8002ba8:	fa00 f203 	lsl.w	r2, r0, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	430a      	orrs	r2, r1
 8002bb2:	631a      	str	r2, [r3, #48]	@ 0x30
 8002bb4:	e023      	b.n	8002bfe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	685a      	ldr	r2, [r3, #4]
 8002bc0:	4613      	mov	r3, r2
 8002bc2:	009b      	lsls	r3, r3, #2
 8002bc4:	4413      	add	r3, r2
 8002bc6:	3b41      	subs	r3, #65	@ 0x41
 8002bc8:	221f      	movs	r2, #31
 8002bca:	fa02 f303 	lsl.w	r3, r2, r3
 8002bce:	43da      	mvns	r2, r3
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	400a      	ands	r2, r1
 8002bd6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	b29b      	uxth	r3, r3
 8002be4:	4618      	mov	r0, r3
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	685a      	ldr	r2, [r3, #4]
 8002bea:	4613      	mov	r3, r2
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	4413      	add	r3, r2
 8002bf0:	3b41      	subs	r3, #65	@ 0x41
 8002bf2:	fa00 f203 	lsl.w	r2, r0, r3
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	430a      	orrs	r2, r1
 8002bfc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002bfe:	4b22      	ldr	r3, [pc, #136]	@ (8002c88 <HAL_ADC_ConfigChannel+0x234>)
 8002c00:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4a21      	ldr	r2, [pc, #132]	@ (8002c8c <HAL_ADC_ConfigChannel+0x238>)
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d109      	bne.n	8002c20 <HAL_ADC_ConfigChannel+0x1cc>
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	2b12      	cmp	r3, #18
 8002c12:	d105      	bne.n	8002c20 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a19      	ldr	r2, [pc, #100]	@ (8002c8c <HAL_ADC_ConfigChannel+0x238>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d123      	bne.n	8002c72 <HAL_ADC_ConfigChannel+0x21e>
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	2b10      	cmp	r3, #16
 8002c30:	d003      	beq.n	8002c3a <HAL_ADC_ConfigChannel+0x1e6>
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	2b11      	cmp	r3, #17
 8002c38:	d11b      	bne.n	8002c72 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	2b10      	cmp	r3, #16
 8002c4c:	d111      	bne.n	8002c72 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002c4e:	4b10      	ldr	r3, [pc, #64]	@ (8002c90 <HAL_ADC_ConfigChannel+0x23c>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a10      	ldr	r2, [pc, #64]	@ (8002c94 <HAL_ADC_ConfigChannel+0x240>)
 8002c54:	fba2 2303 	umull	r2, r3, r2, r3
 8002c58:	0c9a      	lsrs	r2, r3, #18
 8002c5a:	4613      	mov	r3, r2
 8002c5c:	009b      	lsls	r3, r3, #2
 8002c5e:	4413      	add	r3, r2
 8002c60:	005b      	lsls	r3, r3, #1
 8002c62:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002c64:	e002      	b.n	8002c6c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	3b01      	subs	r3, #1
 8002c6a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d1f9      	bne.n	8002c66 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2200      	movs	r2, #0
 8002c76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002c7a:	2300      	movs	r3, #0
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	3714      	adds	r7, #20
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr
 8002c88:	40012300 	.word	0x40012300
 8002c8c:	40012000 	.word	0x40012000
 8002c90:	20000000 	.word	0x20000000
 8002c94:	431bde83 	.word	0x431bde83

08002c98 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b085      	sub	sp, #20
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ca0:	4b79      	ldr	r3, [pc, #484]	@ (8002e88 <ADC_Init+0x1f0>)
 8002ca2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	685a      	ldr	r2, [r3, #4]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	431a      	orrs	r2, r3
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	685a      	ldr	r2, [r3, #4]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ccc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	6859      	ldr	r1, [r3, #4]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	691b      	ldr	r3, [r3, #16]
 8002cd8:	021a      	lsls	r2, r3, #8
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	430a      	orrs	r2, r1
 8002ce0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	685a      	ldr	r2, [r3, #4]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002cf0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	6859      	ldr	r1, [r3, #4]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	689a      	ldr	r2, [r3, #8]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	430a      	orrs	r2, r1
 8002d02:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	689a      	ldr	r2, [r3, #8]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d12:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	6899      	ldr	r1, [r3, #8]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	68da      	ldr	r2, [r3, #12]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	430a      	orrs	r2, r1
 8002d24:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d2a:	4a58      	ldr	r2, [pc, #352]	@ (8002e8c <ADC_Init+0x1f4>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d022      	beq.n	8002d76 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	689a      	ldr	r2, [r3, #8]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002d3e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	6899      	ldr	r1, [r3, #8]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	430a      	orrs	r2, r1
 8002d50:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	689a      	ldr	r2, [r3, #8]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002d60:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	6899      	ldr	r1, [r3, #8]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	430a      	orrs	r2, r1
 8002d72:	609a      	str	r2, [r3, #8]
 8002d74:	e00f      	b.n	8002d96 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	689a      	ldr	r2, [r3, #8]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002d84:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	689a      	ldr	r2, [r3, #8]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002d94:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	689a      	ldr	r2, [r3, #8]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f022 0202 	bic.w	r2, r2, #2
 8002da4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	6899      	ldr	r1, [r3, #8]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	7e1b      	ldrb	r3, [r3, #24]
 8002db0:	005a      	lsls	r2, r3, #1
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	430a      	orrs	r2, r1
 8002db8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d01b      	beq.n	8002dfc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	685a      	ldr	r2, [r3, #4]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002dd2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	685a      	ldr	r2, [r3, #4]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002de2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	6859      	ldr	r1, [r3, #4]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dee:	3b01      	subs	r3, #1
 8002df0:	035a      	lsls	r2, r3, #13
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	430a      	orrs	r2, r1
 8002df8:	605a      	str	r2, [r3, #4]
 8002dfa:	e007      	b.n	8002e0c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	685a      	ldr	r2, [r3, #4]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e0a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002e1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	69db      	ldr	r3, [r3, #28]
 8002e26:	3b01      	subs	r3, #1
 8002e28:	051a      	lsls	r2, r3, #20
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	430a      	orrs	r2, r1
 8002e30:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	689a      	ldr	r2, [r3, #8]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002e40:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	6899      	ldr	r1, [r3, #8]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002e4e:	025a      	lsls	r2, r3, #9
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	430a      	orrs	r2, r1
 8002e56:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	689a      	ldr	r2, [r3, #8]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e66:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	6899      	ldr	r1, [r3, #8]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	695b      	ldr	r3, [r3, #20]
 8002e72:	029a      	lsls	r2, r3, #10
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	430a      	orrs	r2, r1
 8002e7a:	609a      	str	r2, [r3, #8]
}
 8002e7c:	bf00      	nop
 8002e7e:	3714      	adds	r7, #20
 8002e80:	46bd      	mov	sp, r7
 8002e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e86:	4770      	bx	lr
 8002e88:	40012300 	.word	0x40012300
 8002e8c:	0f000001 	.word	0x0f000001

08002e90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b085      	sub	sp, #20
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	f003 0307 	and.w	r3, r3, #7
 8002e9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ea0:	4b0c      	ldr	r3, [pc, #48]	@ (8002ed4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ea2:	68db      	ldr	r3, [r3, #12]
 8002ea4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ea6:	68ba      	ldr	r2, [r7, #8]
 8002ea8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002eac:	4013      	ands	r3, r2
 8002eae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002eb4:	68bb      	ldr	r3, [r7, #8]
 8002eb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002eb8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ebc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ec0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ec2:	4a04      	ldr	r2, [pc, #16]	@ (8002ed4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	60d3      	str	r3, [r2, #12]
}
 8002ec8:	bf00      	nop
 8002eca:	3714      	adds	r7, #20
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr
 8002ed4:	e000ed00 	.word	0xe000ed00

08002ed8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002edc:	4b04      	ldr	r3, [pc, #16]	@ (8002ef0 <__NVIC_GetPriorityGrouping+0x18>)
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	0a1b      	lsrs	r3, r3, #8
 8002ee2:	f003 0307 	and.w	r3, r3, #7
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr
 8002ef0:	e000ed00 	.word	0xe000ed00

08002ef4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b083      	sub	sp, #12
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	4603      	mov	r3, r0
 8002efc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	db0b      	blt.n	8002f1e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f06:	79fb      	ldrb	r3, [r7, #7]
 8002f08:	f003 021f 	and.w	r2, r3, #31
 8002f0c:	4907      	ldr	r1, [pc, #28]	@ (8002f2c <__NVIC_EnableIRQ+0x38>)
 8002f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f12:	095b      	lsrs	r3, r3, #5
 8002f14:	2001      	movs	r0, #1
 8002f16:	fa00 f202 	lsl.w	r2, r0, r2
 8002f1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f1e:	bf00      	nop
 8002f20:	370c      	adds	r7, #12
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr
 8002f2a:	bf00      	nop
 8002f2c:	e000e100 	.word	0xe000e100

08002f30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	4603      	mov	r3, r0
 8002f38:	6039      	str	r1, [r7, #0]
 8002f3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	db0a      	blt.n	8002f5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	b2da      	uxtb	r2, r3
 8002f48:	490c      	ldr	r1, [pc, #48]	@ (8002f7c <__NVIC_SetPriority+0x4c>)
 8002f4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f4e:	0112      	lsls	r2, r2, #4
 8002f50:	b2d2      	uxtb	r2, r2
 8002f52:	440b      	add	r3, r1
 8002f54:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f58:	e00a      	b.n	8002f70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	b2da      	uxtb	r2, r3
 8002f5e:	4908      	ldr	r1, [pc, #32]	@ (8002f80 <__NVIC_SetPriority+0x50>)
 8002f60:	79fb      	ldrb	r3, [r7, #7]
 8002f62:	f003 030f 	and.w	r3, r3, #15
 8002f66:	3b04      	subs	r3, #4
 8002f68:	0112      	lsls	r2, r2, #4
 8002f6a:	b2d2      	uxtb	r2, r2
 8002f6c:	440b      	add	r3, r1
 8002f6e:	761a      	strb	r2, [r3, #24]
}
 8002f70:	bf00      	nop
 8002f72:	370c      	adds	r7, #12
 8002f74:	46bd      	mov	sp, r7
 8002f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7a:	4770      	bx	lr
 8002f7c:	e000e100 	.word	0xe000e100
 8002f80:	e000ed00 	.word	0xe000ed00

08002f84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b089      	sub	sp, #36	@ 0x24
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	60f8      	str	r0, [r7, #12]
 8002f8c:	60b9      	str	r1, [r7, #8]
 8002f8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	f003 0307 	and.w	r3, r3, #7
 8002f96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f98:	69fb      	ldr	r3, [r7, #28]
 8002f9a:	f1c3 0307 	rsb	r3, r3, #7
 8002f9e:	2b04      	cmp	r3, #4
 8002fa0:	bf28      	it	cs
 8002fa2:	2304      	movcs	r3, #4
 8002fa4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	3304      	adds	r3, #4
 8002faa:	2b06      	cmp	r3, #6
 8002fac:	d902      	bls.n	8002fb4 <NVIC_EncodePriority+0x30>
 8002fae:	69fb      	ldr	r3, [r7, #28]
 8002fb0:	3b03      	subs	r3, #3
 8002fb2:	e000      	b.n	8002fb6 <NVIC_EncodePriority+0x32>
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fb8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002fbc:	69bb      	ldr	r3, [r7, #24]
 8002fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc2:	43da      	mvns	r2, r3
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	401a      	ands	r2, r3
 8002fc8:	697b      	ldr	r3, [r7, #20]
 8002fca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fcc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	fa01 f303 	lsl.w	r3, r1, r3
 8002fd6:	43d9      	mvns	r1, r3
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fdc:	4313      	orrs	r3, r2
         );
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3724      	adds	r7, #36	@ 0x24
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr
	...

08002fec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b082      	sub	sp, #8
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	3b01      	subs	r3, #1
 8002ff8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ffc:	d301      	bcc.n	8003002 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ffe:	2301      	movs	r3, #1
 8003000:	e00f      	b.n	8003022 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003002:	4a0a      	ldr	r2, [pc, #40]	@ (800302c <SysTick_Config+0x40>)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	3b01      	subs	r3, #1
 8003008:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800300a:	210f      	movs	r1, #15
 800300c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003010:	f7ff ff8e 	bl	8002f30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003014:	4b05      	ldr	r3, [pc, #20]	@ (800302c <SysTick_Config+0x40>)
 8003016:	2200      	movs	r2, #0
 8003018:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800301a:	4b04      	ldr	r3, [pc, #16]	@ (800302c <SysTick_Config+0x40>)
 800301c:	2207      	movs	r2, #7
 800301e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003020:	2300      	movs	r3, #0
}
 8003022:	4618      	mov	r0, r3
 8003024:	3708      	adds	r7, #8
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	e000e010 	.word	0xe000e010

08003030 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b082      	sub	sp, #8
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003038:	6878      	ldr	r0, [r7, #4]
 800303a:	f7ff ff29 	bl	8002e90 <__NVIC_SetPriorityGrouping>
}
 800303e:	bf00      	nop
 8003040:	3708      	adds	r7, #8
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}

08003046 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003046:	b580      	push	{r7, lr}
 8003048:	b086      	sub	sp, #24
 800304a:	af00      	add	r7, sp, #0
 800304c:	4603      	mov	r3, r0
 800304e:	60b9      	str	r1, [r7, #8]
 8003050:	607a      	str	r2, [r7, #4]
 8003052:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003054:	2300      	movs	r3, #0
 8003056:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003058:	f7ff ff3e 	bl	8002ed8 <__NVIC_GetPriorityGrouping>
 800305c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800305e:	687a      	ldr	r2, [r7, #4]
 8003060:	68b9      	ldr	r1, [r7, #8]
 8003062:	6978      	ldr	r0, [r7, #20]
 8003064:	f7ff ff8e 	bl	8002f84 <NVIC_EncodePriority>
 8003068:	4602      	mov	r2, r0
 800306a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800306e:	4611      	mov	r1, r2
 8003070:	4618      	mov	r0, r3
 8003072:	f7ff ff5d 	bl	8002f30 <__NVIC_SetPriority>
}
 8003076:	bf00      	nop
 8003078:	3718      	adds	r7, #24
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}

0800307e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800307e:	b580      	push	{r7, lr}
 8003080:	b082      	sub	sp, #8
 8003082:	af00      	add	r7, sp, #0
 8003084:	4603      	mov	r3, r0
 8003086:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003088:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800308c:	4618      	mov	r0, r3
 800308e:	f7ff ff31 	bl	8002ef4 <__NVIC_EnableIRQ>
}
 8003092:	bf00      	nop
 8003094:	3708      	adds	r7, #8
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}

0800309a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800309a:	b580      	push	{r7, lr}
 800309c:	b082      	sub	sp, #8
 800309e:	af00      	add	r7, sp, #0
 80030a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f7ff ffa2 	bl	8002fec <SysTick_Config>
 80030a8:	4603      	mov	r3, r0
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3708      	adds	r7, #8
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}

080030b2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80030b2:	b580      	push	{r7, lr}
 80030b4:	b084      	sub	sp, #16
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030be:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80030c0:	f7ff fad4 	bl	800266c <HAL_GetTick>
 80030c4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	2b02      	cmp	r3, #2
 80030d0:	d008      	beq.n	80030e4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2280      	movs	r2, #128	@ 0x80
 80030d6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2200      	movs	r2, #0
 80030dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e052      	b.n	800318a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f022 0216 	bic.w	r2, r2, #22
 80030f2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	695a      	ldr	r2, [r3, #20]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003102:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003108:	2b00      	cmp	r3, #0
 800310a:	d103      	bne.n	8003114 <HAL_DMA_Abort+0x62>
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003110:	2b00      	cmp	r3, #0
 8003112:	d007      	beq.n	8003124 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f022 0208 	bic.w	r2, r2, #8
 8003122:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f022 0201 	bic.w	r2, r2, #1
 8003132:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003134:	e013      	b.n	800315e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003136:	f7ff fa99 	bl	800266c <HAL_GetTick>
 800313a:	4602      	mov	r2, r0
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	1ad3      	subs	r3, r2, r3
 8003140:	2b05      	cmp	r3, #5
 8003142:	d90c      	bls.n	800315e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2220      	movs	r2, #32
 8003148:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2203      	movs	r2, #3
 800314e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2200      	movs	r2, #0
 8003156:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800315a:	2303      	movs	r3, #3
 800315c:	e015      	b.n	800318a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f003 0301 	and.w	r3, r3, #1
 8003168:	2b00      	cmp	r3, #0
 800316a:	d1e4      	bne.n	8003136 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003170:	223f      	movs	r2, #63	@ 0x3f
 8003172:	409a      	lsls	r2, r3
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2201      	movs	r2, #1
 800317c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2200      	movs	r2, #0
 8003184:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003188:	2300      	movs	r3, #0
}
 800318a:	4618      	mov	r0, r3
 800318c:	3710      	adds	r7, #16
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}

08003192 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003192:	b480      	push	{r7}
 8003194:	b083      	sub	sp, #12
 8003196:	af00      	add	r7, sp, #0
 8003198:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	d004      	beq.n	80031b0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2280      	movs	r2, #128	@ 0x80
 80031aa:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e00c      	b.n	80031ca <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2205      	movs	r2, #5
 80031b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f022 0201 	bic.w	r2, r2, #1
 80031c6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80031c8:	2300      	movs	r3, #0
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	370c      	adds	r7, #12
 80031ce:	46bd      	mov	sp, r7
 80031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d4:	4770      	bx	lr
	...

080031d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031d8:	b480      	push	{r7}
 80031da:	b089      	sub	sp, #36	@ 0x24
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
 80031e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80031e2:	2300      	movs	r3, #0
 80031e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80031e6:	2300      	movs	r3, #0
 80031e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80031ea:	2300      	movs	r3, #0
 80031ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031ee:	2300      	movs	r3, #0
 80031f0:	61fb      	str	r3, [r7, #28]
 80031f2:	e159      	b.n	80034a8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80031f4:	2201      	movs	r2, #1
 80031f6:	69fb      	ldr	r3, [r7, #28]
 80031f8:	fa02 f303 	lsl.w	r3, r2, r3
 80031fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	697a      	ldr	r2, [r7, #20]
 8003204:	4013      	ands	r3, r2
 8003206:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003208:	693a      	ldr	r2, [r7, #16]
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	429a      	cmp	r2, r3
 800320e:	f040 8148 	bne.w	80034a2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	f003 0303 	and.w	r3, r3, #3
 800321a:	2b01      	cmp	r3, #1
 800321c:	d005      	beq.n	800322a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003226:	2b02      	cmp	r3, #2
 8003228:	d130      	bne.n	800328c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003230:	69fb      	ldr	r3, [r7, #28]
 8003232:	005b      	lsls	r3, r3, #1
 8003234:	2203      	movs	r2, #3
 8003236:	fa02 f303 	lsl.w	r3, r2, r3
 800323a:	43db      	mvns	r3, r3
 800323c:	69ba      	ldr	r2, [r7, #24]
 800323e:	4013      	ands	r3, r2
 8003240:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	68da      	ldr	r2, [r3, #12]
 8003246:	69fb      	ldr	r3, [r7, #28]
 8003248:	005b      	lsls	r3, r3, #1
 800324a:	fa02 f303 	lsl.w	r3, r2, r3
 800324e:	69ba      	ldr	r2, [r7, #24]
 8003250:	4313      	orrs	r3, r2
 8003252:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	69ba      	ldr	r2, [r7, #24]
 8003258:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003260:	2201      	movs	r2, #1
 8003262:	69fb      	ldr	r3, [r7, #28]
 8003264:	fa02 f303 	lsl.w	r3, r2, r3
 8003268:	43db      	mvns	r3, r3
 800326a:	69ba      	ldr	r2, [r7, #24]
 800326c:	4013      	ands	r3, r2
 800326e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	091b      	lsrs	r3, r3, #4
 8003276:	f003 0201 	and.w	r2, r3, #1
 800327a:	69fb      	ldr	r3, [r7, #28]
 800327c:	fa02 f303 	lsl.w	r3, r2, r3
 8003280:	69ba      	ldr	r2, [r7, #24]
 8003282:	4313      	orrs	r3, r2
 8003284:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	69ba      	ldr	r2, [r7, #24]
 800328a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	f003 0303 	and.w	r3, r3, #3
 8003294:	2b03      	cmp	r3, #3
 8003296:	d017      	beq.n	80032c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800329e:	69fb      	ldr	r3, [r7, #28]
 80032a0:	005b      	lsls	r3, r3, #1
 80032a2:	2203      	movs	r2, #3
 80032a4:	fa02 f303 	lsl.w	r3, r2, r3
 80032a8:	43db      	mvns	r3, r3
 80032aa:	69ba      	ldr	r2, [r7, #24]
 80032ac:	4013      	ands	r3, r2
 80032ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	689a      	ldr	r2, [r3, #8]
 80032b4:	69fb      	ldr	r3, [r7, #28]
 80032b6:	005b      	lsls	r3, r3, #1
 80032b8:	fa02 f303 	lsl.w	r3, r2, r3
 80032bc:	69ba      	ldr	r2, [r7, #24]
 80032be:	4313      	orrs	r3, r2
 80032c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	69ba      	ldr	r2, [r7, #24]
 80032c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	f003 0303 	and.w	r3, r3, #3
 80032d0:	2b02      	cmp	r3, #2
 80032d2:	d123      	bne.n	800331c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	08da      	lsrs	r2, r3, #3
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	3208      	adds	r2, #8
 80032dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	f003 0307 	and.w	r3, r3, #7
 80032e8:	009b      	lsls	r3, r3, #2
 80032ea:	220f      	movs	r2, #15
 80032ec:	fa02 f303 	lsl.w	r3, r2, r3
 80032f0:	43db      	mvns	r3, r3
 80032f2:	69ba      	ldr	r2, [r7, #24]
 80032f4:	4013      	ands	r3, r2
 80032f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	691a      	ldr	r2, [r3, #16]
 80032fc:	69fb      	ldr	r3, [r7, #28]
 80032fe:	f003 0307 	and.w	r3, r3, #7
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	fa02 f303 	lsl.w	r3, r2, r3
 8003308:	69ba      	ldr	r2, [r7, #24]
 800330a:	4313      	orrs	r3, r2
 800330c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800330e:	69fb      	ldr	r3, [r7, #28]
 8003310:	08da      	lsrs	r2, r3, #3
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	3208      	adds	r2, #8
 8003316:	69b9      	ldr	r1, [r7, #24]
 8003318:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003322:	69fb      	ldr	r3, [r7, #28]
 8003324:	005b      	lsls	r3, r3, #1
 8003326:	2203      	movs	r2, #3
 8003328:	fa02 f303 	lsl.w	r3, r2, r3
 800332c:	43db      	mvns	r3, r3
 800332e:	69ba      	ldr	r2, [r7, #24]
 8003330:	4013      	ands	r3, r2
 8003332:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	f003 0203 	and.w	r2, r3, #3
 800333c:	69fb      	ldr	r3, [r7, #28]
 800333e:	005b      	lsls	r3, r3, #1
 8003340:	fa02 f303 	lsl.w	r3, r2, r3
 8003344:	69ba      	ldr	r2, [r7, #24]
 8003346:	4313      	orrs	r3, r2
 8003348:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	69ba      	ldr	r2, [r7, #24]
 800334e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003358:	2b00      	cmp	r3, #0
 800335a:	f000 80a2 	beq.w	80034a2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800335e:	2300      	movs	r3, #0
 8003360:	60fb      	str	r3, [r7, #12]
 8003362:	4b57      	ldr	r3, [pc, #348]	@ (80034c0 <HAL_GPIO_Init+0x2e8>)
 8003364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003366:	4a56      	ldr	r2, [pc, #344]	@ (80034c0 <HAL_GPIO_Init+0x2e8>)
 8003368:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800336c:	6453      	str	r3, [r2, #68]	@ 0x44
 800336e:	4b54      	ldr	r3, [pc, #336]	@ (80034c0 <HAL_GPIO_Init+0x2e8>)
 8003370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003372:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003376:	60fb      	str	r3, [r7, #12]
 8003378:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800337a:	4a52      	ldr	r2, [pc, #328]	@ (80034c4 <HAL_GPIO_Init+0x2ec>)
 800337c:	69fb      	ldr	r3, [r7, #28]
 800337e:	089b      	lsrs	r3, r3, #2
 8003380:	3302      	adds	r3, #2
 8003382:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003386:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003388:	69fb      	ldr	r3, [r7, #28]
 800338a:	f003 0303 	and.w	r3, r3, #3
 800338e:	009b      	lsls	r3, r3, #2
 8003390:	220f      	movs	r2, #15
 8003392:	fa02 f303 	lsl.w	r3, r2, r3
 8003396:	43db      	mvns	r3, r3
 8003398:	69ba      	ldr	r2, [r7, #24]
 800339a:	4013      	ands	r3, r2
 800339c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	4a49      	ldr	r2, [pc, #292]	@ (80034c8 <HAL_GPIO_Init+0x2f0>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d019      	beq.n	80033da <HAL_GPIO_Init+0x202>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	4a48      	ldr	r2, [pc, #288]	@ (80034cc <HAL_GPIO_Init+0x2f4>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d013      	beq.n	80033d6 <HAL_GPIO_Init+0x1fe>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4a47      	ldr	r2, [pc, #284]	@ (80034d0 <HAL_GPIO_Init+0x2f8>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d00d      	beq.n	80033d2 <HAL_GPIO_Init+0x1fa>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	4a46      	ldr	r2, [pc, #280]	@ (80034d4 <HAL_GPIO_Init+0x2fc>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d007      	beq.n	80033ce <HAL_GPIO_Init+0x1f6>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	4a45      	ldr	r2, [pc, #276]	@ (80034d8 <HAL_GPIO_Init+0x300>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d101      	bne.n	80033ca <HAL_GPIO_Init+0x1f2>
 80033c6:	2304      	movs	r3, #4
 80033c8:	e008      	b.n	80033dc <HAL_GPIO_Init+0x204>
 80033ca:	2307      	movs	r3, #7
 80033cc:	e006      	b.n	80033dc <HAL_GPIO_Init+0x204>
 80033ce:	2303      	movs	r3, #3
 80033d0:	e004      	b.n	80033dc <HAL_GPIO_Init+0x204>
 80033d2:	2302      	movs	r3, #2
 80033d4:	e002      	b.n	80033dc <HAL_GPIO_Init+0x204>
 80033d6:	2301      	movs	r3, #1
 80033d8:	e000      	b.n	80033dc <HAL_GPIO_Init+0x204>
 80033da:	2300      	movs	r3, #0
 80033dc:	69fa      	ldr	r2, [r7, #28]
 80033de:	f002 0203 	and.w	r2, r2, #3
 80033e2:	0092      	lsls	r2, r2, #2
 80033e4:	4093      	lsls	r3, r2
 80033e6:	69ba      	ldr	r2, [r7, #24]
 80033e8:	4313      	orrs	r3, r2
 80033ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80033ec:	4935      	ldr	r1, [pc, #212]	@ (80034c4 <HAL_GPIO_Init+0x2ec>)
 80033ee:	69fb      	ldr	r3, [r7, #28]
 80033f0:	089b      	lsrs	r3, r3, #2
 80033f2:	3302      	adds	r3, #2
 80033f4:	69ba      	ldr	r2, [r7, #24]
 80033f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80033fa:	4b38      	ldr	r3, [pc, #224]	@ (80034dc <HAL_GPIO_Init+0x304>)
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	43db      	mvns	r3, r3
 8003404:	69ba      	ldr	r2, [r7, #24]
 8003406:	4013      	ands	r3, r2
 8003408:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003412:	2b00      	cmp	r3, #0
 8003414:	d003      	beq.n	800341e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003416:	69ba      	ldr	r2, [r7, #24]
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	4313      	orrs	r3, r2
 800341c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800341e:	4a2f      	ldr	r2, [pc, #188]	@ (80034dc <HAL_GPIO_Init+0x304>)
 8003420:	69bb      	ldr	r3, [r7, #24]
 8003422:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003424:	4b2d      	ldr	r3, [pc, #180]	@ (80034dc <HAL_GPIO_Init+0x304>)
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	43db      	mvns	r3, r3
 800342e:	69ba      	ldr	r2, [r7, #24]
 8003430:	4013      	ands	r3, r2
 8003432:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800343c:	2b00      	cmp	r3, #0
 800343e:	d003      	beq.n	8003448 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003440:	69ba      	ldr	r2, [r7, #24]
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	4313      	orrs	r3, r2
 8003446:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003448:	4a24      	ldr	r2, [pc, #144]	@ (80034dc <HAL_GPIO_Init+0x304>)
 800344a:	69bb      	ldr	r3, [r7, #24]
 800344c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800344e:	4b23      	ldr	r3, [pc, #140]	@ (80034dc <HAL_GPIO_Init+0x304>)
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	43db      	mvns	r3, r3
 8003458:	69ba      	ldr	r2, [r7, #24]
 800345a:	4013      	ands	r3, r2
 800345c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003466:	2b00      	cmp	r3, #0
 8003468:	d003      	beq.n	8003472 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800346a:	69ba      	ldr	r2, [r7, #24]
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	4313      	orrs	r3, r2
 8003470:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003472:	4a1a      	ldr	r2, [pc, #104]	@ (80034dc <HAL_GPIO_Init+0x304>)
 8003474:	69bb      	ldr	r3, [r7, #24]
 8003476:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003478:	4b18      	ldr	r3, [pc, #96]	@ (80034dc <HAL_GPIO_Init+0x304>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	43db      	mvns	r3, r3
 8003482:	69ba      	ldr	r2, [r7, #24]
 8003484:	4013      	ands	r3, r2
 8003486:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003490:	2b00      	cmp	r3, #0
 8003492:	d003      	beq.n	800349c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003494:	69ba      	ldr	r2, [r7, #24]
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	4313      	orrs	r3, r2
 800349a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800349c:	4a0f      	ldr	r2, [pc, #60]	@ (80034dc <HAL_GPIO_Init+0x304>)
 800349e:	69bb      	ldr	r3, [r7, #24]
 80034a0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034a2:	69fb      	ldr	r3, [r7, #28]
 80034a4:	3301      	adds	r3, #1
 80034a6:	61fb      	str	r3, [r7, #28]
 80034a8:	69fb      	ldr	r3, [r7, #28]
 80034aa:	2b0f      	cmp	r3, #15
 80034ac:	f67f aea2 	bls.w	80031f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80034b0:	bf00      	nop
 80034b2:	bf00      	nop
 80034b4:	3724      	adds	r7, #36	@ 0x24
 80034b6:	46bd      	mov	sp, r7
 80034b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034bc:	4770      	bx	lr
 80034be:	bf00      	nop
 80034c0:	40023800 	.word	0x40023800
 80034c4:	40013800 	.word	0x40013800
 80034c8:	40020000 	.word	0x40020000
 80034cc:	40020400 	.word	0x40020400
 80034d0:	40020800 	.word	0x40020800
 80034d4:	40020c00 	.word	0x40020c00
 80034d8:	40021000 	.word	0x40021000
 80034dc:	40013c00 	.word	0x40013c00

080034e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b085      	sub	sp, #20
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
 80034e8:	460b      	mov	r3, r1
 80034ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	691a      	ldr	r2, [r3, #16]
 80034f0:	887b      	ldrh	r3, [r7, #2]
 80034f2:	4013      	ands	r3, r2
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d002      	beq.n	80034fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80034f8:	2301      	movs	r3, #1
 80034fa:	73fb      	strb	r3, [r7, #15]
 80034fc:	e001      	b.n	8003502 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80034fe:	2300      	movs	r3, #0
 8003500:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003502:	7bfb      	ldrb	r3, [r7, #15]
}
 8003504:	4618      	mov	r0, r3
 8003506:	3714      	adds	r7, #20
 8003508:	46bd      	mov	sp, r7
 800350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350e:	4770      	bx	lr

08003510 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003510:	b480      	push	{r7}
 8003512:	b083      	sub	sp, #12
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
 8003518:	460b      	mov	r3, r1
 800351a:	807b      	strh	r3, [r7, #2]
 800351c:	4613      	mov	r3, r2
 800351e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003520:	787b      	ldrb	r3, [r7, #1]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d003      	beq.n	800352e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003526:	887a      	ldrh	r2, [r7, #2]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800352c:	e003      	b.n	8003536 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800352e:	887b      	ldrh	r3, [r7, #2]
 8003530:	041a      	lsls	r2, r3, #16
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	619a      	str	r2, [r3, #24]
}
 8003536:	bf00      	nop
 8003538:	370c      	adds	r7, #12
 800353a:	46bd      	mov	sp, r7
 800353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003540:	4770      	bx	lr
	...

08003544 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b084      	sub	sp, #16
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d101      	bne.n	8003556 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e12b      	b.n	80037ae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800355c:	b2db      	uxtb	r3, r3
 800355e:	2b00      	cmp	r3, #0
 8003560:	d106      	bne.n	8003570 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2200      	movs	r2, #0
 8003566:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800356a:	6878      	ldr	r0, [r7, #4]
 800356c:	f7fd f93a 	bl	80007e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2224      	movs	r2, #36	@ 0x24
 8003574:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	681a      	ldr	r2, [r3, #0]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f022 0201 	bic.w	r2, r2, #1
 8003586:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003596:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80035a6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80035a8:	f002 faec 	bl	8005b84 <HAL_RCC_GetPCLK1Freq>
 80035ac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	4a81      	ldr	r2, [pc, #516]	@ (80037b8 <HAL_I2C_Init+0x274>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d807      	bhi.n	80035c8 <HAL_I2C_Init+0x84>
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	4a80      	ldr	r2, [pc, #512]	@ (80037bc <HAL_I2C_Init+0x278>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	bf94      	ite	ls
 80035c0:	2301      	movls	r3, #1
 80035c2:	2300      	movhi	r3, #0
 80035c4:	b2db      	uxtb	r3, r3
 80035c6:	e006      	b.n	80035d6 <HAL_I2C_Init+0x92>
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	4a7d      	ldr	r2, [pc, #500]	@ (80037c0 <HAL_I2C_Init+0x27c>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	bf94      	ite	ls
 80035d0:	2301      	movls	r3, #1
 80035d2:	2300      	movhi	r3, #0
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d001      	beq.n	80035de <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e0e7      	b.n	80037ae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	4a78      	ldr	r2, [pc, #480]	@ (80037c4 <HAL_I2C_Init+0x280>)
 80035e2:	fba2 2303 	umull	r2, r3, r2, r3
 80035e6:	0c9b      	lsrs	r3, r3, #18
 80035e8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	68ba      	ldr	r2, [r7, #8]
 80035fa:	430a      	orrs	r2, r1
 80035fc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	6a1b      	ldr	r3, [r3, #32]
 8003604:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	4a6a      	ldr	r2, [pc, #424]	@ (80037b8 <HAL_I2C_Init+0x274>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d802      	bhi.n	8003618 <HAL_I2C_Init+0xd4>
 8003612:	68bb      	ldr	r3, [r7, #8]
 8003614:	3301      	adds	r3, #1
 8003616:	e009      	b.n	800362c <HAL_I2C_Init+0xe8>
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800361e:	fb02 f303 	mul.w	r3, r2, r3
 8003622:	4a69      	ldr	r2, [pc, #420]	@ (80037c8 <HAL_I2C_Init+0x284>)
 8003624:	fba2 2303 	umull	r2, r3, r2, r3
 8003628:	099b      	lsrs	r3, r3, #6
 800362a:	3301      	adds	r3, #1
 800362c:	687a      	ldr	r2, [r7, #4]
 800362e:	6812      	ldr	r2, [r2, #0]
 8003630:	430b      	orrs	r3, r1
 8003632:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	69db      	ldr	r3, [r3, #28]
 800363a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800363e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	495c      	ldr	r1, [pc, #368]	@ (80037b8 <HAL_I2C_Init+0x274>)
 8003648:	428b      	cmp	r3, r1
 800364a:	d819      	bhi.n	8003680 <HAL_I2C_Init+0x13c>
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	1e59      	subs	r1, r3, #1
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	005b      	lsls	r3, r3, #1
 8003656:	fbb1 f3f3 	udiv	r3, r1, r3
 800365a:	1c59      	adds	r1, r3, #1
 800365c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003660:	400b      	ands	r3, r1
 8003662:	2b00      	cmp	r3, #0
 8003664:	d00a      	beq.n	800367c <HAL_I2C_Init+0x138>
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	1e59      	subs	r1, r3, #1
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	005b      	lsls	r3, r3, #1
 8003670:	fbb1 f3f3 	udiv	r3, r1, r3
 8003674:	3301      	adds	r3, #1
 8003676:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800367a:	e051      	b.n	8003720 <HAL_I2C_Init+0x1dc>
 800367c:	2304      	movs	r3, #4
 800367e:	e04f      	b.n	8003720 <HAL_I2C_Init+0x1dc>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d111      	bne.n	80036ac <HAL_I2C_Init+0x168>
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	1e58      	subs	r0, r3, #1
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6859      	ldr	r1, [r3, #4]
 8003690:	460b      	mov	r3, r1
 8003692:	005b      	lsls	r3, r3, #1
 8003694:	440b      	add	r3, r1
 8003696:	fbb0 f3f3 	udiv	r3, r0, r3
 800369a:	3301      	adds	r3, #1
 800369c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	bf0c      	ite	eq
 80036a4:	2301      	moveq	r3, #1
 80036a6:	2300      	movne	r3, #0
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	e012      	b.n	80036d2 <HAL_I2C_Init+0x18e>
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	1e58      	subs	r0, r3, #1
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6859      	ldr	r1, [r3, #4]
 80036b4:	460b      	mov	r3, r1
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	440b      	add	r3, r1
 80036ba:	0099      	lsls	r1, r3, #2
 80036bc:	440b      	add	r3, r1
 80036be:	fbb0 f3f3 	udiv	r3, r0, r3
 80036c2:	3301      	adds	r3, #1
 80036c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	bf0c      	ite	eq
 80036cc:	2301      	moveq	r3, #1
 80036ce:	2300      	movne	r3, #0
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d001      	beq.n	80036da <HAL_I2C_Init+0x196>
 80036d6:	2301      	movs	r3, #1
 80036d8:	e022      	b.n	8003720 <HAL_I2C_Init+0x1dc>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d10e      	bne.n	8003700 <HAL_I2C_Init+0x1bc>
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	1e58      	subs	r0, r3, #1
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6859      	ldr	r1, [r3, #4]
 80036ea:	460b      	mov	r3, r1
 80036ec:	005b      	lsls	r3, r3, #1
 80036ee:	440b      	add	r3, r1
 80036f0:	fbb0 f3f3 	udiv	r3, r0, r3
 80036f4:	3301      	adds	r3, #1
 80036f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80036fe:	e00f      	b.n	8003720 <HAL_I2C_Init+0x1dc>
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	1e58      	subs	r0, r3, #1
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6859      	ldr	r1, [r3, #4]
 8003708:	460b      	mov	r3, r1
 800370a:	009b      	lsls	r3, r3, #2
 800370c:	440b      	add	r3, r1
 800370e:	0099      	lsls	r1, r3, #2
 8003710:	440b      	add	r3, r1
 8003712:	fbb0 f3f3 	udiv	r3, r0, r3
 8003716:	3301      	adds	r3, #1
 8003718:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800371c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003720:	6879      	ldr	r1, [r7, #4]
 8003722:	6809      	ldr	r1, [r1, #0]
 8003724:	4313      	orrs	r3, r2
 8003726:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	69da      	ldr	r2, [r3, #28]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6a1b      	ldr	r3, [r3, #32]
 800373a:	431a      	orrs	r2, r3
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	430a      	orrs	r2, r1
 8003742:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	689b      	ldr	r3, [r3, #8]
 800374a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800374e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003752:	687a      	ldr	r2, [r7, #4]
 8003754:	6911      	ldr	r1, [r2, #16]
 8003756:	687a      	ldr	r2, [r7, #4]
 8003758:	68d2      	ldr	r2, [r2, #12]
 800375a:	4311      	orrs	r1, r2
 800375c:	687a      	ldr	r2, [r7, #4]
 800375e:	6812      	ldr	r2, [r2, #0]
 8003760:	430b      	orrs	r3, r1
 8003762:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	68db      	ldr	r3, [r3, #12]
 800376a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	695a      	ldr	r2, [r3, #20]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	699b      	ldr	r3, [r3, #24]
 8003776:	431a      	orrs	r2, r3
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	430a      	orrs	r2, r1
 800377e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	681a      	ldr	r2, [r3, #0]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f042 0201 	orr.w	r2, r2, #1
 800378e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2200      	movs	r2, #0
 8003794:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2220      	movs	r2, #32
 800379a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2200      	movs	r2, #0
 80037a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2200      	movs	r2, #0
 80037a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80037ac:	2300      	movs	r3, #0
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3710      	adds	r7, #16
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	bf00      	nop
 80037b8:	000186a0 	.word	0x000186a0
 80037bc:	001e847f 	.word	0x001e847f
 80037c0:	003d08ff 	.word	0x003d08ff
 80037c4:	431bde83 	.word	0x431bde83
 80037c8:	10624dd3 	.word	0x10624dd3

080037cc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b088      	sub	sp, #32
 80037d0:	af02      	add	r7, sp, #8
 80037d2:	60f8      	str	r0, [r7, #12]
 80037d4:	607a      	str	r2, [r7, #4]
 80037d6:	461a      	mov	r2, r3
 80037d8:	460b      	mov	r3, r1
 80037da:	817b      	strh	r3, [r7, #10]
 80037dc:	4613      	mov	r3, r2
 80037de:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80037e0:	f7fe ff44 	bl	800266c <HAL_GetTick>
 80037e4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	2b20      	cmp	r3, #32
 80037f0:	f040 80e0 	bne.w	80039b4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	9300      	str	r3, [sp, #0]
 80037f8:	2319      	movs	r3, #25
 80037fa:	2201      	movs	r2, #1
 80037fc:	4970      	ldr	r1, [pc, #448]	@ (80039c0 <HAL_I2C_Master_Transmit+0x1f4>)
 80037fe:	68f8      	ldr	r0, [r7, #12]
 8003800:	f000 f964 	bl	8003acc <I2C_WaitOnFlagUntilTimeout>
 8003804:	4603      	mov	r3, r0
 8003806:	2b00      	cmp	r3, #0
 8003808:	d001      	beq.n	800380e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800380a:	2302      	movs	r3, #2
 800380c:	e0d3      	b.n	80039b6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003814:	2b01      	cmp	r3, #1
 8003816:	d101      	bne.n	800381c <HAL_I2C_Master_Transmit+0x50>
 8003818:	2302      	movs	r3, #2
 800381a:	e0cc      	b.n	80039b6 <HAL_I2C_Master_Transmit+0x1ea>
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2201      	movs	r2, #1
 8003820:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f003 0301 	and.w	r3, r3, #1
 800382e:	2b01      	cmp	r3, #1
 8003830:	d007      	beq.n	8003842 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f042 0201 	orr.w	r2, r2, #1
 8003840:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003850:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2221      	movs	r2, #33	@ 0x21
 8003856:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2210      	movs	r2, #16
 800385e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2200      	movs	r2, #0
 8003866:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	687a      	ldr	r2, [r7, #4]
 800386c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	893a      	ldrh	r2, [r7, #8]
 8003872:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003878:	b29a      	uxth	r2, r3
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	4a50      	ldr	r2, [pc, #320]	@ (80039c4 <HAL_I2C_Master_Transmit+0x1f8>)
 8003882:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003884:	8979      	ldrh	r1, [r7, #10]
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	6a3a      	ldr	r2, [r7, #32]
 800388a:	68f8      	ldr	r0, [r7, #12]
 800388c:	f000 f89c 	bl	80039c8 <I2C_MasterRequestWrite>
 8003890:	4603      	mov	r3, r0
 8003892:	2b00      	cmp	r3, #0
 8003894:	d001      	beq.n	800389a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e08d      	b.n	80039b6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800389a:	2300      	movs	r3, #0
 800389c:	613b      	str	r3, [r7, #16]
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	695b      	ldr	r3, [r3, #20]
 80038a4:	613b      	str	r3, [r7, #16]
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	699b      	ldr	r3, [r3, #24]
 80038ac:	613b      	str	r3, [r7, #16]
 80038ae:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80038b0:	e066      	b.n	8003980 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038b2:	697a      	ldr	r2, [r7, #20]
 80038b4:	6a39      	ldr	r1, [r7, #32]
 80038b6:	68f8      	ldr	r0, [r7, #12]
 80038b8:	f000 fa22 	bl	8003d00 <I2C_WaitOnTXEFlagUntilTimeout>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d00d      	beq.n	80038de <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c6:	2b04      	cmp	r3, #4
 80038c8:	d107      	bne.n	80038da <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038d8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	e06b      	b.n	80039b6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038e2:	781a      	ldrb	r2, [r3, #0]
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ee:	1c5a      	adds	r2, r3, #1
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	3b01      	subs	r3, #1
 80038fc:	b29a      	uxth	r2, r3
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003906:	3b01      	subs	r3, #1
 8003908:	b29a      	uxth	r2, r3
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	695b      	ldr	r3, [r3, #20]
 8003914:	f003 0304 	and.w	r3, r3, #4
 8003918:	2b04      	cmp	r3, #4
 800391a:	d11b      	bne.n	8003954 <HAL_I2C_Master_Transmit+0x188>
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003920:	2b00      	cmp	r3, #0
 8003922:	d017      	beq.n	8003954 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003928:	781a      	ldrb	r2, [r3, #0]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003934:	1c5a      	adds	r2, r3, #1
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800393e:	b29b      	uxth	r3, r3
 8003940:	3b01      	subs	r3, #1
 8003942:	b29a      	uxth	r2, r3
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800394c:	3b01      	subs	r3, #1
 800394e:	b29a      	uxth	r2, r3
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003954:	697a      	ldr	r2, [r7, #20]
 8003956:	6a39      	ldr	r1, [r7, #32]
 8003958:	68f8      	ldr	r0, [r7, #12]
 800395a:	f000 fa19 	bl	8003d90 <I2C_WaitOnBTFFlagUntilTimeout>
 800395e:	4603      	mov	r3, r0
 8003960:	2b00      	cmp	r3, #0
 8003962:	d00d      	beq.n	8003980 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003968:	2b04      	cmp	r3, #4
 800396a:	d107      	bne.n	800397c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800397a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e01a      	b.n	80039b6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003984:	2b00      	cmp	r3, #0
 8003986:	d194      	bne.n	80038b2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003996:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2220      	movs	r2, #32
 800399c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2200      	movs	r2, #0
 80039a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2200      	movs	r2, #0
 80039ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80039b0:	2300      	movs	r3, #0
 80039b2:	e000      	b.n	80039b6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80039b4:	2302      	movs	r3, #2
  }
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3718      	adds	r7, #24
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	00100002 	.word	0x00100002
 80039c4:	ffff0000 	.word	0xffff0000

080039c8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b088      	sub	sp, #32
 80039cc:	af02      	add	r7, sp, #8
 80039ce:	60f8      	str	r0, [r7, #12]
 80039d0:	607a      	str	r2, [r7, #4]
 80039d2:	603b      	str	r3, [r7, #0]
 80039d4:	460b      	mov	r3, r1
 80039d6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039dc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	2b08      	cmp	r3, #8
 80039e2:	d006      	beq.n	80039f2 <I2C_MasterRequestWrite+0x2a>
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	2b01      	cmp	r3, #1
 80039e8:	d003      	beq.n	80039f2 <I2C_MasterRequestWrite+0x2a>
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80039f0:	d108      	bne.n	8003a04 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	681a      	ldr	r2, [r3, #0]
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a00:	601a      	str	r2, [r3, #0]
 8003a02:	e00b      	b.n	8003a1c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a08:	2b12      	cmp	r3, #18
 8003a0a:	d107      	bne.n	8003a1c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a1a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	9300      	str	r3, [sp, #0]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2200      	movs	r2, #0
 8003a24:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003a28:	68f8      	ldr	r0, [r7, #12]
 8003a2a:	f000 f84f 	bl	8003acc <I2C_WaitOnFlagUntilTimeout>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d00d      	beq.n	8003a50 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a42:	d103      	bne.n	8003a4c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a4a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003a4c:	2303      	movs	r3, #3
 8003a4e:	e035      	b.n	8003abc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	691b      	ldr	r3, [r3, #16]
 8003a54:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a58:	d108      	bne.n	8003a6c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003a5a:	897b      	ldrh	r3, [r7, #10]
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	461a      	mov	r2, r3
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003a68:	611a      	str	r2, [r3, #16]
 8003a6a:	e01b      	b.n	8003aa4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003a6c:	897b      	ldrh	r3, [r7, #10]
 8003a6e:	11db      	asrs	r3, r3, #7
 8003a70:	b2db      	uxtb	r3, r3
 8003a72:	f003 0306 	and.w	r3, r3, #6
 8003a76:	b2db      	uxtb	r3, r3
 8003a78:	f063 030f 	orn	r3, r3, #15
 8003a7c:	b2da      	uxtb	r2, r3
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	687a      	ldr	r2, [r7, #4]
 8003a88:	490e      	ldr	r1, [pc, #56]	@ (8003ac4 <I2C_MasterRequestWrite+0xfc>)
 8003a8a:	68f8      	ldr	r0, [r7, #12]
 8003a8c:	f000 f898 	bl	8003bc0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a90:	4603      	mov	r3, r0
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d001      	beq.n	8003a9a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	e010      	b.n	8003abc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003a9a:	897b      	ldrh	r3, [r7, #10]
 8003a9c:	b2da      	uxtb	r2, r3
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	687a      	ldr	r2, [r7, #4]
 8003aa8:	4907      	ldr	r1, [pc, #28]	@ (8003ac8 <I2C_MasterRequestWrite+0x100>)
 8003aaa:	68f8      	ldr	r0, [r7, #12]
 8003aac:	f000 f888 	bl	8003bc0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d001      	beq.n	8003aba <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	e000      	b.n	8003abc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003aba:	2300      	movs	r3, #0
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	3718      	adds	r7, #24
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}
 8003ac4:	00010008 	.word	0x00010008
 8003ac8:	00010002 	.word	0x00010002

08003acc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b084      	sub	sp, #16
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	60f8      	str	r0, [r7, #12]
 8003ad4:	60b9      	str	r1, [r7, #8]
 8003ad6:	603b      	str	r3, [r7, #0]
 8003ad8:	4613      	mov	r3, r2
 8003ada:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003adc:	e048      	b.n	8003b70 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ae4:	d044      	beq.n	8003b70 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ae6:	f7fe fdc1 	bl	800266c <HAL_GetTick>
 8003aea:	4602      	mov	r2, r0
 8003aec:	69bb      	ldr	r3, [r7, #24]
 8003aee:	1ad3      	subs	r3, r2, r3
 8003af0:	683a      	ldr	r2, [r7, #0]
 8003af2:	429a      	cmp	r2, r3
 8003af4:	d302      	bcc.n	8003afc <I2C_WaitOnFlagUntilTimeout+0x30>
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d139      	bne.n	8003b70 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	0c1b      	lsrs	r3, r3, #16
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	2b01      	cmp	r3, #1
 8003b04:	d10d      	bne.n	8003b22 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	695b      	ldr	r3, [r3, #20]
 8003b0c:	43da      	mvns	r2, r3
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	4013      	ands	r3, r2
 8003b12:	b29b      	uxth	r3, r3
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	bf0c      	ite	eq
 8003b18:	2301      	moveq	r3, #1
 8003b1a:	2300      	movne	r3, #0
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	461a      	mov	r2, r3
 8003b20:	e00c      	b.n	8003b3c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	699b      	ldr	r3, [r3, #24]
 8003b28:	43da      	mvns	r2, r3
 8003b2a:	68bb      	ldr	r3, [r7, #8]
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	b29b      	uxth	r3, r3
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	bf0c      	ite	eq
 8003b34:	2301      	moveq	r3, #1
 8003b36:	2300      	movne	r3, #0
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	461a      	mov	r2, r3
 8003b3c:	79fb      	ldrb	r3, [r7, #7]
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d116      	bne.n	8003b70 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2200      	movs	r2, #0
 8003b46:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	2220      	movs	r2, #32
 8003b4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	2200      	movs	r2, #0
 8003b54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b5c:	f043 0220 	orr.w	r2, r3, #32
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	2200      	movs	r2, #0
 8003b68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	e023      	b.n	8003bb8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b70:	68bb      	ldr	r3, [r7, #8]
 8003b72:	0c1b      	lsrs	r3, r3, #16
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	2b01      	cmp	r3, #1
 8003b78:	d10d      	bne.n	8003b96 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	695b      	ldr	r3, [r3, #20]
 8003b80:	43da      	mvns	r2, r3
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	4013      	ands	r3, r2
 8003b86:	b29b      	uxth	r3, r3
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	bf0c      	ite	eq
 8003b8c:	2301      	moveq	r3, #1
 8003b8e:	2300      	movne	r3, #0
 8003b90:	b2db      	uxtb	r3, r3
 8003b92:	461a      	mov	r2, r3
 8003b94:	e00c      	b.n	8003bb0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	699b      	ldr	r3, [r3, #24]
 8003b9c:	43da      	mvns	r2, r3
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	4013      	ands	r3, r2
 8003ba2:	b29b      	uxth	r3, r3
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	bf0c      	ite	eq
 8003ba8:	2301      	moveq	r3, #1
 8003baa:	2300      	movne	r3, #0
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	461a      	mov	r2, r3
 8003bb0:	79fb      	ldrb	r3, [r7, #7]
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	d093      	beq.n	8003ade <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003bb6:	2300      	movs	r3, #0
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	3710      	adds	r7, #16
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}

08003bc0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b084      	sub	sp, #16
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	60f8      	str	r0, [r7, #12]
 8003bc8:	60b9      	str	r1, [r7, #8]
 8003bca:	607a      	str	r2, [r7, #4]
 8003bcc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003bce:	e071      	b.n	8003cb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	695b      	ldr	r3, [r3, #20]
 8003bd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bde:	d123      	bne.n	8003c28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bee:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003bf8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2220      	movs	r2, #32
 8003c04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c14:	f043 0204 	orr.w	r2, r3, #4
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e067      	b.n	8003cf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003c2e:	d041      	beq.n	8003cb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c30:	f7fe fd1c 	bl	800266c <HAL_GetTick>
 8003c34:	4602      	mov	r2, r0
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	687a      	ldr	r2, [r7, #4]
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d302      	bcc.n	8003c46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d136      	bne.n	8003cb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003c46:	68bb      	ldr	r3, [r7, #8]
 8003c48:	0c1b      	lsrs	r3, r3, #16
 8003c4a:	b2db      	uxtb	r3, r3
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	d10c      	bne.n	8003c6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	695b      	ldr	r3, [r3, #20]
 8003c56:	43da      	mvns	r2, r3
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	4013      	ands	r3, r2
 8003c5c:	b29b      	uxth	r3, r3
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	bf14      	ite	ne
 8003c62:	2301      	movne	r3, #1
 8003c64:	2300      	moveq	r3, #0
 8003c66:	b2db      	uxtb	r3, r3
 8003c68:	e00b      	b.n	8003c82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	699b      	ldr	r3, [r3, #24]
 8003c70:	43da      	mvns	r2, r3
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	4013      	ands	r3, r2
 8003c76:	b29b      	uxth	r3, r3
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	bf14      	ite	ne
 8003c7c:	2301      	movne	r3, #1
 8003c7e:	2300      	moveq	r3, #0
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d016      	beq.n	8003cb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2220      	movs	r2, #32
 8003c90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2200      	movs	r2, #0
 8003c98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca0:	f043 0220 	orr.w	r2, r3, #32
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2200      	movs	r2, #0
 8003cac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	e021      	b.n	8003cf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	0c1b      	lsrs	r3, r3, #16
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d10c      	bne.n	8003cd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	695b      	ldr	r3, [r3, #20]
 8003cc4:	43da      	mvns	r2, r3
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	4013      	ands	r3, r2
 8003cca:	b29b      	uxth	r3, r3
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	bf14      	ite	ne
 8003cd0:	2301      	movne	r3, #1
 8003cd2:	2300      	moveq	r3, #0
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	e00b      	b.n	8003cf0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	699b      	ldr	r3, [r3, #24]
 8003cde:	43da      	mvns	r2, r3
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	4013      	ands	r3, r2
 8003ce4:	b29b      	uxth	r3, r3
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	bf14      	ite	ne
 8003cea:	2301      	movne	r3, #1
 8003cec:	2300      	moveq	r3, #0
 8003cee:	b2db      	uxtb	r3, r3
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	f47f af6d 	bne.w	8003bd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003cf6:	2300      	movs	r3, #0
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	3710      	adds	r7, #16
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}

08003d00 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b084      	sub	sp, #16
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	60f8      	str	r0, [r7, #12]
 8003d08:	60b9      	str	r1, [r7, #8]
 8003d0a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d0c:	e034      	b.n	8003d78 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d0e:	68f8      	ldr	r0, [r7, #12]
 8003d10:	f000 f886 	bl	8003e20 <I2C_IsAcknowledgeFailed>
 8003d14:	4603      	mov	r3, r0
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d001      	beq.n	8003d1e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e034      	b.n	8003d88 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d24:	d028      	beq.n	8003d78 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d26:	f7fe fca1 	bl	800266c <HAL_GetTick>
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	1ad3      	subs	r3, r2, r3
 8003d30:	68ba      	ldr	r2, [r7, #8]
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d302      	bcc.n	8003d3c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d11d      	bne.n	8003d78 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	695b      	ldr	r3, [r3, #20]
 8003d42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d46:	2b80      	cmp	r3, #128	@ 0x80
 8003d48:	d016      	beq.n	8003d78 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2220      	movs	r2, #32
 8003d54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d64:	f043 0220 	orr.w	r2, r3, #32
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	e007      	b.n	8003d88 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	695b      	ldr	r3, [r3, #20]
 8003d7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d82:	2b80      	cmp	r3, #128	@ 0x80
 8003d84:	d1c3      	bne.n	8003d0e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003d86:	2300      	movs	r3, #0
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3710      	adds	r7, #16
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}

08003d90 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b084      	sub	sp, #16
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	60f8      	str	r0, [r7, #12]
 8003d98:	60b9      	str	r1, [r7, #8]
 8003d9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d9c:	e034      	b.n	8003e08 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d9e:	68f8      	ldr	r0, [r7, #12]
 8003da0:	f000 f83e 	bl	8003e20 <I2C_IsAcknowledgeFailed>
 8003da4:	4603      	mov	r3, r0
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d001      	beq.n	8003dae <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003daa:	2301      	movs	r3, #1
 8003dac:	e034      	b.n	8003e18 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003db4:	d028      	beq.n	8003e08 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003db6:	f7fe fc59 	bl	800266c <HAL_GetTick>
 8003dba:	4602      	mov	r2, r0
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	1ad3      	subs	r3, r2, r3
 8003dc0:	68ba      	ldr	r2, [r7, #8]
 8003dc2:	429a      	cmp	r2, r3
 8003dc4:	d302      	bcc.n	8003dcc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d11d      	bne.n	8003e08 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	695b      	ldr	r3, [r3, #20]
 8003dd2:	f003 0304 	and.w	r3, r3, #4
 8003dd6:	2b04      	cmp	r3, #4
 8003dd8:	d016      	beq.n	8003e08 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2220      	movs	r2, #32
 8003de4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2200      	movs	r2, #0
 8003dec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df4:	f043 0220 	orr.w	r2, r3, #32
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	e007      	b.n	8003e18 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	695b      	ldr	r3, [r3, #20]
 8003e0e:	f003 0304 	and.w	r3, r3, #4
 8003e12:	2b04      	cmp	r3, #4
 8003e14:	d1c3      	bne.n	8003d9e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003e16:	2300      	movs	r3, #0
}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	3710      	adds	r7, #16
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bd80      	pop	{r7, pc}

08003e20 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003e20:	b480      	push	{r7}
 8003e22:	b083      	sub	sp, #12
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	695b      	ldr	r3, [r3, #20]
 8003e2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e36:	d11b      	bne.n	8003e70 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003e40:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2200      	movs	r2, #0
 8003e46:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2220      	movs	r2, #32
 8003e4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2200      	movs	r2, #0
 8003e54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e5c:	f043 0204 	orr.w	r2, r3, #4
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2200      	movs	r2, #0
 8003e68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	e000      	b.n	8003e72 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003e70:	2300      	movs	r3, #0
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	370c      	adds	r7, #12
 8003e76:	46bd      	mov	sp, r7
 8003e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7c:	4770      	bx	lr

08003e7e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003e7e:	b580      	push	{r7, lr}
 8003e80:	b086      	sub	sp, #24
 8003e82:	af02      	add	r7, sp, #8
 8003e84:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d101      	bne.n	8003e90 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e101      	b.n	8004094 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d106      	bne.n	8003eb0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	f006 fbec 	bl	800a688 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2203      	movs	r2, #3
 8003eb4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ebe:	d102      	bne.n	8003ec6 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4618      	mov	r0, r3
 8003ecc:	f002 ffb1 	bl	8006e32 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6818      	ldr	r0, [r3, #0]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	7c1a      	ldrb	r2, [r3, #16]
 8003ed8:	f88d 2000 	strb.w	r2, [sp]
 8003edc:	3304      	adds	r3, #4
 8003ede:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ee0:	f002 fe90 	bl	8006c04 <USB_CoreInit>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d005      	beq.n	8003ef6 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2202      	movs	r2, #2
 8003eee:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e0ce      	b.n	8004094 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	2100      	movs	r1, #0
 8003efc:	4618      	mov	r0, r3
 8003efe:	f002 ffa9 	bl	8006e54 <USB_SetCurrentMode>
 8003f02:	4603      	mov	r3, r0
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d005      	beq.n	8003f14 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2202      	movs	r2, #2
 8003f0c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e0bf      	b.n	8004094 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f14:	2300      	movs	r3, #0
 8003f16:	73fb      	strb	r3, [r7, #15]
 8003f18:	e04a      	b.n	8003fb0 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003f1a:	7bfa      	ldrb	r2, [r7, #15]
 8003f1c:	6879      	ldr	r1, [r7, #4]
 8003f1e:	4613      	mov	r3, r2
 8003f20:	00db      	lsls	r3, r3, #3
 8003f22:	4413      	add	r3, r2
 8003f24:	009b      	lsls	r3, r3, #2
 8003f26:	440b      	add	r3, r1
 8003f28:	3315      	adds	r3, #21
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003f2e:	7bfa      	ldrb	r2, [r7, #15]
 8003f30:	6879      	ldr	r1, [r7, #4]
 8003f32:	4613      	mov	r3, r2
 8003f34:	00db      	lsls	r3, r3, #3
 8003f36:	4413      	add	r3, r2
 8003f38:	009b      	lsls	r3, r3, #2
 8003f3a:	440b      	add	r3, r1
 8003f3c:	3314      	adds	r3, #20
 8003f3e:	7bfa      	ldrb	r2, [r7, #15]
 8003f40:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003f42:	7bfa      	ldrb	r2, [r7, #15]
 8003f44:	7bfb      	ldrb	r3, [r7, #15]
 8003f46:	b298      	uxth	r0, r3
 8003f48:	6879      	ldr	r1, [r7, #4]
 8003f4a:	4613      	mov	r3, r2
 8003f4c:	00db      	lsls	r3, r3, #3
 8003f4e:	4413      	add	r3, r2
 8003f50:	009b      	lsls	r3, r3, #2
 8003f52:	440b      	add	r3, r1
 8003f54:	332e      	adds	r3, #46	@ 0x2e
 8003f56:	4602      	mov	r2, r0
 8003f58:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003f5a:	7bfa      	ldrb	r2, [r7, #15]
 8003f5c:	6879      	ldr	r1, [r7, #4]
 8003f5e:	4613      	mov	r3, r2
 8003f60:	00db      	lsls	r3, r3, #3
 8003f62:	4413      	add	r3, r2
 8003f64:	009b      	lsls	r3, r3, #2
 8003f66:	440b      	add	r3, r1
 8003f68:	3318      	adds	r3, #24
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003f6e:	7bfa      	ldrb	r2, [r7, #15]
 8003f70:	6879      	ldr	r1, [r7, #4]
 8003f72:	4613      	mov	r3, r2
 8003f74:	00db      	lsls	r3, r3, #3
 8003f76:	4413      	add	r3, r2
 8003f78:	009b      	lsls	r3, r3, #2
 8003f7a:	440b      	add	r3, r1
 8003f7c:	331c      	adds	r3, #28
 8003f7e:	2200      	movs	r2, #0
 8003f80:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003f82:	7bfa      	ldrb	r2, [r7, #15]
 8003f84:	6879      	ldr	r1, [r7, #4]
 8003f86:	4613      	mov	r3, r2
 8003f88:	00db      	lsls	r3, r3, #3
 8003f8a:	4413      	add	r3, r2
 8003f8c:	009b      	lsls	r3, r3, #2
 8003f8e:	440b      	add	r3, r1
 8003f90:	3320      	adds	r3, #32
 8003f92:	2200      	movs	r2, #0
 8003f94:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003f96:	7bfa      	ldrb	r2, [r7, #15]
 8003f98:	6879      	ldr	r1, [r7, #4]
 8003f9a:	4613      	mov	r3, r2
 8003f9c:	00db      	lsls	r3, r3, #3
 8003f9e:	4413      	add	r3, r2
 8003fa0:	009b      	lsls	r3, r3, #2
 8003fa2:	440b      	add	r3, r1
 8003fa4:	3324      	adds	r3, #36	@ 0x24
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003faa:	7bfb      	ldrb	r3, [r7, #15]
 8003fac:	3301      	adds	r3, #1
 8003fae:	73fb      	strb	r3, [r7, #15]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	791b      	ldrb	r3, [r3, #4]
 8003fb4:	7bfa      	ldrb	r2, [r7, #15]
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	d3af      	bcc.n	8003f1a <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003fba:	2300      	movs	r3, #0
 8003fbc:	73fb      	strb	r3, [r7, #15]
 8003fbe:	e044      	b.n	800404a <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003fc0:	7bfa      	ldrb	r2, [r7, #15]
 8003fc2:	6879      	ldr	r1, [r7, #4]
 8003fc4:	4613      	mov	r3, r2
 8003fc6:	00db      	lsls	r3, r3, #3
 8003fc8:	4413      	add	r3, r2
 8003fca:	009b      	lsls	r3, r3, #2
 8003fcc:	440b      	add	r3, r1
 8003fce:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003fd6:	7bfa      	ldrb	r2, [r7, #15]
 8003fd8:	6879      	ldr	r1, [r7, #4]
 8003fda:	4613      	mov	r3, r2
 8003fdc:	00db      	lsls	r3, r3, #3
 8003fde:	4413      	add	r3, r2
 8003fe0:	009b      	lsls	r3, r3, #2
 8003fe2:	440b      	add	r3, r1
 8003fe4:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003fe8:	7bfa      	ldrb	r2, [r7, #15]
 8003fea:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003fec:	7bfa      	ldrb	r2, [r7, #15]
 8003fee:	6879      	ldr	r1, [r7, #4]
 8003ff0:	4613      	mov	r3, r2
 8003ff2:	00db      	lsls	r3, r3, #3
 8003ff4:	4413      	add	r3, r2
 8003ff6:	009b      	lsls	r3, r3, #2
 8003ff8:	440b      	add	r3, r1
 8003ffa:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003ffe:	2200      	movs	r2, #0
 8004000:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004002:	7bfa      	ldrb	r2, [r7, #15]
 8004004:	6879      	ldr	r1, [r7, #4]
 8004006:	4613      	mov	r3, r2
 8004008:	00db      	lsls	r3, r3, #3
 800400a:	4413      	add	r3, r2
 800400c:	009b      	lsls	r3, r3, #2
 800400e:	440b      	add	r3, r1
 8004010:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004014:	2200      	movs	r2, #0
 8004016:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004018:	7bfa      	ldrb	r2, [r7, #15]
 800401a:	6879      	ldr	r1, [r7, #4]
 800401c:	4613      	mov	r3, r2
 800401e:	00db      	lsls	r3, r3, #3
 8004020:	4413      	add	r3, r2
 8004022:	009b      	lsls	r3, r3, #2
 8004024:	440b      	add	r3, r1
 8004026:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800402a:	2200      	movs	r2, #0
 800402c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800402e:	7bfa      	ldrb	r2, [r7, #15]
 8004030:	6879      	ldr	r1, [r7, #4]
 8004032:	4613      	mov	r3, r2
 8004034:	00db      	lsls	r3, r3, #3
 8004036:	4413      	add	r3, r2
 8004038:	009b      	lsls	r3, r3, #2
 800403a:	440b      	add	r3, r1
 800403c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004040:	2200      	movs	r2, #0
 8004042:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004044:	7bfb      	ldrb	r3, [r7, #15]
 8004046:	3301      	adds	r3, #1
 8004048:	73fb      	strb	r3, [r7, #15]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	791b      	ldrb	r3, [r3, #4]
 800404e:	7bfa      	ldrb	r2, [r7, #15]
 8004050:	429a      	cmp	r2, r3
 8004052:	d3b5      	bcc.n	8003fc0 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6818      	ldr	r0, [r3, #0]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	7c1a      	ldrb	r2, [r3, #16]
 800405c:	f88d 2000 	strb.w	r2, [sp]
 8004060:	3304      	adds	r3, #4
 8004062:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004064:	f002 ff42 	bl	8006eec <USB_DevInit>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d005      	beq.n	800407a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2202      	movs	r2, #2
 8004072:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004076:	2301      	movs	r3, #1
 8004078:	e00c      	b.n	8004094 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2200      	movs	r2, #0
 800407e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2201      	movs	r2, #1
 8004084:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4618      	mov	r0, r3
 800408e:	f003 ff8c 	bl	8007faa <USB_DevDisconnect>

  return HAL_OK;
 8004092:	2300      	movs	r3, #0
}
 8004094:	4618      	mov	r0, r3
 8004096:	3710      	adds	r7, #16
 8004098:	46bd      	mov	sp, r7
 800409a:	bd80      	pop	{r7, pc}

0800409c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b084      	sub	sp, #16
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80040b0:	2b01      	cmp	r3, #1
 80040b2:	d101      	bne.n	80040b8 <HAL_PCD_Start+0x1c>
 80040b4:	2302      	movs	r3, #2
 80040b6:	e022      	b.n	80040fe <HAL_PCD_Start+0x62>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2201      	movs	r2, #1
 80040bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	68db      	ldr	r3, [r3, #12]
 80040c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d009      	beq.n	80040e0 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	d105      	bne.n	80040e0 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040d8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4618      	mov	r0, r3
 80040e6:	f002 fe93 	bl	8006e10 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4618      	mov	r0, r3
 80040f0:	f003 ff3a 	bl	8007f68 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80040fc:	2300      	movs	r3, #0
}
 80040fe:	4618      	mov	r0, r3
 8004100:	3710      	adds	r7, #16
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}

08004106 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004106:	b590      	push	{r4, r7, lr}
 8004108:	b08d      	sub	sp, #52	@ 0x34
 800410a:	af00      	add	r7, sp, #0
 800410c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004114:	6a3b      	ldr	r3, [r7, #32]
 8004116:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4618      	mov	r0, r3
 800411e:	f003 fff8 	bl	8008112 <USB_GetMode>
 8004122:	4603      	mov	r3, r0
 8004124:	2b00      	cmp	r3, #0
 8004126:	f040 848c 	bne.w	8004a42 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4618      	mov	r0, r3
 8004130:	f003 ff5c 	bl	8007fec <USB_ReadInterrupts>
 8004134:	4603      	mov	r3, r0
 8004136:	2b00      	cmp	r3, #0
 8004138:	f000 8482 	beq.w	8004a40 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800413c:	69fb      	ldr	r3, [r7, #28]
 800413e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004142:	689b      	ldr	r3, [r3, #8]
 8004144:	0a1b      	lsrs	r3, r3, #8
 8004146:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4618      	mov	r0, r3
 8004156:	f003 ff49 	bl	8007fec <USB_ReadInterrupts>
 800415a:	4603      	mov	r3, r0
 800415c:	f003 0302 	and.w	r3, r3, #2
 8004160:	2b02      	cmp	r3, #2
 8004162:	d107      	bne.n	8004174 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	695a      	ldr	r2, [r3, #20]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f002 0202 	and.w	r2, r2, #2
 8004172:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4618      	mov	r0, r3
 800417a:	f003 ff37 	bl	8007fec <USB_ReadInterrupts>
 800417e:	4603      	mov	r3, r0
 8004180:	f003 0310 	and.w	r3, r3, #16
 8004184:	2b10      	cmp	r3, #16
 8004186:	d161      	bne.n	800424c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	699a      	ldr	r2, [r3, #24]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f022 0210 	bic.w	r2, r2, #16
 8004196:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004198:	6a3b      	ldr	r3, [r7, #32]
 800419a:	6a1b      	ldr	r3, [r3, #32]
 800419c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800419e:	69bb      	ldr	r3, [r7, #24]
 80041a0:	f003 020f 	and.w	r2, r3, #15
 80041a4:	4613      	mov	r3, r2
 80041a6:	00db      	lsls	r3, r3, #3
 80041a8:	4413      	add	r3, r2
 80041aa:	009b      	lsls	r3, r3, #2
 80041ac:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80041b0:	687a      	ldr	r2, [r7, #4]
 80041b2:	4413      	add	r3, r2
 80041b4:	3304      	adds	r3, #4
 80041b6:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80041b8:	69bb      	ldr	r3, [r7, #24]
 80041ba:	0c5b      	lsrs	r3, r3, #17
 80041bc:	f003 030f 	and.w	r3, r3, #15
 80041c0:	2b02      	cmp	r3, #2
 80041c2:	d124      	bne.n	800420e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80041c4:	69ba      	ldr	r2, [r7, #24]
 80041c6:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80041ca:	4013      	ands	r3, r2
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d035      	beq.n	800423c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80041d0:	697b      	ldr	r3, [r7, #20]
 80041d2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80041d4:	69bb      	ldr	r3, [r7, #24]
 80041d6:	091b      	lsrs	r3, r3, #4
 80041d8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80041da:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041de:	b29b      	uxth	r3, r3
 80041e0:	461a      	mov	r2, r3
 80041e2:	6a38      	ldr	r0, [r7, #32]
 80041e4:	f003 fd6e 	bl	8007cc4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80041e8:	697b      	ldr	r3, [r7, #20]
 80041ea:	68da      	ldr	r2, [r3, #12]
 80041ec:	69bb      	ldr	r3, [r7, #24]
 80041ee:	091b      	lsrs	r3, r3, #4
 80041f0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041f4:	441a      	add	r2, r3
 80041f6:	697b      	ldr	r3, [r7, #20]
 80041f8:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	695a      	ldr	r2, [r3, #20]
 80041fe:	69bb      	ldr	r3, [r7, #24]
 8004200:	091b      	lsrs	r3, r3, #4
 8004202:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004206:	441a      	add	r2, r3
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	615a      	str	r2, [r3, #20]
 800420c:	e016      	b.n	800423c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800420e:	69bb      	ldr	r3, [r7, #24]
 8004210:	0c5b      	lsrs	r3, r3, #17
 8004212:	f003 030f 	and.w	r3, r3, #15
 8004216:	2b06      	cmp	r3, #6
 8004218:	d110      	bne.n	800423c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004220:	2208      	movs	r2, #8
 8004222:	4619      	mov	r1, r3
 8004224:	6a38      	ldr	r0, [r7, #32]
 8004226:	f003 fd4d 	bl	8007cc4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	695a      	ldr	r2, [r3, #20]
 800422e:	69bb      	ldr	r3, [r7, #24]
 8004230:	091b      	lsrs	r3, r3, #4
 8004232:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004236:	441a      	add	r2, r3
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	699a      	ldr	r2, [r3, #24]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f042 0210 	orr.w	r2, r2, #16
 800424a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4618      	mov	r0, r3
 8004252:	f003 fecb 	bl	8007fec <USB_ReadInterrupts>
 8004256:	4603      	mov	r3, r0
 8004258:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800425c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004260:	f040 80a7 	bne.w	80043b2 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004264:	2300      	movs	r3, #0
 8004266:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4618      	mov	r0, r3
 800426e:	f003 fed0 	bl	8008012 <USB_ReadDevAllOutEpInterrupt>
 8004272:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004274:	e099      	b.n	80043aa <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004276:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004278:	f003 0301 	and.w	r3, r3, #1
 800427c:	2b00      	cmp	r3, #0
 800427e:	f000 808e 	beq.w	800439e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004288:	b2d2      	uxtb	r2, r2
 800428a:	4611      	mov	r1, r2
 800428c:	4618      	mov	r0, r3
 800428e:	f003 fef4 	bl	800807a <USB_ReadDevOutEPInterrupt>
 8004292:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	f003 0301 	and.w	r3, r3, #1
 800429a:	2b00      	cmp	r3, #0
 800429c:	d00c      	beq.n	80042b8 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800429e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042a0:	015a      	lsls	r2, r3, #5
 80042a2:	69fb      	ldr	r3, [r7, #28]
 80042a4:	4413      	add	r3, r2
 80042a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042aa:	461a      	mov	r2, r3
 80042ac:	2301      	movs	r3, #1
 80042ae:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80042b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80042b2:	6878      	ldr	r0, [r7, #4]
 80042b4:	f000 fea4 	bl	8005000 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	f003 0308 	and.w	r3, r3, #8
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d00c      	beq.n	80042dc <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80042c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042c4:	015a      	lsls	r2, r3, #5
 80042c6:	69fb      	ldr	r3, [r7, #28]
 80042c8:	4413      	add	r3, r2
 80042ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042ce:	461a      	mov	r2, r3
 80042d0:	2308      	movs	r3, #8
 80042d2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80042d4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f000 ff7a 	bl	80051d0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	f003 0310 	and.w	r3, r3, #16
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d008      	beq.n	80042f8 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80042e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042e8:	015a      	lsls	r2, r3, #5
 80042ea:	69fb      	ldr	r3, [r7, #28]
 80042ec:	4413      	add	r3, r2
 80042ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042f2:	461a      	mov	r2, r3
 80042f4:	2310      	movs	r3, #16
 80042f6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	f003 0302 	and.w	r3, r3, #2
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d030      	beq.n	8004364 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004302:	6a3b      	ldr	r3, [r7, #32]
 8004304:	695b      	ldr	r3, [r3, #20]
 8004306:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800430a:	2b80      	cmp	r3, #128	@ 0x80
 800430c:	d109      	bne.n	8004322 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800430e:	69fb      	ldr	r3, [r7, #28]
 8004310:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	69fa      	ldr	r2, [r7, #28]
 8004318:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800431c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004320:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004322:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004324:	4613      	mov	r3, r2
 8004326:	00db      	lsls	r3, r3, #3
 8004328:	4413      	add	r3, r2
 800432a:	009b      	lsls	r3, r3, #2
 800432c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004330:	687a      	ldr	r2, [r7, #4]
 8004332:	4413      	add	r3, r2
 8004334:	3304      	adds	r3, #4
 8004336:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004338:	697b      	ldr	r3, [r7, #20]
 800433a:	78db      	ldrb	r3, [r3, #3]
 800433c:	2b01      	cmp	r3, #1
 800433e:	d108      	bne.n	8004352 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004340:	697b      	ldr	r3, [r7, #20]
 8004342:	2200      	movs	r2, #0
 8004344:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004348:	b2db      	uxtb	r3, r3
 800434a:	4619      	mov	r1, r3
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	f006 faa1 	bl	800a894 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004354:	015a      	lsls	r2, r3, #5
 8004356:	69fb      	ldr	r3, [r7, #28]
 8004358:	4413      	add	r3, r2
 800435a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800435e:	461a      	mov	r2, r3
 8004360:	2302      	movs	r3, #2
 8004362:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	f003 0320 	and.w	r3, r3, #32
 800436a:	2b00      	cmp	r3, #0
 800436c:	d008      	beq.n	8004380 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800436e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004370:	015a      	lsls	r2, r3, #5
 8004372:	69fb      	ldr	r3, [r7, #28]
 8004374:	4413      	add	r3, r2
 8004376:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800437a:	461a      	mov	r2, r3
 800437c:	2320      	movs	r3, #32
 800437e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004386:	2b00      	cmp	r3, #0
 8004388:	d009      	beq.n	800439e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800438a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800438c:	015a      	lsls	r2, r3, #5
 800438e:	69fb      	ldr	r3, [r7, #28]
 8004390:	4413      	add	r3, r2
 8004392:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004396:	461a      	mov	r2, r3
 8004398:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800439c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800439e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043a0:	3301      	adds	r3, #1
 80043a2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80043a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043a6:	085b      	lsrs	r3, r3, #1
 80043a8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80043aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	f47f af62 	bne.w	8004276 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4618      	mov	r0, r3
 80043b8:	f003 fe18 	bl	8007fec <USB_ReadInterrupts>
 80043bc:	4603      	mov	r3, r0
 80043be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043c2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80043c6:	f040 80db 	bne.w	8004580 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4618      	mov	r0, r3
 80043d0:	f003 fe39 	bl	8008046 <USB_ReadDevAllInEpInterrupt>
 80043d4:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80043d6:	2300      	movs	r3, #0
 80043d8:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80043da:	e0cd      	b.n	8004578 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80043dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043de:	f003 0301 	and.w	r3, r3, #1
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	f000 80c2 	beq.w	800456c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043ee:	b2d2      	uxtb	r2, r2
 80043f0:	4611      	mov	r1, r2
 80043f2:	4618      	mov	r0, r3
 80043f4:	f003 fe5f 	bl	80080b6 <USB_ReadDevInEPInterrupt>
 80043f8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	f003 0301 	and.w	r3, r3, #1
 8004400:	2b00      	cmp	r3, #0
 8004402:	d057      	beq.n	80044b4 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004406:	f003 030f 	and.w	r3, r3, #15
 800440a:	2201      	movs	r2, #1
 800440c:	fa02 f303 	lsl.w	r3, r2, r3
 8004410:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004412:	69fb      	ldr	r3, [r7, #28]
 8004414:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004418:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	43db      	mvns	r3, r3
 800441e:	69f9      	ldr	r1, [r7, #28]
 8004420:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004424:	4013      	ands	r3, r2
 8004426:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800442a:	015a      	lsls	r2, r3, #5
 800442c:	69fb      	ldr	r3, [r7, #28]
 800442e:	4413      	add	r3, r2
 8004430:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004434:	461a      	mov	r2, r3
 8004436:	2301      	movs	r3, #1
 8004438:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	799b      	ldrb	r3, [r3, #6]
 800443e:	2b01      	cmp	r3, #1
 8004440:	d132      	bne.n	80044a8 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004442:	6879      	ldr	r1, [r7, #4]
 8004444:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004446:	4613      	mov	r3, r2
 8004448:	00db      	lsls	r3, r3, #3
 800444a:	4413      	add	r3, r2
 800444c:	009b      	lsls	r3, r3, #2
 800444e:	440b      	add	r3, r1
 8004450:	3320      	adds	r3, #32
 8004452:	6819      	ldr	r1, [r3, #0]
 8004454:	6878      	ldr	r0, [r7, #4]
 8004456:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004458:	4613      	mov	r3, r2
 800445a:	00db      	lsls	r3, r3, #3
 800445c:	4413      	add	r3, r2
 800445e:	009b      	lsls	r3, r3, #2
 8004460:	4403      	add	r3, r0
 8004462:	331c      	adds	r3, #28
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4419      	add	r1, r3
 8004468:	6878      	ldr	r0, [r7, #4]
 800446a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800446c:	4613      	mov	r3, r2
 800446e:	00db      	lsls	r3, r3, #3
 8004470:	4413      	add	r3, r2
 8004472:	009b      	lsls	r3, r3, #2
 8004474:	4403      	add	r3, r0
 8004476:	3320      	adds	r3, #32
 8004478:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800447a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800447c:	2b00      	cmp	r3, #0
 800447e:	d113      	bne.n	80044a8 <HAL_PCD_IRQHandler+0x3a2>
 8004480:	6879      	ldr	r1, [r7, #4]
 8004482:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004484:	4613      	mov	r3, r2
 8004486:	00db      	lsls	r3, r3, #3
 8004488:	4413      	add	r3, r2
 800448a:	009b      	lsls	r3, r3, #2
 800448c:	440b      	add	r3, r1
 800448e:	3324      	adds	r3, #36	@ 0x24
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d108      	bne.n	80044a8 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6818      	ldr	r0, [r3, #0]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80044a0:	461a      	mov	r2, r3
 80044a2:	2101      	movs	r1, #1
 80044a4:	f003 fe66 	bl	8008174 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80044a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044aa:	b2db      	uxtb	r3, r3
 80044ac:	4619      	mov	r1, r3
 80044ae:	6878      	ldr	r0, [r7, #4]
 80044b0:	f006 f96b 	bl	800a78a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80044b4:	693b      	ldr	r3, [r7, #16]
 80044b6:	f003 0308 	and.w	r3, r3, #8
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d008      	beq.n	80044d0 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80044be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c0:	015a      	lsls	r2, r3, #5
 80044c2:	69fb      	ldr	r3, [r7, #28]
 80044c4:	4413      	add	r3, r2
 80044c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044ca:	461a      	mov	r2, r3
 80044cc:	2308      	movs	r3, #8
 80044ce:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	f003 0310 	and.w	r3, r3, #16
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d008      	beq.n	80044ec <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80044da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044dc:	015a      	lsls	r2, r3, #5
 80044de:	69fb      	ldr	r3, [r7, #28]
 80044e0:	4413      	add	r3, r2
 80044e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044e6:	461a      	mov	r2, r3
 80044e8:	2310      	movs	r3, #16
 80044ea:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d008      	beq.n	8004508 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80044f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044f8:	015a      	lsls	r2, r3, #5
 80044fa:	69fb      	ldr	r3, [r7, #28]
 80044fc:	4413      	add	r3, r2
 80044fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004502:	461a      	mov	r2, r3
 8004504:	2340      	movs	r3, #64	@ 0x40
 8004506:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	f003 0302 	and.w	r3, r3, #2
 800450e:	2b00      	cmp	r3, #0
 8004510:	d023      	beq.n	800455a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004512:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004514:	6a38      	ldr	r0, [r7, #32]
 8004516:	f002 fe4d 	bl	80071b4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800451a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800451c:	4613      	mov	r3, r2
 800451e:	00db      	lsls	r3, r3, #3
 8004520:	4413      	add	r3, r2
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	3310      	adds	r3, #16
 8004526:	687a      	ldr	r2, [r7, #4]
 8004528:	4413      	add	r3, r2
 800452a:	3304      	adds	r3, #4
 800452c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	78db      	ldrb	r3, [r3, #3]
 8004532:	2b01      	cmp	r3, #1
 8004534:	d108      	bne.n	8004548 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	2200      	movs	r2, #0
 800453a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800453c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800453e:	b2db      	uxtb	r3, r3
 8004540:	4619      	mov	r1, r3
 8004542:	6878      	ldr	r0, [r7, #4]
 8004544:	f006 f9b8 	bl	800a8b8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800454a:	015a      	lsls	r2, r3, #5
 800454c:	69fb      	ldr	r3, [r7, #28]
 800454e:	4413      	add	r3, r2
 8004550:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004554:	461a      	mov	r2, r3
 8004556:	2302      	movs	r3, #2
 8004558:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004560:	2b00      	cmp	r3, #0
 8004562:	d003      	beq.n	800456c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004564:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	f000 fcbd 	bl	8004ee6 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800456c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800456e:	3301      	adds	r3, #1
 8004570:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004572:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004574:	085b      	lsrs	r3, r3, #1
 8004576:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800457a:	2b00      	cmp	r3, #0
 800457c:	f47f af2e 	bne.w	80043dc <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4618      	mov	r0, r3
 8004586:	f003 fd31 	bl	8007fec <USB_ReadInterrupts>
 800458a:	4603      	mov	r3, r0
 800458c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004590:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004594:	d122      	bne.n	80045dc <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004596:	69fb      	ldr	r3, [r7, #28]
 8004598:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	69fa      	ldr	r2, [r7, #28]
 80045a0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80045a4:	f023 0301 	bic.w	r3, r3, #1
 80045a8:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d108      	bne.n	80045c6 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2200      	movs	r2, #0
 80045b8:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80045bc:	2100      	movs	r1, #0
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f000 fea4 	bl	800530c <HAL_PCDEx_LPM_Callback>
 80045c4:	e002      	b.n	80045cc <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f006 f956 	bl	800a878 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	695a      	ldr	r2, [r3, #20]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80045da:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4618      	mov	r0, r3
 80045e2:	f003 fd03 	bl	8007fec <USB_ReadInterrupts>
 80045e6:	4603      	mov	r3, r0
 80045e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045f0:	d112      	bne.n	8004618 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80045f2:	69fb      	ldr	r3, [r7, #28]
 80045f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	f003 0301 	and.w	r3, r3, #1
 80045fe:	2b01      	cmp	r3, #1
 8004600:	d102      	bne.n	8004608 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f006 f912 	bl	800a82c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	695a      	ldr	r2, [r3, #20]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004616:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4618      	mov	r0, r3
 800461e:	f003 fce5 	bl	8007fec <USB_ReadInterrupts>
 8004622:	4603      	mov	r3, r0
 8004624:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004628:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800462c:	f040 80b7 	bne.w	800479e <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004630:	69fb      	ldr	r3, [r7, #28]
 8004632:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	69fa      	ldr	r2, [r7, #28]
 800463a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800463e:	f023 0301 	bic.w	r3, r3, #1
 8004642:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	2110      	movs	r1, #16
 800464a:	4618      	mov	r0, r3
 800464c:	f002 fdb2 	bl	80071b4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004650:	2300      	movs	r3, #0
 8004652:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004654:	e046      	b.n	80046e4 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004656:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004658:	015a      	lsls	r2, r3, #5
 800465a:	69fb      	ldr	r3, [r7, #28]
 800465c:	4413      	add	r3, r2
 800465e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004662:	461a      	mov	r2, r3
 8004664:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004668:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800466a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800466c:	015a      	lsls	r2, r3, #5
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	4413      	add	r3, r2
 8004672:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800467a:	0151      	lsls	r1, r2, #5
 800467c:	69fa      	ldr	r2, [r7, #28]
 800467e:	440a      	add	r2, r1
 8004680:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004684:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004688:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800468a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800468c:	015a      	lsls	r2, r3, #5
 800468e:	69fb      	ldr	r3, [r7, #28]
 8004690:	4413      	add	r3, r2
 8004692:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004696:	461a      	mov	r2, r3
 8004698:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800469c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800469e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046a0:	015a      	lsls	r2, r3, #5
 80046a2:	69fb      	ldr	r3, [r7, #28]
 80046a4:	4413      	add	r3, r2
 80046a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046ae:	0151      	lsls	r1, r2, #5
 80046b0:	69fa      	ldr	r2, [r7, #28]
 80046b2:	440a      	add	r2, r1
 80046b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80046b8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80046bc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80046be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046c0:	015a      	lsls	r2, r3, #5
 80046c2:	69fb      	ldr	r3, [r7, #28]
 80046c4:	4413      	add	r3, r2
 80046c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046ce:	0151      	lsls	r1, r2, #5
 80046d0:	69fa      	ldr	r2, [r7, #28]
 80046d2:	440a      	add	r2, r1
 80046d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80046d8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80046dc:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80046de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046e0:	3301      	adds	r3, #1
 80046e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	791b      	ldrb	r3, [r3, #4]
 80046e8:	461a      	mov	r2, r3
 80046ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d3b2      	bcc.n	8004656 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80046f0:	69fb      	ldr	r3, [r7, #28]
 80046f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046f6:	69db      	ldr	r3, [r3, #28]
 80046f8:	69fa      	ldr	r2, [r7, #28]
 80046fa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80046fe:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004702:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	7bdb      	ldrb	r3, [r3, #15]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d016      	beq.n	800473a <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004712:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004716:	69fa      	ldr	r2, [r7, #28]
 8004718:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800471c:	f043 030b 	orr.w	r3, r3, #11
 8004720:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004724:	69fb      	ldr	r3, [r7, #28]
 8004726:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800472a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800472c:	69fa      	ldr	r2, [r7, #28]
 800472e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004732:	f043 030b 	orr.w	r3, r3, #11
 8004736:	6453      	str	r3, [r2, #68]	@ 0x44
 8004738:	e015      	b.n	8004766 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800473a:	69fb      	ldr	r3, [r7, #28]
 800473c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004740:	695b      	ldr	r3, [r3, #20]
 8004742:	69fa      	ldr	r2, [r7, #28]
 8004744:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004748:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800474c:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004750:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004752:	69fb      	ldr	r3, [r7, #28]
 8004754:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004758:	691b      	ldr	r3, [r3, #16]
 800475a:	69fa      	ldr	r2, [r7, #28]
 800475c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004760:	f043 030b 	orr.w	r3, r3, #11
 8004764:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004766:	69fb      	ldr	r3, [r7, #28]
 8004768:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	69fa      	ldr	r2, [r7, #28]
 8004770:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004774:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004778:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6818      	ldr	r0, [r3, #0]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004788:	461a      	mov	r2, r3
 800478a:	f003 fcf3 	bl	8008174 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	695a      	ldr	r2, [r3, #20]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800479c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4618      	mov	r0, r3
 80047a4:	f003 fc22 	bl	8007fec <USB_ReadInterrupts>
 80047a8:	4603      	mov	r3, r0
 80047aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80047ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047b2:	d123      	bne.n	80047fc <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4618      	mov	r0, r3
 80047ba:	f003 fcb8 	bl	800812e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4618      	mov	r0, r3
 80047c4:	f002 fd6f 	bl	80072a6 <USB_GetDevSpeed>
 80047c8:	4603      	mov	r3, r0
 80047ca:	461a      	mov	r2, r3
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681c      	ldr	r4, [r3, #0]
 80047d4:	f001 f9ca 	bl	8005b6c <HAL_RCC_GetHCLKFreq>
 80047d8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80047de:	461a      	mov	r2, r3
 80047e0:	4620      	mov	r0, r4
 80047e2:	f002 fa73 	bl	8006ccc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f005 fff7 	bl	800a7da <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	695a      	ldr	r2, [r3, #20]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80047fa:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4618      	mov	r0, r3
 8004802:	f003 fbf3 	bl	8007fec <USB_ReadInterrupts>
 8004806:	4603      	mov	r3, r0
 8004808:	f003 0308 	and.w	r3, r3, #8
 800480c:	2b08      	cmp	r3, #8
 800480e:	d10a      	bne.n	8004826 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004810:	6878      	ldr	r0, [r7, #4]
 8004812:	f005 ffd4 	bl	800a7be <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	695a      	ldr	r2, [r3, #20]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f002 0208 	and.w	r2, r2, #8
 8004824:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4618      	mov	r0, r3
 800482c:	f003 fbde 	bl	8007fec <USB_ReadInterrupts>
 8004830:	4603      	mov	r3, r0
 8004832:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004836:	2b80      	cmp	r3, #128	@ 0x80
 8004838:	d123      	bne.n	8004882 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800483a:	6a3b      	ldr	r3, [r7, #32]
 800483c:	699b      	ldr	r3, [r3, #24]
 800483e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004842:	6a3b      	ldr	r3, [r7, #32]
 8004844:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004846:	2301      	movs	r3, #1
 8004848:	627b      	str	r3, [r7, #36]	@ 0x24
 800484a:	e014      	b.n	8004876 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800484c:	6879      	ldr	r1, [r7, #4]
 800484e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004850:	4613      	mov	r3, r2
 8004852:	00db      	lsls	r3, r3, #3
 8004854:	4413      	add	r3, r2
 8004856:	009b      	lsls	r3, r3, #2
 8004858:	440b      	add	r3, r1
 800485a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800485e:	781b      	ldrb	r3, [r3, #0]
 8004860:	2b01      	cmp	r3, #1
 8004862:	d105      	bne.n	8004870 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004866:	b2db      	uxtb	r3, r3
 8004868:	4619      	mov	r1, r3
 800486a:	6878      	ldr	r0, [r7, #4]
 800486c:	f000 fb0a 	bl	8004e84 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004872:	3301      	adds	r3, #1
 8004874:	627b      	str	r3, [r7, #36]	@ 0x24
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	791b      	ldrb	r3, [r3, #4]
 800487a:	461a      	mov	r2, r3
 800487c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800487e:	4293      	cmp	r3, r2
 8004880:	d3e4      	bcc.n	800484c <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4618      	mov	r0, r3
 8004888:	f003 fbb0 	bl	8007fec <USB_ReadInterrupts>
 800488c:	4603      	mov	r3, r0
 800488e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004892:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004896:	d13c      	bne.n	8004912 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004898:	2301      	movs	r3, #1
 800489a:	627b      	str	r3, [r7, #36]	@ 0x24
 800489c:	e02b      	b.n	80048f6 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800489e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048a0:	015a      	lsls	r2, r3, #5
 80048a2:	69fb      	ldr	r3, [r7, #28]
 80048a4:	4413      	add	r3, r2
 80048a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80048ae:	6879      	ldr	r1, [r7, #4]
 80048b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048b2:	4613      	mov	r3, r2
 80048b4:	00db      	lsls	r3, r3, #3
 80048b6:	4413      	add	r3, r2
 80048b8:	009b      	lsls	r3, r3, #2
 80048ba:	440b      	add	r3, r1
 80048bc:	3318      	adds	r3, #24
 80048be:	781b      	ldrb	r3, [r3, #0]
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d115      	bne.n	80048f0 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80048c4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	da12      	bge.n	80048f0 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80048ca:	6879      	ldr	r1, [r7, #4]
 80048cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048ce:	4613      	mov	r3, r2
 80048d0:	00db      	lsls	r3, r3, #3
 80048d2:	4413      	add	r3, r2
 80048d4:	009b      	lsls	r3, r3, #2
 80048d6:	440b      	add	r3, r1
 80048d8:	3317      	adds	r3, #23
 80048da:	2201      	movs	r2, #1
 80048dc:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80048de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e0:	b2db      	uxtb	r3, r3
 80048e2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80048e6:	b2db      	uxtb	r3, r3
 80048e8:	4619      	mov	r1, r3
 80048ea:	6878      	ldr	r0, [r7, #4]
 80048ec:	f000 faca 	bl	8004e84 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80048f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048f2:	3301      	adds	r3, #1
 80048f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	791b      	ldrb	r3, [r3, #4]
 80048fa:	461a      	mov	r2, r3
 80048fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048fe:	4293      	cmp	r3, r2
 8004900:	d3cd      	bcc.n	800489e <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	695a      	ldr	r2, [r3, #20]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004910:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4618      	mov	r0, r3
 8004918:	f003 fb68 	bl	8007fec <USB_ReadInterrupts>
 800491c:	4603      	mov	r3, r0
 800491e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004922:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004926:	d156      	bne.n	80049d6 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004928:	2301      	movs	r3, #1
 800492a:	627b      	str	r3, [r7, #36]	@ 0x24
 800492c:	e045      	b.n	80049ba <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800492e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004930:	015a      	lsls	r2, r3, #5
 8004932:	69fb      	ldr	r3, [r7, #28]
 8004934:	4413      	add	r3, r2
 8004936:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800493e:	6879      	ldr	r1, [r7, #4]
 8004940:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004942:	4613      	mov	r3, r2
 8004944:	00db      	lsls	r3, r3, #3
 8004946:	4413      	add	r3, r2
 8004948:	009b      	lsls	r3, r3, #2
 800494a:	440b      	add	r3, r1
 800494c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004950:	781b      	ldrb	r3, [r3, #0]
 8004952:	2b01      	cmp	r3, #1
 8004954:	d12e      	bne.n	80049b4 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004956:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004958:	2b00      	cmp	r3, #0
 800495a:	da2b      	bge.n	80049b4 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800495c:	69bb      	ldr	r3, [r7, #24]
 800495e:	0c1a      	lsrs	r2, r3, #16
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004966:	4053      	eors	r3, r2
 8004968:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800496c:	2b00      	cmp	r3, #0
 800496e:	d121      	bne.n	80049b4 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004970:	6879      	ldr	r1, [r7, #4]
 8004972:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004974:	4613      	mov	r3, r2
 8004976:	00db      	lsls	r3, r3, #3
 8004978:	4413      	add	r3, r2
 800497a:	009b      	lsls	r3, r3, #2
 800497c:	440b      	add	r3, r1
 800497e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004982:	2201      	movs	r2, #1
 8004984:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004986:	6a3b      	ldr	r3, [r7, #32]
 8004988:	699b      	ldr	r3, [r3, #24]
 800498a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800498e:	6a3b      	ldr	r3, [r7, #32]
 8004990:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004992:	6a3b      	ldr	r3, [r7, #32]
 8004994:	695b      	ldr	r3, [r3, #20]
 8004996:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800499a:	2b00      	cmp	r3, #0
 800499c:	d10a      	bne.n	80049b4 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800499e:	69fb      	ldr	r3, [r7, #28]
 80049a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	69fa      	ldr	r2, [r7, #28]
 80049a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80049ac:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80049b0:	6053      	str	r3, [r2, #4]
            break;
 80049b2:	e008      	b.n	80049c6 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80049b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049b6:	3301      	adds	r3, #1
 80049b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	791b      	ldrb	r3, [r3, #4]
 80049be:	461a      	mov	r2, r3
 80049c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d3b3      	bcc.n	800492e <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	695a      	ldr	r2, [r3, #20]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80049d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4618      	mov	r0, r3
 80049dc:	f003 fb06 	bl	8007fec <USB_ReadInterrupts>
 80049e0:	4603      	mov	r3, r0
 80049e2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80049e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049ea:	d10a      	bne.n	8004a02 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f005 ff75 	bl	800a8dc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	695a      	ldr	r2, [r3, #20]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004a00:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4618      	mov	r0, r3
 8004a08:	f003 faf0 	bl	8007fec <USB_ReadInterrupts>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	f003 0304 	and.w	r3, r3, #4
 8004a12:	2b04      	cmp	r3, #4
 8004a14:	d115      	bne.n	8004a42 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004a1e:	69bb      	ldr	r3, [r7, #24]
 8004a20:	f003 0304 	and.w	r3, r3, #4
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d002      	beq.n	8004a2e <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004a28:	6878      	ldr	r0, [r7, #4]
 8004a2a:	f005 ff65 	bl	800a8f8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	6859      	ldr	r1, [r3, #4]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	69ba      	ldr	r2, [r7, #24]
 8004a3a:	430a      	orrs	r2, r1
 8004a3c:	605a      	str	r2, [r3, #4]
 8004a3e:	e000      	b.n	8004a42 <HAL_PCD_IRQHandler+0x93c>
      return;
 8004a40:	bf00      	nop
    }
  }
}
 8004a42:	3734      	adds	r7, #52	@ 0x34
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bd90      	pop	{r4, r7, pc}

08004a48 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b082      	sub	sp, #8
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	460b      	mov	r3, r1
 8004a52:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004a5a:	2b01      	cmp	r3, #1
 8004a5c:	d101      	bne.n	8004a62 <HAL_PCD_SetAddress+0x1a>
 8004a5e:	2302      	movs	r3, #2
 8004a60:	e012      	b.n	8004a88 <HAL_PCD_SetAddress+0x40>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2201      	movs	r2, #1
 8004a66:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	78fa      	ldrb	r2, [r7, #3]
 8004a6e:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	78fa      	ldrb	r2, [r7, #3]
 8004a76:	4611      	mov	r1, r2
 8004a78:	4618      	mov	r0, r3
 8004a7a:	f003 fa4f 	bl	8007f1c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2200      	movs	r2, #0
 8004a82:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004a86:	2300      	movs	r3, #0
}
 8004a88:	4618      	mov	r0, r3
 8004a8a:	3708      	adds	r7, #8
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd80      	pop	{r7, pc}

08004a90 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b084      	sub	sp, #16
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
 8004a98:	4608      	mov	r0, r1
 8004a9a:	4611      	mov	r1, r2
 8004a9c:	461a      	mov	r2, r3
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	70fb      	strb	r3, [r7, #3]
 8004aa2:	460b      	mov	r3, r1
 8004aa4:	803b      	strh	r3, [r7, #0]
 8004aa6:	4613      	mov	r3, r2
 8004aa8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8004aaa:	2300      	movs	r3, #0
 8004aac:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004aae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	da0f      	bge.n	8004ad6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ab6:	78fb      	ldrb	r3, [r7, #3]
 8004ab8:	f003 020f 	and.w	r2, r3, #15
 8004abc:	4613      	mov	r3, r2
 8004abe:	00db      	lsls	r3, r3, #3
 8004ac0:	4413      	add	r3, r2
 8004ac2:	009b      	lsls	r3, r3, #2
 8004ac4:	3310      	adds	r3, #16
 8004ac6:	687a      	ldr	r2, [r7, #4]
 8004ac8:	4413      	add	r3, r2
 8004aca:	3304      	adds	r3, #4
 8004acc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	705a      	strb	r2, [r3, #1]
 8004ad4:	e00f      	b.n	8004af6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ad6:	78fb      	ldrb	r3, [r7, #3]
 8004ad8:	f003 020f 	and.w	r2, r3, #15
 8004adc:	4613      	mov	r3, r2
 8004ade:	00db      	lsls	r3, r3, #3
 8004ae0:	4413      	add	r3, r2
 8004ae2:	009b      	lsls	r3, r3, #2
 8004ae4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004ae8:	687a      	ldr	r2, [r7, #4]
 8004aea:	4413      	add	r3, r2
 8004aec:	3304      	adds	r3, #4
 8004aee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2200      	movs	r2, #0
 8004af4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004af6:	78fb      	ldrb	r3, [r7, #3]
 8004af8:	f003 030f 	and.w	r3, r3, #15
 8004afc:	b2da      	uxtb	r2, r3
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004b02:	883b      	ldrh	r3, [r7, #0]
 8004b04:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	78ba      	ldrb	r2, [r7, #2]
 8004b10:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	785b      	ldrb	r3, [r3, #1]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d004      	beq.n	8004b24 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	781b      	ldrb	r3, [r3, #0]
 8004b1e:	461a      	mov	r2, r3
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004b24:	78bb      	ldrb	r3, [r7, #2]
 8004b26:	2b02      	cmp	r3, #2
 8004b28:	d102      	bne.n	8004b30 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d101      	bne.n	8004b3e <HAL_PCD_EP_Open+0xae>
 8004b3a:	2302      	movs	r3, #2
 8004b3c:	e00e      	b.n	8004b5c <HAL_PCD_EP_Open+0xcc>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2201      	movs	r2, #1
 8004b42:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	68f9      	ldr	r1, [r7, #12]
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	f002 fbcf 	bl	80072f0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8004b5a:	7afb      	ldrb	r3, [r7, #11]
}
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	3710      	adds	r7, #16
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}

08004b64 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b084      	sub	sp, #16
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
 8004b6c:	460b      	mov	r3, r1
 8004b6e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004b70:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	da0f      	bge.n	8004b98 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b78:	78fb      	ldrb	r3, [r7, #3]
 8004b7a:	f003 020f 	and.w	r2, r3, #15
 8004b7e:	4613      	mov	r3, r2
 8004b80:	00db      	lsls	r3, r3, #3
 8004b82:	4413      	add	r3, r2
 8004b84:	009b      	lsls	r3, r3, #2
 8004b86:	3310      	adds	r3, #16
 8004b88:	687a      	ldr	r2, [r7, #4]
 8004b8a:	4413      	add	r3, r2
 8004b8c:	3304      	adds	r3, #4
 8004b8e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	2201      	movs	r2, #1
 8004b94:	705a      	strb	r2, [r3, #1]
 8004b96:	e00f      	b.n	8004bb8 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b98:	78fb      	ldrb	r3, [r7, #3]
 8004b9a:	f003 020f 	and.w	r2, r3, #15
 8004b9e:	4613      	mov	r3, r2
 8004ba0:	00db      	lsls	r3, r3, #3
 8004ba2:	4413      	add	r3, r2
 8004ba4:	009b      	lsls	r3, r3, #2
 8004ba6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004baa:	687a      	ldr	r2, [r7, #4]
 8004bac:	4413      	add	r3, r2
 8004bae:	3304      	adds	r3, #4
 8004bb0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004bb8:	78fb      	ldrb	r3, [r7, #3]
 8004bba:	f003 030f 	and.w	r3, r3, #15
 8004bbe:	b2da      	uxtb	r2, r3
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004bca:	2b01      	cmp	r3, #1
 8004bcc:	d101      	bne.n	8004bd2 <HAL_PCD_EP_Close+0x6e>
 8004bce:	2302      	movs	r3, #2
 8004bd0:	e00e      	b.n	8004bf0 <HAL_PCD_EP_Close+0x8c>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2201      	movs	r2, #1
 8004bd6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	68f9      	ldr	r1, [r7, #12]
 8004be0:	4618      	mov	r0, r3
 8004be2:	f002 fc0d 	bl	8007400 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2200      	movs	r2, #0
 8004bea:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004bee:	2300      	movs	r3, #0
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	3710      	adds	r7, #16
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}

08004bf8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b086      	sub	sp, #24
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	60f8      	str	r0, [r7, #12]
 8004c00:	607a      	str	r2, [r7, #4]
 8004c02:	603b      	str	r3, [r7, #0]
 8004c04:	460b      	mov	r3, r1
 8004c06:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c08:	7afb      	ldrb	r3, [r7, #11]
 8004c0a:	f003 020f 	and.w	r2, r3, #15
 8004c0e:	4613      	mov	r3, r2
 8004c10:	00db      	lsls	r3, r3, #3
 8004c12:	4413      	add	r3, r2
 8004c14:	009b      	lsls	r3, r3, #2
 8004c16:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004c1a:	68fa      	ldr	r2, [r7, #12]
 8004c1c:	4413      	add	r3, r2
 8004c1e:	3304      	adds	r3, #4
 8004c20:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004c22:	697b      	ldr	r3, [r7, #20]
 8004c24:	687a      	ldr	r2, [r7, #4]
 8004c26:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004c28:	697b      	ldr	r3, [r7, #20]
 8004c2a:	683a      	ldr	r2, [r7, #0]
 8004c2c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	2200      	movs	r2, #0
 8004c32:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004c34:	697b      	ldr	r3, [r7, #20]
 8004c36:	2200      	movs	r2, #0
 8004c38:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c3a:	7afb      	ldrb	r3, [r7, #11]
 8004c3c:	f003 030f 	and.w	r3, r3, #15
 8004c40:	b2da      	uxtb	r2, r3
 8004c42:	697b      	ldr	r3, [r7, #20]
 8004c44:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	799b      	ldrb	r3, [r3, #6]
 8004c4a:	2b01      	cmp	r3, #1
 8004c4c:	d102      	bne.n	8004c54 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004c4e:	687a      	ldr	r2, [r7, #4]
 8004c50:	697b      	ldr	r3, [r7, #20]
 8004c52:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	6818      	ldr	r0, [r3, #0]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	799b      	ldrb	r3, [r3, #6]
 8004c5c:	461a      	mov	r2, r3
 8004c5e:	6979      	ldr	r1, [r7, #20]
 8004c60:	f002 fcaa 	bl	80075b8 <USB_EPStartXfer>

  return HAL_OK;
 8004c64:	2300      	movs	r3, #0
}
 8004c66:	4618      	mov	r0, r3
 8004c68:	3718      	adds	r7, #24
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}

08004c6e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004c6e:	b480      	push	{r7}
 8004c70:	b083      	sub	sp, #12
 8004c72:	af00      	add	r7, sp, #0
 8004c74:	6078      	str	r0, [r7, #4]
 8004c76:	460b      	mov	r3, r1
 8004c78:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004c7a:	78fb      	ldrb	r3, [r7, #3]
 8004c7c:	f003 020f 	and.w	r2, r3, #15
 8004c80:	6879      	ldr	r1, [r7, #4]
 8004c82:	4613      	mov	r3, r2
 8004c84:	00db      	lsls	r3, r3, #3
 8004c86:	4413      	add	r3, r2
 8004c88:	009b      	lsls	r3, r3, #2
 8004c8a:	440b      	add	r3, r1
 8004c8c:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8004c90:	681b      	ldr	r3, [r3, #0]
}
 8004c92:	4618      	mov	r0, r3
 8004c94:	370c      	adds	r7, #12
 8004c96:	46bd      	mov	sp, r7
 8004c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9c:	4770      	bx	lr

08004c9e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004c9e:	b580      	push	{r7, lr}
 8004ca0:	b086      	sub	sp, #24
 8004ca2:	af00      	add	r7, sp, #0
 8004ca4:	60f8      	str	r0, [r7, #12]
 8004ca6:	607a      	str	r2, [r7, #4]
 8004ca8:	603b      	str	r3, [r7, #0]
 8004caa:	460b      	mov	r3, r1
 8004cac:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004cae:	7afb      	ldrb	r3, [r7, #11]
 8004cb0:	f003 020f 	and.w	r2, r3, #15
 8004cb4:	4613      	mov	r3, r2
 8004cb6:	00db      	lsls	r3, r3, #3
 8004cb8:	4413      	add	r3, r2
 8004cba:	009b      	lsls	r3, r3, #2
 8004cbc:	3310      	adds	r3, #16
 8004cbe:	68fa      	ldr	r2, [r7, #12]
 8004cc0:	4413      	add	r3, r2
 8004cc2:	3304      	adds	r3, #4
 8004cc4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	687a      	ldr	r2, [r7, #4]
 8004cca:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	683a      	ldr	r2, [r7, #0]
 8004cd0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	2201      	movs	r2, #1
 8004cdc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004cde:	7afb      	ldrb	r3, [r7, #11]
 8004ce0:	f003 030f 	and.w	r3, r3, #15
 8004ce4:	b2da      	uxtb	r2, r3
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	799b      	ldrb	r3, [r3, #6]
 8004cee:	2b01      	cmp	r3, #1
 8004cf0:	d102      	bne.n	8004cf8 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004cf2:	687a      	ldr	r2, [r7, #4]
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6818      	ldr	r0, [r3, #0]
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	799b      	ldrb	r3, [r3, #6]
 8004d00:	461a      	mov	r2, r3
 8004d02:	6979      	ldr	r1, [r7, #20]
 8004d04:	f002 fc58 	bl	80075b8 <USB_EPStartXfer>

  return HAL_OK;
 8004d08:	2300      	movs	r3, #0
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3718      	adds	r7, #24
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}

08004d12 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004d12:	b580      	push	{r7, lr}
 8004d14:	b084      	sub	sp, #16
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	6078      	str	r0, [r7, #4]
 8004d1a:	460b      	mov	r3, r1
 8004d1c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004d1e:	78fb      	ldrb	r3, [r7, #3]
 8004d20:	f003 030f 	and.w	r3, r3, #15
 8004d24:	687a      	ldr	r2, [r7, #4]
 8004d26:	7912      	ldrb	r2, [r2, #4]
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d901      	bls.n	8004d30 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	e04f      	b.n	8004dd0 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004d30:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	da0f      	bge.n	8004d58 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d38:	78fb      	ldrb	r3, [r7, #3]
 8004d3a:	f003 020f 	and.w	r2, r3, #15
 8004d3e:	4613      	mov	r3, r2
 8004d40:	00db      	lsls	r3, r3, #3
 8004d42:	4413      	add	r3, r2
 8004d44:	009b      	lsls	r3, r3, #2
 8004d46:	3310      	adds	r3, #16
 8004d48:	687a      	ldr	r2, [r7, #4]
 8004d4a:	4413      	add	r3, r2
 8004d4c:	3304      	adds	r3, #4
 8004d4e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2201      	movs	r2, #1
 8004d54:	705a      	strb	r2, [r3, #1]
 8004d56:	e00d      	b.n	8004d74 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004d58:	78fa      	ldrb	r2, [r7, #3]
 8004d5a:	4613      	mov	r3, r2
 8004d5c:	00db      	lsls	r3, r3, #3
 8004d5e:	4413      	add	r3, r2
 8004d60:	009b      	lsls	r3, r3, #2
 8004d62:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004d66:	687a      	ldr	r2, [r7, #4]
 8004d68:	4413      	add	r3, r2
 8004d6a:	3304      	adds	r3, #4
 8004d6c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	2200      	movs	r2, #0
 8004d72:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2201      	movs	r2, #1
 8004d78:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004d7a:	78fb      	ldrb	r3, [r7, #3]
 8004d7c:	f003 030f 	and.w	r3, r3, #15
 8004d80:	b2da      	uxtb	r2, r3
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d101      	bne.n	8004d94 <HAL_PCD_EP_SetStall+0x82>
 8004d90:	2302      	movs	r3, #2
 8004d92:	e01d      	b.n	8004dd0 <HAL_PCD_EP_SetStall+0xbe>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2201      	movs	r2, #1
 8004d98:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	68f9      	ldr	r1, [r7, #12]
 8004da2:	4618      	mov	r0, r3
 8004da4:	f002 ffe6 	bl	8007d74 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004da8:	78fb      	ldrb	r3, [r7, #3]
 8004daa:	f003 030f 	and.w	r3, r3, #15
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d109      	bne.n	8004dc6 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6818      	ldr	r0, [r3, #0]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	7999      	ldrb	r1, [r3, #6]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004dc0:	461a      	mov	r2, r3
 8004dc2:	f003 f9d7 	bl	8008174 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004dce:	2300      	movs	r3, #0
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	3710      	adds	r7, #16
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}

08004dd8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b084      	sub	sp, #16
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
 8004de0:	460b      	mov	r3, r1
 8004de2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004de4:	78fb      	ldrb	r3, [r7, #3]
 8004de6:	f003 030f 	and.w	r3, r3, #15
 8004dea:	687a      	ldr	r2, [r7, #4]
 8004dec:	7912      	ldrb	r2, [r2, #4]
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d901      	bls.n	8004df6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004df2:	2301      	movs	r3, #1
 8004df4:	e042      	b.n	8004e7c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004df6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	da0f      	bge.n	8004e1e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004dfe:	78fb      	ldrb	r3, [r7, #3]
 8004e00:	f003 020f 	and.w	r2, r3, #15
 8004e04:	4613      	mov	r3, r2
 8004e06:	00db      	lsls	r3, r3, #3
 8004e08:	4413      	add	r3, r2
 8004e0a:	009b      	lsls	r3, r3, #2
 8004e0c:	3310      	adds	r3, #16
 8004e0e:	687a      	ldr	r2, [r7, #4]
 8004e10:	4413      	add	r3, r2
 8004e12:	3304      	adds	r3, #4
 8004e14:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2201      	movs	r2, #1
 8004e1a:	705a      	strb	r2, [r3, #1]
 8004e1c:	e00f      	b.n	8004e3e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004e1e:	78fb      	ldrb	r3, [r7, #3]
 8004e20:	f003 020f 	and.w	r2, r3, #15
 8004e24:	4613      	mov	r3, r2
 8004e26:	00db      	lsls	r3, r3, #3
 8004e28:	4413      	add	r3, r2
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004e30:	687a      	ldr	r2, [r7, #4]
 8004e32:	4413      	add	r3, r2
 8004e34:	3304      	adds	r3, #4
 8004e36:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	2200      	movs	r2, #0
 8004e42:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004e44:	78fb      	ldrb	r3, [r7, #3]
 8004e46:	f003 030f 	and.w	r3, r3, #15
 8004e4a:	b2da      	uxtb	r2, r3
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004e56:	2b01      	cmp	r3, #1
 8004e58:	d101      	bne.n	8004e5e <HAL_PCD_EP_ClrStall+0x86>
 8004e5a:	2302      	movs	r3, #2
 8004e5c:	e00e      	b.n	8004e7c <HAL_PCD_EP_ClrStall+0xa4>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2201      	movs	r2, #1
 8004e62:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	68f9      	ldr	r1, [r7, #12]
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	f002 ffef 	bl	8007e50 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2200      	movs	r2, #0
 8004e76:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004e7a:	2300      	movs	r3, #0
}
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	3710      	adds	r7, #16
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bd80      	pop	{r7, pc}

08004e84 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b084      	sub	sp, #16
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
 8004e8c:	460b      	mov	r3, r1
 8004e8e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004e90:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	da0c      	bge.n	8004eb2 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e98:	78fb      	ldrb	r3, [r7, #3]
 8004e9a:	f003 020f 	and.w	r2, r3, #15
 8004e9e:	4613      	mov	r3, r2
 8004ea0:	00db      	lsls	r3, r3, #3
 8004ea2:	4413      	add	r3, r2
 8004ea4:	009b      	lsls	r3, r3, #2
 8004ea6:	3310      	adds	r3, #16
 8004ea8:	687a      	ldr	r2, [r7, #4]
 8004eaa:	4413      	add	r3, r2
 8004eac:	3304      	adds	r3, #4
 8004eae:	60fb      	str	r3, [r7, #12]
 8004eb0:	e00c      	b.n	8004ecc <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004eb2:	78fb      	ldrb	r3, [r7, #3]
 8004eb4:	f003 020f 	and.w	r2, r3, #15
 8004eb8:	4613      	mov	r3, r2
 8004eba:	00db      	lsls	r3, r3, #3
 8004ebc:	4413      	add	r3, r2
 8004ebe:	009b      	lsls	r3, r3, #2
 8004ec0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004ec4:	687a      	ldr	r2, [r7, #4]
 8004ec6:	4413      	add	r3, r2
 8004ec8:	3304      	adds	r3, #4
 8004eca:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	68f9      	ldr	r1, [r7, #12]
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f002 fe0e 	bl	8007af4 <USB_EPStopXfer>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004edc:	7afb      	ldrb	r3, [r7, #11]
}
 8004ede:	4618      	mov	r0, r3
 8004ee0:	3710      	adds	r7, #16
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bd80      	pop	{r7, pc}

08004ee6 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004ee6:	b580      	push	{r7, lr}
 8004ee8:	b08a      	sub	sp, #40	@ 0x28
 8004eea:	af02      	add	r7, sp, #8
 8004eec:	6078      	str	r0, [r7, #4]
 8004eee:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004efa:	683a      	ldr	r2, [r7, #0]
 8004efc:	4613      	mov	r3, r2
 8004efe:	00db      	lsls	r3, r3, #3
 8004f00:	4413      	add	r3, r2
 8004f02:	009b      	lsls	r3, r3, #2
 8004f04:	3310      	adds	r3, #16
 8004f06:	687a      	ldr	r2, [r7, #4]
 8004f08:	4413      	add	r3, r2
 8004f0a:	3304      	adds	r3, #4
 8004f0c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	695a      	ldr	r2, [r3, #20]
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	691b      	ldr	r3, [r3, #16]
 8004f16:	429a      	cmp	r2, r3
 8004f18:	d901      	bls.n	8004f1e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e06b      	b.n	8004ff6 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	691a      	ldr	r2, [r3, #16]
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	695b      	ldr	r3, [r3, #20]
 8004f26:	1ad3      	subs	r3, r2, r3
 8004f28:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	689b      	ldr	r3, [r3, #8]
 8004f2e:	69fa      	ldr	r2, [r7, #28]
 8004f30:	429a      	cmp	r2, r3
 8004f32:	d902      	bls.n	8004f3a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004f3a:	69fb      	ldr	r3, [r7, #28]
 8004f3c:	3303      	adds	r3, #3
 8004f3e:	089b      	lsrs	r3, r3, #2
 8004f40:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004f42:	e02a      	b.n	8004f9a <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	691a      	ldr	r2, [r3, #16]
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	695b      	ldr	r3, [r3, #20]
 8004f4c:	1ad3      	subs	r3, r2, r3
 8004f4e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	689b      	ldr	r3, [r3, #8]
 8004f54:	69fa      	ldr	r2, [r7, #28]
 8004f56:	429a      	cmp	r2, r3
 8004f58:	d902      	bls.n	8004f60 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	689b      	ldr	r3, [r3, #8]
 8004f5e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004f60:	69fb      	ldr	r3, [r7, #28]
 8004f62:	3303      	adds	r3, #3
 8004f64:	089b      	lsrs	r3, r3, #2
 8004f66:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	68d9      	ldr	r1, [r3, #12]
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	b2da      	uxtb	r2, r3
 8004f70:	69fb      	ldr	r3, [r7, #28]
 8004f72:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004f78:	9300      	str	r3, [sp, #0]
 8004f7a:	4603      	mov	r3, r0
 8004f7c:	6978      	ldr	r0, [r7, #20]
 8004f7e:	f002 fe63 	bl	8007c48 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	68da      	ldr	r2, [r3, #12]
 8004f86:	69fb      	ldr	r3, [r7, #28]
 8004f88:	441a      	add	r2, r3
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	695a      	ldr	r2, [r3, #20]
 8004f92:	69fb      	ldr	r3, [r7, #28]
 8004f94:	441a      	add	r2, r3
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	015a      	lsls	r2, r3, #5
 8004f9e:	693b      	ldr	r3, [r7, #16]
 8004fa0:	4413      	add	r3, r2
 8004fa2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004fa6:	699b      	ldr	r3, [r3, #24]
 8004fa8:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004faa:	69ba      	ldr	r2, [r7, #24]
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d809      	bhi.n	8004fc4 <PCD_WriteEmptyTxFifo+0xde>
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	695a      	ldr	r2, [r3, #20]
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	d203      	bcs.n	8004fc4 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	691b      	ldr	r3, [r3, #16]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d1bf      	bne.n	8004f44 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	691a      	ldr	r2, [r3, #16]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	695b      	ldr	r3, [r3, #20]
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	d811      	bhi.n	8004ff4 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	f003 030f 	and.w	r3, r3, #15
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8004fdc:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004fde:	693b      	ldr	r3, [r7, #16]
 8004fe0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fe4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	43db      	mvns	r3, r3
 8004fea:	6939      	ldr	r1, [r7, #16]
 8004fec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004ff0:	4013      	ands	r3, r2
 8004ff2:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004ff4:	2300      	movs	r3, #0
}
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	3720      	adds	r7, #32
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}
	...

08005000 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b088      	sub	sp, #32
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
 8005008:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005010:	69fb      	ldr	r3, [r7, #28]
 8005012:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005014:	69fb      	ldr	r3, [r7, #28]
 8005016:	333c      	adds	r3, #60	@ 0x3c
 8005018:	3304      	adds	r3, #4
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	015a      	lsls	r2, r3, #5
 8005022:	69bb      	ldr	r3, [r7, #24]
 8005024:	4413      	add	r3, r2
 8005026:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800502a:	689b      	ldr	r3, [r3, #8]
 800502c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	799b      	ldrb	r3, [r3, #6]
 8005032:	2b01      	cmp	r3, #1
 8005034:	d17b      	bne.n	800512e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	f003 0308 	and.w	r3, r3, #8
 800503c:	2b00      	cmp	r3, #0
 800503e:	d015      	beq.n	800506c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	4a61      	ldr	r2, [pc, #388]	@ (80051c8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005044:	4293      	cmp	r3, r2
 8005046:	f240 80b9 	bls.w	80051bc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005050:	2b00      	cmp	r3, #0
 8005052:	f000 80b3 	beq.w	80051bc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	015a      	lsls	r2, r3, #5
 800505a:	69bb      	ldr	r3, [r7, #24]
 800505c:	4413      	add	r3, r2
 800505e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005062:	461a      	mov	r2, r3
 8005064:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005068:	6093      	str	r3, [r2, #8]
 800506a:	e0a7      	b.n	80051bc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	f003 0320 	and.w	r3, r3, #32
 8005072:	2b00      	cmp	r3, #0
 8005074:	d009      	beq.n	800508a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	015a      	lsls	r2, r3, #5
 800507a:	69bb      	ldr	r3, [r7, #24]
 800507c:	4413      	add	r3, r2
 800507e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005082:	461a      	mov	r2, r3
 8005084:	2320      	movs	r3, #32
 8005086:	6093      	str	r3, [r2, #8]
 8005088:	e098      	b.n	80051bc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800508a:	693b      	ldr	r3, [r7, #16]
 800508c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005090:	2b00      	cmp	r3, #0
 8005092:	f040 8093 	bne.w	80051bc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	4a4b      	ldr	r2, [pc, #300]	@ (80051c8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d90f      	bls.n	80050be <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800509e:	693b      	ldr	r3, [r7, #16]
 80050a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d00a      	beq.n	80050be <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	015a      	lsls	r2, r3, #5
 80050ac:	69bb      	ldr	r3, [r7, #24]
 80050ae:	4413      	add	r3, r2
 80050b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050b4:	461a      	mov	r2, r3
 80050b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050ba:	6093      	str	r3, [r2, #8]
 80050bc:	e07e      	b.n	80051bc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80050be:	683a      	ldr	r2, [r7, #0]
 80050c0:	4613      	mov	r3, r2
 80050c2:	00db      	lsls	r3, r3, #3
 80050c4:	4413      	add	r3, r2
 80050c6:	009b      	lsls	r3, r3, #2
 80050c8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80050cc:	687a      	ldr	r2, [r7, #4]
 80050ce:	4413      	add	r3, r2
 80050d0:	3304      	adds	r3, #4
 80050d2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	6a1a      	ldr	r2, [r3, #32]
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	0159      	lsls	r1, r3, #5
 80050dc:	69bb      	ldr	r3, [r7, #24]
 80050de:	440b      	add	r3, r1
 80050e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050e4:	691b      	ldr	r3, [r3, #16]
 80050e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050ea:	1ad2      	subs	r2, r2, r3
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d114      	bne.n	8005120 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	691b      	ldr	r3, [r3, #16]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d109      	bne.n	8005112 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6818      	ldr	r0, [r3, #0]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005108:	461a      	mov	r2, r3
 800510a:	2101      	movs	r1, #1
 800510c:	f003 f832 	bl	8008174 <USB_EP0_OutStart>
 8005110:	e006      	b.n	8005120 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	68da      	ldr	r2, [r3, #12]
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	695b      	ldr	r3, [r3, #20]
 800511a:	441a      	add	r2, r3
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	b2db      	uxtb	r3, r3
 8005124:	4619      	mov	r1, r3
 8005126:	6878      	ldr	r0, [r7, #4]
 8005128:	f005 fb14 	bl	800a754 <HAL_PCD_DataOutStageCallback>
 800512c:	e046      	b.n	80051bc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800512e:	697b      	ldr	r3, [r7, #20]
 8005130:	4a26      	ldr	r2, [pc, #152]	@ (80051cc <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d124      	bne.n	8005180 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800513c:	2b00      	cmp	r3, #0
 800513e:	d00a      	beq.n	8005156 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	015a      	lsls	r2, r3, #5
 8005144:	69bb      	ldr	r3, [r7, #24]
 8005146:	4413      	add	r3, r2
 8005148:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800514c:	461a      	mov	r2, r3
 800514e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005152:	6093      	str	r3, [r2, #8]
 8005154:	e032      	b.n	80051bc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	f003 0320 	and.w	r3, r3, #32
 800515c:	2b00      	cmp	r3, #0
 800515e:	d008      	beq.n	8005172 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	015a      	lsls	r2, r3, #5
 8005164:	69bb      	ldr	r3, [r7, #24]
 8005166:	4413      	add	r3, r2
 8005168:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800516c:	461a      	mov	r2, r3
 800516e:	2320      	movs	r3, #32
 8005170:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	b2db      	uxtb	r3, r3
 8005176:	4619      	mov	r1, r3
 8005178:	6878      	ldr	r0, [r7, #4]
 800517a:	f005 faeb 	bl	800a754 <HAL_PCD_DataOutStageCallback>
 800517e:	e01d      	b.n	80051bc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d114      	bne.n	80051b0 <PCD_EP_OutXfrComplete_int+0x1b0>
 8005186:	6879      	ldr	r1, [r7, #4]
 8005188:	683a      	ldr	r2, [r7, #0]
 800518a:	4613      	mov	r3, r2
 800518c:	00db      	lsls	r3, r3, #3
 800518e:	4413      	add	r3, r2
 8005190:	009b      	lsls	r3, r3, #2
 8005192:	440b      	add	r3, r1
 8005194:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d108      	bne.n	80051b0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6818      	ldr	r0, [r3, #0]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80051a8:	461a      	mov	r2, r3
 80051aa:	2100      	movs	r1, #0
 80051ac:	f002 ffe2 	bl	8008174 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	b2db      	uxtb	r3, r3
 80051b4:	4619      	mov	r1, r3
 80051b6:	6878      	ldr	r0, [r7, #4]
 80051b8:	f005 facc 	bl	800a754 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80051bc:	2300      	movs	r3, #0
}
 80051be:	4618      	mov	r0, r3
 80051c0:	3720      	adds	r7, #32
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bd80      	pop	{r7, pc}
 80051c6:	bf00      	nop
 80051c8:	4f54300a 	.word	0x4f54300a
 80051cc:	4f54310a 	.word	0x4f54310a

080051d0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b086      	sub	sp, #24
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
 80051d8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051e0:	697b      	ldr	r3, [r7, #20]
 80051e2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80051e4:	697b      	ldr	r3, [r7, #20]
 80051e6:	333c      	adds	r3, #60	@ 0x3c
 80051e8:	3304      	adds	r3, #4
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	015a      	lsls	r2, r3, #5
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	4413      	add	r3, r2
 80051f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	4a15      	ldr	r2, [pc, #84]	@ (8005258 <PCD_EP_OutSetupPacket_int+0x88>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d90e      	bls.n	8005224 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800520c:	2b00      	cmp	r3, #0
 800520e:	d009      	beq.n	8005224 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	015a      	lsls	r2, r3, #5
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	4413      	add	r3, r2
 8005218:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800521c:	461a      	mov	r2, r3
 800521e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005222:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005224:	6878      	ldr	r0, [r7, #4]
 8005226:	f005 fa83 	bl	800a730 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	4a0a      	ldr	r2, [pc, #40]	@ (8005258 <PCD_EP_OutSetupPacket_int+0x88>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d90c      	bls.n	800524c <PCD_EP_OutSetupPacket_int+0x7c>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	799b      	ldrb	r3, [r3, #6]
 8005236:	2b01      	cmp	r3, #1
 8005238:	d108      	bne.n	800524c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6818      	ldr	r0, [r3, #0]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005244:	461a      	mov	r2, r3
 8005246:	2101      	movs	r1, #1
 8005248:	f002 ff94 	bl	8008174 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800524c:	2300      	movs	r3, #0
}
 800524e:	4618      	mov	r0, r3
 8005250:	3718      	adds	r7, #24
 8005252:	46bd      	mov	sp, r7
 8005254:	bd80      	pop	{r7, pc}
 8005256:	bf00      	nop
 8005258:	4f54300a 	.word	0x4f54300a

0800525c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800525c:	b480      	push	{r7}
 800525e:	b085      	sub	sp, #20
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
 8005264:	460b      	mov	r3, r1
 8005266:	70fb      	strb	r3, [r7, #3]
 8005268:	4613      	mov	r3, r2
 800526a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005272:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005274:	78fb      	ldrb	r3, [r7, #3]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d107      	bne.n	800528a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800527a:	883b      	ldrh	r3, [r7, #0]
 800527c:	0419      	lsls	r1, r3, #16
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	68ba      	ldr	r2, [r7, #8]
 8005284:	430a      	orrs	r2, r1
 8005286:	629a      	str	r2, [r3, #40]	@ 0x28
 8005288:	e028      	b.n	80052dc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005290:	0c1b      	lsrs	r3, r3, #16
 8005292:	68ba      	ldr	r2, [r7, #8]
 8005294:	4413      	add	r3, r2
 8005296:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005298:	2300      	movs	r3, #0
 800529a:	73fb      	strb	r3, [r7, #15]
 800529c:	e00d      	b.n	80052ba <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	7bfb      	ldrb	r3, [r7, #15]
 80052a4:	3340      	adds	r3, #64	@ 0x40
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	4413      	add	r3, r2
 80052aa:	685b      	ldr	r3, [r3, #4]
 80052ac:	0c1b      	lsrs	r3, r3, #16
 80052ae:	68ba      	ldr	r2, [r7, #8]
 80052b0:	4413      	add	r3, r2
 80052b2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80052b4:	7bfb      	ldrb	r3, [r7, #15]
 80052b6:	3301      	adds	r3, #1
 80052b8:	73fb      	strb	r3, [r7, #15]
 80052ba:	7bfa      	ldrb	r2, [r7, #15]
 80052bc:	78fb      	ldrb	r3, [r7, #3]
 80052be:	3b01      	subs	r3, #1
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d3ec      	bcc.n	800529e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80052c4:	883b      	ldrh	r3, [r7, #0]
 80052c6:	0418      	lsls	r0, r3, #16
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6819      	ldr	r1, [r3, #0]
 80052cc:	78fb      	ldrb	r3, [r7, #3]
 80052ce:	3b01      	subs	r3, #1
 80052d0:	68ba      	ldr	r2, [r7, #8]
 80052d2:	4302      	orrs	r2, r0
 80052d4:	3340      	adds	r3, #64	@ 0x40
 80052d6:	009b      	lsls	r3, r3, #2
 80052d8:	440b      	add	r3, r1
 80052da:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80052dc:	2300      	movs	r3, #0
}
 80052de:	4618      	mov	r0, r3
 80052e0:	3714      	adds	r7, #20
 80052e2:	46bd      	mov	sp, r7
 80052e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e8:	4770      	bx	lr

080052ea <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80052ea:	b480      	push	{r7}
 80052ec:	b083      	sub	sp, #12
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	6078      	str	r0, [r7, #4]
 80052f2:	460b      	mov	r3, r1
 80052f4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	887a      	ldrh	r2, [r7, #2]
 80052fc:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80052fe:	2300      	movs	r3, #0
}
 8005300:	4618      	mov	r0, r3
 8005302:	370c      	adds	r7, #12
 8005304:	46bd      	mov	sp, r7
 8005306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530a:	4770      	bx	lr

0800530c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800530c:	b480      	push	{r7}
 800530e:	b083      	sub	sp, #12
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
 8005314:	460b      	mov	r3, r1
 8005316:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005318:	bf00      	nop
 800531a:	370c      	adds	r7, #12
 800531c:	46bd      	mov	sp, r7
 800531e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005322:	4770      	bx	lr

08005324 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b086      	sub	sp, #24
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d101      	bne.n	8005336 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	e267      	b.n	8005806 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f003 0301 	and.w	r3, r3, #1
 800533e:	2b00      	cmp	r3, #0
 8005340:	d075      	beq.n	800542e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005342:	4b88      	ldr	r3, [pc, #544]	@ (8005564 <HAL_RCC_OscConfig+0x240>)
 8005344:	689b      	ldr	r3, [r3, #8]
 8005346:	f003 030c 	and.w	r3, r3, #12
 800534a:	2b04      	cmp	r3, #4
 800534c:	d00c      	beq.n	8005368 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800534e:	4b85      	ldr	r3, [pc, #532]	@ (8005564 <HAL_RCC_OscConfig+0x240>)
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005356:	2b08      	cmp	r3, #8
 8005358:	d112      	bne.n	8005380 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800535a:	4b82      	ldr	r3, [pc, #520]	@ (8005564 <HAL_RCC_OscConfig+0x240>)
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005362:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005366:	d10b      	bne.n	8005380 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005368:	4b7e      	ldr	r3, [pc, #504]	@ (8005564 <HAL_RCC_OscConfig+0x240>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005370:	2b00      	cmp	r3, #0
 8005372:	d05b      	beq.n	800542c <HAL_RCC_OscConfig+0x108>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	685b      	ldr	r3, [r3, #4]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d157      	bne.n	800542c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800537c:	2301      	movs	r3, #1
 800537e:	e242      	b.n	8005806 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005388:	d106      	bne.n	8005398 <HAL_RCC_OscConfig+0x74>
 800538a:	4b76      	ldr	r3, [pc, #472]	@ (8005564 <HAL_RCC_OscConfig+0x240>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a75      	ldr	r2, [pc, #468]	@ (8005564 <HAL_RCC_OscConfig+0x240>)
 8005390:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005394:	6013      	str	r3, [r2, #0]
 8005396:	e01d      	b.n	80053d4 <HAL_RCC_OscConfig+0xb0>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80053a0:	d10c      	bne.n	80053bc <HAL_RCC_OscConfig+0x98>
 80053a2:	4b70      	ldr	r3, [pc, #448]	@ (8005564 <HAL_RCC_OscConfig+0x240>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	4a6f      	ldr	r2, [pc, #444]	@ (8005564 <HAL_RCC_OscConfig+0x240>)
 80053a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80053ac:	6013      	str	r3, [r2, #0]
 80053ae:	4b6d      	ldr	r3, [pc, #436]	@ (8005564 <HAL_RCC_OscConfig+0x240>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4a6c      	ldr	r2, [pc, #432]	@ (8005564 <HAL_RCC_OscConfig+0x240>)
 80053b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053b8:	6013      	str	r3, [r2, #0]
 80053ba:	e00b      	b.n	80053d4 <HAL_RCC_OscConfig+0xb0>
 80053bc:	4b69      	ldr	r3, [pc, #420]	@ (8005564 <HAL_RCC_OscConfig+0x240>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4a68      	ldr	r2, [pc, #416]	@ (8005564 <HAL_RCC_OscConfig+0x240>)
 80053c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053c6:	6013      	str	r3, [r2, #0]
 80053c8:	4b66      	ldr	r3, [pc, #408]	@ (8005564 <HAL_RCC_OscConfig+0x240>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a65      	ldr	r2, [pc, #404]	@ (8005564 <HAL_RCC_OscConfig+0x240>)
 80053ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80053d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d013      	beq.n	8005404 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053dc:	f7fd f946 	bl	800266c <HAL_GetTick>
 80053e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053e2:	e008      	b.n	80053f6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80053e4:	f7fd f942 	bl	800266c <HAL_GetTick>
 80053e8:	4602      	mov	r2, r0
 80053ea:	693b      	ldr	r3, [r7, #16]
 80053ec:	1ad3      	subs	r3, r2, r3
 80053ee:	2b64      	cmp	r3, #100	@ 0x64
 80053f0:	d901      	bls.n	80053f6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80053f2:	2303      	movs	r3, #3
 80053f4:	e207      	b.n	8005806 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053f6:	4b5b      	ldr	r3, [pc, #364]	@ (8005564 <HAL_RCC_OscConfig+0x240>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d0f0      	beq.n	80053e4 <HAL_RCC_OscConfig+0xc0>
 8005402:	e014      	b.n	800542e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005404:	f7fd f932 	bl	800266c <HAL_GetTick>
 8005408:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800540a:	e008      	b.n	800541e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800540c:	f7fd f92e 	bl	800266c <HAL_GetTick>
 8005410:	4602      	mov	r2, r0
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	1ad3      	subs	r3, r2, r3
 8005416:	2b64      	cmp	r3, #100	@ 0x64
 8005418:	d901      	bls.n	800541e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800541a:	2303      	movs	r3, #3
 800541c:	e1f3      	b.n	8005806 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800541e:	4b51      	ldr	r3, [pc, #324]	@ (8005564 <HAL_RCC_OscConfig+0x240>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005426:	2b00      	cmp	r3, #0
 8005428:	d1f0      	bne.n	800540c <HAL_RCC_OscConfig+0xe8>
 800542a:	e000      	b.n	800542e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800542c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f003 0302 	and.w	r3, r3, #2
 8005436:	2b00      	cmp	r3, #0
 8005438:	d063      	beq.n	8005502 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800543a:	4b4a      	ldr	r3, [pc, #296]	@ (8005564 <HAL_RCC_OscConfig+0x240>)
 800543c:	689b      	ldr	r3, [r3, #8]
 800543e:	f003 030c 	and.w	r3, r3, #12
 8005442:	2b00      	cmp	r3, #0
 8005444:	d00b      	beq.n	800545e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005446:	4b47      	ldr	r3, [pc, #284]	@ (8005564 <HAL_RCC_OscConfig+0x240>)
 8005448:	689b      	ldr	r3, [r3, #8]
 800544a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800544e:	2b08      	cmp	r3, #8
 8005450:	d11c      	bne.n	800548c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005452:	4b44      	ldr	r3, [pc, #272]	@ (8005564 <HAL_RCC_OscConfig+0x240>)
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800545a:	2b00      	cmp	r3, #0
 800545c:	d116      	bne.n	800548c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800545e:	4b41      	ldr	r3, [pc, #260]	@ (8005564 <HAL_RCC_OscConfig+0x240>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f003 0302 	and.w	r3, r3, #2
 8005466:	2b00      	cmp	r3, #0
 8005468:	d005      	beq.n	8005476 <HAL_RCC_OscConfig+0x152>
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	68db      	ldr	r3, [r3, #12]
 800546e:	2b01      	cmp	r3, #1
 8005470:	d001      	beq.n	8005476 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	e1c7      	b.n	8005806 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005476:	4b3b      	ldr	r3, [pc, #236]	@ (8005564 <HAL_RCC_OscConfig+0x240>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	691b      	ldr	r3, [r3, #16]
 8005482:	00db      	lsls	r3, r3, #3
 8005484:	4937      	ldr	r1, [pc, #220]	@ (8005564 <HAL_RCC_OscConfig+0x240>)
 8005486:	4313      	orrs	r3, r2
 8005488:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800548a:	e03a      	b.n	8005502 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	68db      	ldr	r3, [r3, #12]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d020      	beq.n	80054d6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005494:	4b34      	ldr	r3, [pc, #208]	@ (8005568 <HAL_RCC_OscConfig+0x244>)
 8005496:	2201      	movs	r2, #1
 8005498:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800549a:	f7fd f8e7 	bl	800266c <HAL_GetTick>
 800549e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054a0:	e008      	b.n	80054b4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80054a2:	f7fd f8e3 	bl	800266c <HAL_GetTick>
 80054a6:	4602      	mov	r2, r0
 80054a8:	693b      	ldr	r3, [r7, #16]
 80054aa:	1ad3      	subs	r3, r2, r3
 80054ac:	2b02      	cmp	r3, #2
 80054ae:	d901      	bls.n	80054b4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80054b0:	2303      	movs	r3, #3
 80054b2:	e1a8      	b.n	8005806 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054b4:	4b2b      	ldr	r3, [pc, #172]	@ (8005564 <HAL_RCC_OscConfig+0x240>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f003 0302 	and.w	r3, r3, #2
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d0f0      	beq.n	80054a2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054c0:	4b28      	ldr	r3, [pc, #160]	@ (8005564 <HAL_RCC_OscConfig+0x240>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	691b      	ldr	r3, [r3, #16]
 80054cc:	00db      	lsls	r3, r3, #3
 80054ce:	4925      	ldr	r1, [pc, #148]	@ (8005564 <HAL_RCC_OscConfig+0x240>)
 80054d0:	4313      	orrs	r3, r2
 80054d2:	600b      	str	r3, [r1, #0]
 80054d4:	e015      	b.n	8005502 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80054d6:	4b24      	ldr	r3, [pc, #144]	@ (8005568 <HAL_RCC_OscConfig+0x244>)
 80054d8:	2200      	movs	r2, #0
 80054da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054dc:	f7fd f8c6 	bl	800266c <HAL_GetTick>
 80054e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80054e2:	e008      	b.n	80054f6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80054e4:	f7fd f8c2 	bl	800266c <HAL_GetTick>
 80054e8:	4602      	mov	r2, r0
 80054ea:	693b      	ldr	r3, [r7, #16]
 80054ec:	1ad3      	subs	r3, r2, r3
 80054ee:	2b02      	cmp	r3, #2
 80054f0:	d901      	bls.n	80054f6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80054f2:	2303      	movs	r3, #3
 80054f4:	e187      	b.n	8005806 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80054f6:	4b1b      	ldr	r3, [pc, #108]	@ (8005564 <HAL_RCC_OscConfig+0x240>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f003 0302 	and.w	r3, r3, #2
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d1f0      	bne.n	80054e4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f003 0308 	and.w	r3, r3, #8
 800550a:	2b00      	cmp	r3, #0
 800550c:	d036      	beq.n	800557c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	695b      	ldr	r3, [r3, #20]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d016      	beq.n	8005544 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005516:	4b15      	ldr	r3, [pc, #84]	@ (800556c <HAL_RCC_OscConfig+0x248>)
 8005518:	2201      	movs	r2, #1
 800551a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800551c:	f7fd f8a6 	bl	800266c <HAL_GetTick>
 8005520:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005522:	e008      	b.n	8005536 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005524:	f7fd f8a2 	bl	800266c <HAL_GetTick>
 8005528:	4602      	mov	r2, r0
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	1ad3      	subs	r3, r2, r3
 800552e:	2b02      	cmp	r3, #2
 8005530:	d901      	bls.n	8005536 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005532:	2303      	movs	r3, #3
 8005534:	e167      	b.n	8005806 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005536:	4b0b      	ldr	r3, [pc, #44]	@ (8005564 <HAL_RCC_OscConfig+0x240>)
 8005538:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800553a:	f003 0302 	and.w	r3, r3, #2
 800553e:	2b00      	cmp	r3, #0
 8005540:	d0f0      	beq.n	8005524 <HAL_RCC_OscConfig+0x200>
 8005542:	e01b      	b.n	800557c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005544:	4b09      	ldr	r3, [pc, #36]	@ (800556c <HAL_RCC_OscConfig+0x248>)
 8005546:	2200      	movs	r2, #0
 8005548:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800554a:	f7fd f88f 	bl	800266c <HAL_GetTick>
 800554e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005550:	e00e      	b.n	8005570 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005552:	f7fd f88b 	bl	800266c <HAL_GetTick>
 8005556:	4602      	mov	r2, r0
 8005558:	693b      	ldr	r3, [r7, #16]
 800555a:	1ad3      	subs	r3, r2, r3
 800555c:	2b02      	cmp	r3, #2
 800555e:	d907      	bls.n	8005570 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005560:	2303      	movs	r3, #3
 8005562:	e150      	b.n	8005806 <HAL_RCC_OscConfig+0x4e2>
 8005564:	40023800 	.word	0x40023800
 8005568:	42470000 	.word	0x42470000
 800556c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005570:	4b88      	ldr	r3, [pc, #544]	@ (8005794 <HAL_RCC_OscConfig+0x470>)
 8005572:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005574:	f003 0302 	and.w	r3, r3, #2
 8005578:	2b00      	cmp	r3, #0
 800557a:	d1ea      	bne.n	8005552 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f003 0304 	and.w	r3, r3, #4
 8005584:	2b00      	cmp	r3, #0
 8005586:	f000 8097 	beq.w	80056b8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800558a:	2300      	movs	r3, #0
 800558c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800558e:	4b81      	ldr	r3, [pc, #516]	@ (8005794 <HAL_RCC_OscConfig+0x470>)
 8005590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005592:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005596:	2b00      	cmp	r3, #0
 8005598:	d10f      	bne.n	80055ba <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800559a:	2300      	movs	r3, #0
 800559c:	60bb      	str	r3, [r7, #8]
 800559e:	4b7d      	ldr	r3, [pc, #500]	@ (8005794 <HAL_RCC_OscConfig+0x470>)
 80055a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055a2:	4a7c      	ldr	r2, [pc, #496]	@ (8005794 <HAL_RCC_OscConfig+0x470>)
 80055a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80055aa:	4b7a      	ldr	r3, [pc, #488]	@ (8005794 <HAL_RCC_OscConfig+0x470>)
 80055ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055b2:	60bb      	str	r3, [r7, #8]
 80055b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80055b6:	2301      	movs	r3, #1
 80055b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055ba:	4b77      	ldr	r3, [pc, #476]	@ (8005798 <HAL_RCC_OscConfig+0x474>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d118      	bne.n	80055f8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80055c6:	4b74      	ldr	r3, [pc, #464]	@ (8005798 <HAL_RCC_OscConfig+0x474>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4a73      	ldr	r2, [pc, #460]	@ (8005798 <HAL_RCC_OscConfig+0x474>)
 80055cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80055d2:	f7fd f84b 	bl	800266c <HAL_GetTick>
 80055d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055d8:	e008      	b.n	80055ec <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055da:	f7fd f847 	bl	800266c <HAL_GetTick>
 80055de:	4602      	mov	r2, r0
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	1ad3      	subs	r3, r2, r3
 80055e4:	2b02      	cmp	r3, #2
 80055e6:	d901      	bls.n	80055ec <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80055e8:	2303      	movs	r3, #3
 80055ea:	e10c      	b.n	8005806 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055ec:	4b6a      	ldr	r3, [pc, #424]	@ (8005798 <HAL_RCC_OscConfig+0x474>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d0f0      	beq.n	80055da <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	689b      	ldr	r3, [r3, #8]
 80055fc:	2b01      	cmp	r3, #1
 80055fe:	d106      	bne.n	800560e <HAL_RCC_OscConfig+0x2ea>
 8005600:	4b64      	ldr	r3, [pc, #400]	@ (8005794 <HAL_RCC_OscConfig+0x470>)
 8005602:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005604:	4a63      	ldr	r2, [pc, #396]	@ (8005794 <HAL_RCC_OscConfig+0x470>)
 8005606:	f043 0301 	orr.w	r3, r3, #1
 800560a:	6713      	str	r3, [r2, #112]	@ 0x70
 800560c:	e01c      	b.n	8005648 <HAL_RCC_OscConfig+0x324>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	689b      	ldr	r3, [r3, #8]
 8005612:	2b05      	cmp	r3, #5
 8005614:	d10c      	bne.n	8005630 <HAL_RCC_OscConfig+0x30c>
 8005616:	4b5f      	ldr	r3, [pc, #380]	@ (8005794 <HAL_RCC_OscConfig+0x470>)
 8005618:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800561a:	4a5e      	ldr	r2, [pc, #376]	@ (8005794 <HAL_RCC_OscConfig+0x470>)
 800561c:	f043 0304 	orr.w	r3, r3, #4
 8005620:	6713      	str	r3, [r2, #112]	@ 0x70
 8005622:	4b5c      	ldr	r3, [pc, #368]	@ (8005794 <HAL_RCC_OscConfig+0x470>)
 8005624:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005626:	4a5b      	ldr	r2, [pc, #364]	@ (8005794 <HAL_RCC_OscConfig+0x470>)
 8005628:	f043 0301 	orr.w	r3, r3, #1
 800562c:	6713      	str	r3, [r2, #112]	@ 0x70
 800562e:	e00b      	b.n	8005648 <HAL_RCC_OscConfig+0x324>
 8005630:	4b58      	ldr	r3, [pc, #352]	@ (8005794 <HAL_RCC_OscConfig+0x470>)
 8005632:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005634:	4a57      	ldr	r2, [pc, #348]	@ (8005794 <HAL_RCC_OscConfig+0x470>)
 8005636:	f023 0301 	bic.w	r3, r3, #1
 800563a:	6713      	str	r3, [r2, #112]	@ 0x70
 800563c:	4b55      	ldr	r3, [pc, #340]	@ (8005794 <HAL_RCC_OscConfig+0x470>)
 800563e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005640:	4a54      	ldr	r2, [pc, #336]	@ (8005794 <HAL_RCC_OscConfig+0x470>)
 8005642:	f023 0304 	bic.w	r3, r3, #4
 8005646:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	689b      	ldr	r3, [r3, #8]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d015      	beq.n	800567c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005650:	f7fd f80c 	bl	800266c <HAL_GetTick>
 8005654:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005656:	e00a      	b.n	800566e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005658:	f7fd f808 	bl	800266c <HAL_GetTick>
 800565c:	4602      	mov	r2, r0
 800565e:	693b      	ldr	r3, [r7, #16]
 8005660:	1ad3      	subs	r3, r2, r3
 8005662:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005666:	4293      	cmp	r3, r2
 8005668:	d901      	bls.n	800566e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800566a:	2303      	movs	r3, #3
 800566c:	e0cb      	b.n	8005806 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800566e:	4b49      	ldr	r3, [pc, #292]	@ (8005794 <HAL_RCC_OscConfig+0x470>)
 8005670:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005672:	f003 0302 	and.w	r3, r3, #2
 8005676:	2b00      	cmp	r3, #0
 8005678:	d0ee      	beq.n	8005658 <HAL_RCC_OscConfig+0x334>
 800567a:	e014      	b.n	80056a6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800567c:	f7fc fff6 	bl	800266c <HAL_GetTick>
 8005680:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005682:	e00a      	b.n	800569a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005684:	f7fc fff2 	bl	800266c <HAL_GetTick>
 8005688:	4602      	mov	r2, r0
 800568a:	693b      	ldr	r3, [r7, #16]
 800568c:	1ad3      	subs	r3, r2, r3
 800568e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005692:	4293      	cmp	r3, r2
 8005694:	d901      	bls.n	800569a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005696:	2303      	movs	r3, #3
 8005698:	e0b5      	b.n	8005806 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800569a:	4b3e      	ldr	r3, [pc, #248]	@ (8005794 <HAL_RCC_OscConfig+0x470>)
 800569c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800569e:	f003 0302 	and.w	r3, r3, #2
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d1ee      	bne.n	8005684 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80056a6:	7dfb      	ldrb	r3, [r7, #23]
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	d105      	bne.n	80056b8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80056ac:	4b39      	ldr	r3, [pc, #228]	@ (8005794 <HAL_RCC_OscConfig+0x470>)
 80056ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b0:	4a38      	ldr	r2, [pc, #224]	@ (8005794 <HAL_RCC_OscConfig+0x470>)
 80056b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80056b6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	699b      	ldr	r3, [r3, #24]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	f000 80a1 	beq.w	8005804 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80056c2:	4b34      	ldr	r3, [pc, #208]	@ (8005794 <HAL_RCC_OscConfig+0x470>)
 80056c4:	689b      	ldr	r3, [r3, #8]
 80056c6:	f003 030c 	and.w	r3, r3, #12
 80056ca:	2b08      	cmp	r3, #8
 80056cc:	d05c      	beq.n	8005788 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	699b      	ldr	r3, [r3, #24]
 80056d2:	2b02      	cmp	r3, #2
 80056d4:	d141      	bne.n	800575a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056d6:	4b31      	ldr	r3, [pc, #196]	@ (800579c <HAL_RCC_OscConfig+0x478>)
 80056d8:	2200      	movs	r2, #0
 80056da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056dc:	f7fc ffc6 	bl	800266c <HAL_GetTick>
 80056e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056e2:	e008      	b.n	80056f6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056e4:	f7fc ffc2 	bl	800266c <HAL_GetTick>
 80056e8:	4602      	mov	r2, r0
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	1ad3      	subs	r3, r2, r3
 80056ee:	2b02      	cmp	r3, #2
 80056f0:	d901      	bls.n	80056f6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80056f2:	2303      	movs	r3, #3
 80056f4:	e087      	b.n	8005806 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056f6:	4b27      	ldr	r3, [pc, #156]	@ (8005794 <HAL_RCC_OscConfig+0x470>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d1f0      	bne.n	80056e4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	69da      	ldr	r2, [r3, #28]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6a1b      	ldr	r3, [r3, #32]
 800570a:	431a      	orrs	r2, r3
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005710:	019b      	lsls	r3, r3, #6
 8005712:	431a      	orrs	r2, r3
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005718:	085b      	lsrs	r3, r3, #1
 800571a:	3b01      	subs	r3, #1
 800571c:	041b      	lsls	r3, r3, #16
 800571e:	431a      	orrs	r2, r3
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005724:	061b      	lsls	r3, r3, #24
 8005726:	491b      	ldr	r1, [pc, #108]	@ (8005794 <HAL_RCC_OscConfig+0x470>)
 8005728:	4313      	orrs	r3, r2
 800572a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800572c:	4b1b      	ldr	r3, [pc, #108]	@ (800579c <HAL_RCC_OscConfig+0x478>)
 800572e:	2201      	movs	r2, #1
 8005730:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005732:	f7fc ff9b 	bl	800266c <HAL_GetTick>
 8005736:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005738:	e008      	b.n	800574c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800573a:	f7fc ff97 	bl	800266c <HAL_GetTick>
 800573e:	4602      	mov	r2, r0
 8005740:	693b      	ldr	r3, [r7, #16]
 8005742:	1ad3      	subs	r3, r2, r3
 8005744:	2b02      	cmp	r3, #2
 8005746:	d901      	bls.n	800574c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005748:	2303      	movs	r3, #3
 800574a:	e05c      	b.n	8005806 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800574c:	4b11      	ldr	r3, [pc, #68]	@ (8005794 <HAL_RCC_OscConfig+0x470>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005754:	2b00      	cmp	r3, #0
 8005756:	d0f0      	beq.n	800573a <HAL_RCC_OscConfig+0x416>
 8005758:	e054      	b.n	8005804 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800575a:	4b10      	ldr	r3, [pc, #64]	@ (800579c <HAL_RCC_OscConfig+0x478>)
 800575c:	2200      	movs	r2, #0
 800575e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005760:	f7fc ff84 	bl	800266c <HAL_GetTick>
 8005764:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005766:	e008      	b.n	800577a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005768:	f7fc ff80 	bl	800266c <HAL_GetTick>
 800576c:	4602      	mov	r2, r0
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	1ad3      	subs	r3, r2, r3
 8005772:	2b02      	cmp	r3, #2
 8005774:	d901      	bls.n	800577a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005776:	2303      	movs	r3, #3
 8005778:	e045      	b.n	8005806 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800577a:	4b06      	ldr	r3, [pc, #24]	@ (8005794 <HAL_RCC_OscConfig+0x470>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005782:	2b00      	cmp	r3, #0
 8005784:	d1f0      	bne.n	8005768 <HAL_RCC_OscConfig+0x444>
 8005786:	e03d      	b.n	8005804 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	699b      	ldr	r3, [r3, #24]
 800578c:	2b01      	cmp	r3, #1
 800578e:	d107      	bne.n	80057a0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005790:	2301      	movs	r3, #1
 8005792:	e038      	b.n	8005806 <HAL_RCC_OscConfig+0x4e2>
 8005794:	40023800 	.word	0x40023800
 8005798:	40007000 	.word	0x40007000
 800579c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80057a0:	4b1b      	ldr	r3, [pc, #108]	@ (8005810 <HAL_RCC_OscConfig+0x4ec>)
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	699b      	ldr	r3, [r3, #24]
 80057aa:	2b01      	cmp	r3, #1
 80057ac:	d028      	beq.n	8005800 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80057b8:	429a      	cmp	r2, r3
 80057ba:	d121      	bne.n	8005800 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80057c6:	429a      	cmp	r2, r3
 80057c8:	d11a      	bne.n	8005800 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80057ca:	68fa      	ldr	r2, [r7, #12]
 80057cc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80057d0:	4013      	ands	r3, r2
 80057d2:	687a      	ldr	r2, [r7, #4]
 80057d4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80057d6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80057d8:	4293      	cmp	r3, r2
 80057da:	d111      	bne.n	8005800 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057e6:	085b      	lsrs	r3, r3, #1
 80057e8:	3b01      	subs	r3, #1
 80057ea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80057ec:	429a      	cmp	r2, r3
 80057ee:	d107      	bne.n	8005800 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057fa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80057fc:	429a      	cmp	r2, r3
 80057fe:	d001      	beq.n	8005804 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005800:	2301      	movs	r3, #1
 8005802:	e000      	b.n	8005806 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005804:	2300      	movs	r3, #0
}
 8005806:	4618      	mov	r0, r3
 8005808:	3718      	adds	r7, #24
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}
 800580e:	bf00      	nop
 8005810:	40023800 	.word	0x40023800

08005814 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b084      	sub	sp, #16
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
 800581c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d101      	bne.n	8005828 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005824:	2301      	movs	r3, #1
 8005826:	e0cc      	b.n	80059c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005828:	4b68      	ldr	r3, [pc, #416]	@ (80059cc <HAL_RCC_ClockConfig+0x1b8>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f003 0307 	and.w	r3, r3, #7
 8005830:	683a      	ldr	r2, [r7, #0]
 8005832:	429a      	cmp	r2, r3
 8005834:	d90c      	bls.n	8005850 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005836:	4b65      	ldr	r3, [pc, #404]	@ (80059cc <HAL_RCC_ClockConfig+0x1b8>)
 8005838:	683a      	ldr	r2, [r7, #0]
 800583a:	b2d2      	uxtb	r2, r2
 800583c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800583e:	4b63      	ldr	r3, [pc, #396]	@ (80059cc <HAL_RCC_ClockConfig+0x1b8>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f003 0307 	and.w	r3, r3, #7
 8005846:	683a      	ldr	r2, [r7, #0]
 8005848:	429a      	cmp	r2, r3
 800584a:	d001      	beq.n	8005850 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800584c:	2301      	movs	r3, #1
 800584e:	e0b8      	b.n	80059c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f003 0302 	and.w	r3, r3, #2
 8005858:	2b00      	cmp	r3, #0
 800585a:	d020      	beq.n	800589e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f003 0304 	and.w	r3, r3, #4
 8005864:	2b00      	cmp	r3, #0
 8005866:	d005      	beq.n	8005874 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005868:	4b59      	ldr	r3, [pc, #356]	@ (80059d0 <HAL_RCC_ClockConfig+0x1bc>)
 800586a:	689b      	ldr	r3, [r3, #8]
 800586c:	4a58      	ldr	r2, [pc, #352]	@ (80059d0 <HAL_RCC_ClockConfig+0x1bc>)
 800586e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005872:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f003 0308 	and.w	r3, r3, #8
 800587c:	2b00      	cmp	r3, #0
 800587e:	d005      	beq.n	800588c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005880:	4b53      	ldr	r3, [pc, #332]	@ (80059d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005882:	689b      	ldr	r3, [r3, #8]
 8005884:	4a52      	ldr	r2, [pc, #328]	@ (80059d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005886:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800588a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800588c:	4b50      	ldr	r3, [pc, #320]	@ (80059d0 <HAL_RCC_ClockConfig+0x1bc>)
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	689b      	ldr	r3, [r3, #8]
 8005898:	494d      	ldr	r1, [pc, #308]	@ (80059d0 <HAL_RCC_ClockConfig+0x1bc>)
 800589a:	4313      	orrs	r3, r2
 800589c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f003 0301 	and.w	r3, r3, #1
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d044      	beq.n	8005934 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	2b01      	cmp	r3, #1
 80058b0:	d107      	bne.n	80058c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058b2:	4b47      	ldr	r3, [pc, #284]	@ (80059d0 <HAL_RCC_ClockConfig+0x1bc>)
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d119      	bne.n	80058f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80058be:	2301      	movs	r3, #1
 80058c0:	e07f      	b.n	80059c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	2b02      	cmp	r3, #2
 80058c8:	d003      	beq.n	80058d2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80058ce:	2b03      	cmp	r3, #3
 80058d0:	d107      	bne.n	80058e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058d2:	4b3f      	ldr	r3, [pc, #252]	@ (80059d0 <HAL_RCC_ClockConfig+0x1bc>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d109      	bne.n	80058f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80058de:	2301      	movs	r3, #1
 80058e0:	e06f      	b.n	80059c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80058e2:	4b3b      	ldr	r3, [pc, #236]	@ (80059d0 <HAL_RCC_ClockConfig+0x1bc>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f003 0302 	and.w	r3, r3, #2
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d101      	bne.n	80058f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80058ee:	2301      	movs	r3, #1
 80058f0:	e067      	b.n	80059c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80058f2:	4b37      	ldr	r3, [pc, #220]	@ (80059d0 <HAL_RCC_ClockConfig+0x1bc>)
 80058f4:	689b      	ldr	r3, [r3, #8]
 80058f6:	f023 0203 	bic.w	r2, r3, #3
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	685b      	ldr	r3, [r3, #4]
 80058fe:	4934      	ldr	r1, [pc, #208]	@ (80059d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005900:	4313      	orrs	r3, r2
 8005902:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005904:	f7fc feb2 	bl	800266c <HAL_GetTick>
 8005908:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800590a:	e00a      	b.n	8005922 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800590c:	f7fc feae 	bl	800266c <HAL_GetTick>
 8005910:	4602      	mov	r2, r0
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	1ad3      	subs	r3, r2, r3
 8005916:	f241 3288 	movw	r2, #5000	@ 0x1388
 800591a:	4293      	cmp	r3, r2
 800591c:	d901      	bls.n	8005922 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800591e:	2303      	movs	r3, #3
 8005920:	e04f      	b.n	80059c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005922:	4b2b      	ldr	r3, [pc, #172]	@ (80059d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005924:	689b      	ldr	r3, [r3, #8]
 8005926:	f003 020c 	and.w	r2, r3, #12
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	009b      	lsls	r3, r3, #2
 8005930:	429a      	cmp	r2, r3
 8005932:	d1eb      	bne.n	800590c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005934:	4b25      	ldr	r3, [pc, #148]	@ (80059cc <HAL_RCC_ClockConfig+0x1b8>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f003 0307 	and.w	r3, r3, #7
 800593c:	683a      	ldr	r2, [r7, #0]
 800593e:	429a      	cmp	r2, r3
 8005940:	d20c      	bcs.n	800595c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005942:	4b22      	ldr	r3, [pc, #136]	@ (80059cc <HAL_RCC_ClockConfig+0x1b8>)
 8005944:	683a      	ldr	r2, [r7, #0]
 8005946:	b2d2      	uxtb	r2, r2
 8005948:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800594a:	4b20      	ldr	r3, [pc, #128]	@ (80059cc <HAL_RCC_ClockConfig+0x1b8>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f003 0307 	and.w	r3, r3, #7
 8005952:	683a      	ldr	r2, [r7, #0]
 8005954:	429a      	cmp	r2, r3
 8005956:	d001      	beq.n	800595c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005958:	2301      	movs	r3, #1
 800595a:	e032      	b.n	80059c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f003 0304 	and.w	r3, r3, #4
 8005964:	2b00      	cmp	r3, #0
 8005966:	d008      	beq.n	800597a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005968:	4b19      	ldr	r3, [pc, #100]	@ (80059d0 <HAL_RCC_ClockConfig+0x1bc>)
 800596a:	689b      	ldr	r3, [r3, #8]
 800596c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	68db      	ldr	r3, [r3, #12]
 8005974:	4916      	ldr	r1, [pc, #88]	@ (80059d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005976:	4313      	orrs	r3, r2
 8005978:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f003 0308 	and.w	r3, r3, #8
 8005982:	2b00      	cmp	r3, #0
 8005984:	d009      	beq.n	800599a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005986:	4b12      	ldr	r3, [pc, #72]	@ (80059d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005988:	689b      	ldr	r3, [r3, #8]
 800598a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	691b      	ldr	r3, [r3, #16]
 8005992:	00db      	lsls	r3, r3, #3
 8005994:	490e      	ldr	r1, [pc, #56]	@ (80059d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005996:	4313      	orrs	r3, r2
 8005998:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800599a:	f000 f821 	bl	80059e0 <HAL_RCC_GetSysClockFreq>
 800599e:	4602      	mov	r2, r0
 80059a0:	4b0b      	ldr	r3, [pc, #44]	@ (80059d0 <HAL_RCC_ClockConfig+0x1bc>)
 80059a2:	689b      	ldr	r3, [r3, #8]
 80059a4:	091b      	lsrs	r3, r3, #4
 80059a6:	f003 030f 	and.w	r3, r3, #15
 80059aa:	490a      	ldr	r1, [pc, #40]	@ (80059d4 <HAL_RCC_ClockConfig+0x1c0>)
 80059ac:	5ccb      	ldrb	r3, [r1, r3]
 80059ae:	fa22 f303 	lsr.w	r3, r2, r3
 80059b2:	4a09      	ldr	r2, [pc, #36]	@ (80059d8 <HAL_RCC_ClockConfig+0x1c4>)
 80059b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80059b6:	4b09      	ldr	r3, [pc, #36]	@ (80059dc <HAL_RCC_ClockConfig+0x1c8>)
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4618      	mov	r0, r3
 80059bc:	f7fc fe12 	bl	80025e4 <HAL_InitTick>

  return HAL_OK;
 80059c0:	2300      	movs	r3, #0
}
 80059c2:	4618      	mov	r0, r3
 80059c4:	3710      	adds	r7, #16
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}
 80059ca:	bf00      	nop
 80059cc:	40023c00 	.word	0x40023c00
 80059d0:	40023800 	.word	0x40023800
 80059d4:	0800c944 	.word	0x0800c944
 80059d8:	20000000 	.word	0x20000000
 80059dc:	20000004 	.word	0x20000004

080059e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80059e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059e4:	b090      	sub	sp, #64	@ 0x40
 80059e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80059e8:	2300      	movs	r3, #0
 80059ea:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80059ec:	2300      	movs	r3, #0
 80059ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80059f0:	2300      	movs	r3, #0
 80059f2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80059f4:	2300      	movs	r3, #0
 80059f6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80059f8:	4b59      	ldr	r3, [pc, #356]	@ (8005b60 <HAL_RCC_GetSysClockFreq+0x180>)
 80059fa:	689b      	ldr	r3, [r3, #8]
 80059fc:	f003 030c 	and.w	r3, r3, #12
 8005a00:	2b08      	cmp	r3, #8
 8005a02:	d00d      	beq.n	8005a20 <HAL_RCC_GetSysClockFreq+0x40>
 8005a04:	2b08      	cmp	r3, #8
 8005a06:	f200 80a1 	bhi.w	8005b4c <HAL_RCC_GetSysClockFreq+0x16c>
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d002      	beq.n	8005a14 <HAL_RCC_GetSysClockFreq+0x34>
 8005a0e:	2b04      	cmp	r3, #4
 8005a10:	d003      	beq.n	8005a1a <HAL_RCC_GetSysClockFreq+0x3a>
 8005a12:	e09b      	b.n	8005b4c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005a14:	4b53      	ldr	r3, [pc, #332]	@ (8005b64 <HAL_RCC_GetSysClockFreq+0x184>)
 8005a16:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005a18:	e09b      	b.n	8005b52 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005a1a:	4b53      	ldr	r3, [pc, #332]	@ (8005b68 <HAL_RCC_GetSysClockFreq+0x188>)
 8005a1c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005a1e:	e098      	b.n	8005b52 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005a20:	4b4f      	ldr	r3, [pc, #316]	@ (8005b60 <HAL_RCC_GetSysClockFreq+0x180>)
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a28:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005a2a:	4b4d      	ldr	r3, [pc, #308]	@ (8005b60 <HAL_RCC_GetSysClockFreq+0x180>)
 8005a2c:	685b      	ldr	r3, [r3, #4]
 8005a2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d028      	beq.n	8005a88 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a36:	4b4a      	ldr	r3, [pc, #296]	@ (8005b60 <HAL_RCC_GetSysClockFreq+0x180>)
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	099b      	lsrs	r3, r3, #6
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	623b      	str	r3, [r7, #32]
 8005a40:	627a      	str	r2, [r7, #36]	@ 0x24
 8005a42:	6a3b      	ldr	r3, [r7, #32]
 8005a44:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005a48:	2100      	movs	r1, #0
 8005a4a:	4b47      	ldr	r3, [pc, #284]	@ (8005b68 <HAL_RCC_GetSysClockFreq+0x188>)
 8005a4c:	fb03 f201 	mul.w	r2, r3, r1
 8005a50:	2300      	movs	r3, #0
 8005a52:	fb00 f303 	mul.w	r3, r0, r3
 8005a56:	4413      	add	r3, r2
 8005a58:	4a43      	ldr	r2, [pc, #268]	@ (8005b68 <HAL_RCC_GetSysClockFreq+0x188>)
 8005a5a:	fba0 1202 	umull	r1, r2, r0, r2
 8005a5e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a60:	460a      	mov	r2, r1
 8005a62:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005a64:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a66:	4413      	add	r3, r2
 8005a68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005a6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	61bb      	str	r3, [r7, #24]
 8005a70:	61fa      	str	r2, [r7, #28]
 8005a72:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a76:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005a7a:	f7fa fc09 	bl	8000290 <__aeabi_uldivmod>
 8005a7e:	4602      	mov	r2, r0
 8005a80:	460b      	mov	r3, r1
 8005a82:	4613      	mov	r3, r2
 8005a84:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a86:	e053      	b.n	8005b30 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a88:	4b35      	ldr	r3, [pc, #212]	@ (8005b60 <HAL_RCC_GetSysClockFreq+0x180>)
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	099b      	lsrs	r3, r3, #6
 8005a8e:	2200      	movs	r2, #0
 8005a90:	613b      	str	r3, [r7, #16]
 8005a92:	617a      	str	r2, [r7, #20]
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005a9a:	f04f 0b00 	mov.w	fp, #0
 8005a9e:	4652      	mov	r2, sl
 8005aa0:	465b      	mov	r3, fp
 8005aa2:	f04f 0000 	mov.w	r0, #0
 8005aa6:	f04f 0100 	mov.w	r1, #0
 8005aaa:	0159      	lsls	r1, r3, #5
 8005aac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005ab0:	0150      	lsls	r0, r2, #5
 8005ab2:	4602      	mov	r2, r0
 8005ab4:	460b      	mov	r3, r1
 8005ab6:	ebb2 080a 	subs.w	r8, r2, sl
 8005aba:	eb63 090b 	sbc.w	r9, r3, fp
 8005abe:	f04f 0200 	mov.w	r2, #0
 8005ac2:	f04f 0300 	mov.w	r3, #0
 8005ac6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005aca:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005ace:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005ad2:	ebb2 0408 	subs.w	r4, r2, r8
 8005ad6:	eb63 0509 	sbc.w	r5, r3, r9
 8005ada:	f04f 0200 	mov.w	r2, #0
 8005ade:	f04f 0300 	mov.w	r3, #0
 8005ae2:	00eb      	lsls	r3, r5, #3
 8005ae4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005ae8:	00e2      	lsls	r2, r4, #3
 8005aea:	4614      	mov	r4, r2
 8005aec:	461d      	mov	r5, r3
 8005aee:	eb14 030a 	adds.w	r3, r4, sl
 8005af2:	603b      	str	r3, [r7, #0]
 8005af4:	eb45 030b 	adc.w	r3, r5, fp
 8005af8:	607b      	str	r3, [r7, #4]
 8005afa:	f04f 0200 	mov.w	r2, #0
 8005afe:	f04f 0300 	mov.w	r3, #0
 8005b02:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005b06:	4629      	mov	r1, r5
 8005b08:	028b      	lsls	r3, r1, #10
 8005b0a:	4621      	mov	r1, r4
 8005b0c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005b10:	4621      	mov	r1, r4
 8005b12:	028a      	lsls	r2, r1, #10
 8005b14:	4610      	mov	r0, r2
 8005b16:	4619      	mov	r1, r3
 8005b18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	60bb      	str	r3, [r7, #8]
 8005b1e:	60fa      	str	r2, [r7, #12]
 8005b20:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b24:	f7fa fbb4 	bl	8000290 <__aeabi_uldivmod>
 8005b28:	4602      	mov	r2, r0
 8005b2a:	460b      	mov	r3, r1
 8005b2c:	4613      	mov	r3, r2
 8005b2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005b30:	4b0b      	ldr	r3, [pc, #44]	@ (8005b60 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	0c1b      	lsrs	r3, r3, #16
 8005b36:	f003 0303 	and.w	r3, r3, #3
 8005b3a:	3301      	adds	r3, #1
 8005b3c:	005b      	lsls	r3, r3, #1
 8005b3e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005b40:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b44:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b48:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005b4a:	e002      	b.n	8005b52 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005b4c:	4b05      	ldr	r3, [pc, #20]	@ (8005b64 <HAL_RCC_GetSysClockFreq+0x184>)
 8005b4e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005b50:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005b52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005b54:	4618      	mov	r0, r3
 8005b56:	3740      	adds	r7, #64	@ 0x40
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b5e:	bf00      	nop
 8005b60:	40023800 	.word	0x40023800
 8005b64:	00f42400 	.word	0x00f42400
 8005b68:	017d7840 	.word	0x017d7840

08005b6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005b70:	4b03      	ldr	r3, [pc, #12]	@ (8005b80 <HAL_RCC_GetHCLKFreq+0x14>)
 8005b72:	681b      	ldr	r3, [r3, #0]
}
 8005b74:	4618      	mov	r0, r3
 8005b76:	46bd      	mov	sp, r7
 8005b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7c:	4770      	bx	lr
 8005b7e:	bf00      	nop
 8005b80:	20000000 	.word	0x20000000

08005b84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005b88:	f7ff fff0 	bl	8005b6c <HAL_RCC_GetHCLKFreq>
 8005b8c:	4602      	mov	r2, r0
 8005b8e:	4b05      	ldr	r3, [pc, #20]	@ (8005ba4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005b90:	689b      	ldr	r3, [r3, #8]
 8005b92:	0a9b      	lsrs	r3, r3, #10
 8005b94:	f003 0307 	and.w	r3, r3, #7
 8005b98:	4903      	ldr	r1, [pc, #12]	@ (8005ba8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005b9a:	5ccb      	ldrb	r3, [r1, r3]
 8005b9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	bd80      	pop	{r7, pc}
 8005ba4:	40023800 	.word	0x40023800
 8005ba8:	0800c954 	.word	0x0800c954

08005bac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005bb0:	f7ff ffdc 	bl	8005b6c <HAL_RCC_GetHCLKFreq>
 8005bb4:	4602      	mov	r2, r0
 8005bb6:	4b05      	ldr	r3, [pc, #20]	@ (8005bcc <HAL_RCC_GetPCLK2Freq+0x20>)
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	0b5b      	lsrs	r3, r3, #13
 8005bbc:	f003 0307 	and.w	r3, r3, #7
 8005bc0:	4903      	ldr	r1, [pc, #12]	@ (8005bd0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005bc2:	5ccb      	ldrb	r3, [r1, r3]
 8005bc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005bc8:	4618      	mov	r0, r3
 8005bca:	bd80      	pop	{r7, pc}
 8005bcc:	40023800 	.word	0x40023800
 8005bd0:	0800c954 	.word	0x0800c954

08005bd4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b082      	sub	sp, #8
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d101      	bne.n	8005be6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005be2:	2301      	movs	r3, #1
 8005be4:	e042      	b.n	8005c6c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005bec:	b2db      	uxtb	r3, r3
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d106      	bne.n	8005c00 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005bfa:	6878      	ldr	r0, [r7, #4]
 8005bfc:	f7fc fb72 	bl	80022e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2224      	movs	r2, #36	@ 0x24
 8005c04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	68da      	ldr	r2, [r3, #12]
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005c16:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005c18:	6878      	ldr	r0, [r7, #4]
 8005c1a:	f000 fd7f 	bl	800671c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	691a      	ldr	r2, [r3, #16]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005c2c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	695a      	ldr	r2, [r3, #20]
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005c3c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	68da      	ldr	r2, [r3, #12]
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005c4c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2220      	movs	r2, #32
 8005c58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2220      	movs	r2, #32
 8005c60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2200      	movs	r2, #0
 8005c68:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005c6a:	2300      	movs	r3, #0
}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	3708      	adds	r7, #8
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bd80      	pop	{r7, pc}

08005c74 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b08a      	sub	sp, #40	@ 0x28
 8005c78:	af02      	add	r7, sp, #8
 8005c7a:	60f8      	str	r0, [r7, #12]
 8005c7c:	60b9      	str	r1, [r7, #8]
 8005c7e:	603b      	str	r3, [r7, #0]
 8005c80:	4613      	mov	r3, r2
 8005c82:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005c84:	2300      	movs	r3, #0
 8005c86:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c8e:	b2db      	uxtb	r3, r3
 8005c90:	2b20      	cmp	r3, #32
 8005c92:	d175      	bne.n	8005d80 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d002      	beq.n	8005ca0 <HAL_UART_Transmit+0x2c>
 8005c9a:	88fb      	ldrh	r3, [r7, #6]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d101      	bne.n	8005ca4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	e06e      	b.n	8005d82 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2221      	movs	r2, #33	@ 0x21
 8005cae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005cb2:	f7fc fcdb 	bl	800266c <HAL_GetTick>
 8005cb6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	88fa      	ldrh	r2, [r7, #6]
 8005cbc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	88fa      	ldrh	r2, [r7, #6]
 8005cc2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	689b      	ldr	r3, [r3, #8]
 8005cc8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ccc:	d108      	bne.n	8005ce0 <HAL_UART_Transmit+0x6c>
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	691b      	ldr	r3, [r3, #16]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d104      	bne.n	8005ce0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005cda:	68bb      	ldr	r3, [r7, #8]
 8005cdc:	61bb      	str	r3, [r7, #24]
 8005cde:	e003      	b.n	8005ce8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005ce8:	e02e      	b.n	8005d48 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	9300      	str	r3, [sp, #0]
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	2180      	movs	r1, #128	@ 0x80
 8005cf4:	68f8      	ldr	r0, [r7, #12]
 8005cf6:	f000 fb1d 	bl	8006334 <UART_WaitOnFlagUntilTimeout>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d005      	beq.n	8005d0c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	2220      	movs	r2, #32
 8005d04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005d08:	2303      	movs	r3, #3
 8005d0a:	e03a      	b.n	8005d82 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005d0c:	69fb      	ldr	r3, [r7, #28]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d10b      	bne.n	8005d2a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005d12:	69bb      	ldr	r3, [r7, #24]
 8005d14:	881b      	ldrh	r3, [r3, #0]
 8005d16:	461a      	mov	r2, r3
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d20:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005d22:	69bb      	ldr	r3, [r7, #24]
 8005d24:	3302      	adds	r3, #2
 8005d26:	61bb      	str	r3, [r7, #24]
 8005d28:	e007      	b.n	8005d3a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005d2a:	69fb      	ldr	r3, [r7, #28]
 8005d2c:	781a      	ldrb	r2, [r3, #0]
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005d34:	69fb      	ldr	r3, [r7, #28]
 8005d36:	3301      	adds	r3, #1
 8005d38:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005d3e:	b29b      	uxth	r3, r3
 8005d40:	3b01      	subs	r3, #1
 8005d42:	b29a      	uxth	r2, r3
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005d4c:	b29b      	uxth	r3, r3
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d1cb      	bne.n	8005cea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	9300      	str	r3, [sp, #0]
 8005d56:	697b      	ldr	r3, [r7, #20]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	2140      	movs	r1, #64	@ 0x40
 8005d5c:	68f8      	ldr	r0, [r7, #12]
 8005d5e:	f000 fae9 	bl	8006334 <UART_WaitOnFlagUntilTimeout>
 8005d62:	4603      	mov	r3, r0
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d005      	beq.n	8005d74 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	2220      	movs	r2, #32
 8005d6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005d70:	2303      	movs	r3, #3
 8005d72:	e006      	b.n	8005d82 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	2220      	movs	r2, #32
 8005d78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	e000      	b.n	8005d82 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005d80:	2302      	movs	r3, #2
  }
}
 8005d82:	4618      	mov	r0, r3
 8005d84:	3720      	adds	r7, #32
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bd80      	pop	{r7, pc}
	...

08005d8c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b0ba      	sub	sp, #232	@ 0xe8
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	68db      	ldr	r3, [r3, #12]
 8005da4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	695b      	ldr	r3, [r3, #20]
 8005dae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005db2:	2300      	movs	r3, #0
 8005db4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005db8:	2300      	movs	r3, #0
 8005dba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005dbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005dc2:	f003 030f 	and.w	r3, r3, #15
 8005dc6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005dca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d10f      	bne.n	8005df2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005dd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005dd6:	f003 0320 	and.w	r3, r3, #32
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d009      	beq.n	8005df2 <HAL_UART_IRQHandler+0x66>
 8005dde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005de2:	f003 0320 	and.w	r3, r3, #32
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d003      	beq.n	8005df2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f000 fbd7 	bl	800659e <UART_Receive_IT>
      return;
 8005df0:	e273      	b.n	80062da <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005df2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	f000 80de 	beq.w	8005fb8 <HAL_UART_IRQHandler+0x22c>
 8005dfc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e00:	f003 0301 	and.w	r3, r3, #1
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d106      	bne.n	8005e16 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005e08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e0c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	f000 80d1 	beq.w	8005fb8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005e16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e1a:	f003 0301 	and.w	r3, r3, #1
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d00b      	beq.n	8005e3a <HAL_UART_IRQHandler+0xae>
 8005e22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d005      	beq.n	8005e3a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e32:	f043 0201 	orr.w	r2, r3, #1
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005e3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e3e:	f003 0304 	and.w	r3, r3, #4
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d00b      	beq.n	8005e5e <HAL_UART_IRQHandler+0xd2>
 8005e46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e4a:	f003 0301 	and.w	r3, r3, #1
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d005      	beq.n	8005e5e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e56:	f043 0202 	orr.w	r2, r3, #2
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005e5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e62:	f003 0302 	and.w	r3, r3, #2
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d00b      	beq.n	8005e82 <HAL_UART_IRQHandler+0xf6>
 8005e6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e6e:	f003 0301 	and.w	r3, r3, #1
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d005      	beq.n	8005e82 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e7a:	f043 0204 	orr.w	r2, r3, #4
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005e82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e86:	f003 0308 	and.w	r3, r3, #8
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d011      	beq.n	8005eb2 <HAL_UART_IRQHandler+0x126>
 8005e8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e92:	f003 0320 	and.w	r3, r3, #32
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d105      	bne.n	8005ea6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005e9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e9e:	f003 0301 	and.w	r3, r3, #1
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d005      	beq.n	8005eb2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005eaa:	f043 0208 	orr.w	r2, r3, #8
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	f000 820a 	beq.w	80062d0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005ebc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ec0:	f003 0320 	and.w	r3, r3, #32
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d008      	beq.n	8005eda <HAL_UART_IRQHandler+0x14e>
 8005ec8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ecc:	f003 0320 	and.w	r3, r3, #32
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d002      	beq.n	8005eda <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005ed4:	6878      	ldr	r0, [r7, #4]
 8005ed6:	f000 fb62 	bl	800659e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	695b      	ldr	r3, [r3, #20]
 8005ee0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ee4:	2b40      	cmp	r3, #64	@ 0x40
 8005ee6:	bf0c      	ite	eq
 8005ee8:	2301      	moveq	r3, #1
 8005eea:	2300      	movne	r3, #0
 8005eec:	b2db      	uxtb	r3, r3
 8005eee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ef6:	f003 0308 	and.w	r3, r3, #8
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d103      	bne.n	8005f06 <HAL_UART_IRQHandler+0x17a>
 8005efe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d04f      	beq.n	8005fa6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005f06:	6878      	ldr	r0, [r7, #4]
 8005f08:	f000 fa6d 	bl	80063e6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	695b      	ldr	r3, [r3, #20]
 8005f12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f16:	2b40      	cmp	r3, #64	@ 0x40
 8005f18:	d141      	bne.n	8005f9e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	3314      	adds	r3, #20
 8005f20:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f24:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005f28:	e853 3f00 	ldrex	r3, [r3]
 8005f2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005f30:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005f34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f38:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	3314      	adds	r3, #20
 8005f42:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005f46:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005f4a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f4e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005f52:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005f56:	e841 2300 	strex	r3, r2, [r1]
 8005f5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005f5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d1d9      	bne.n	8005f1a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d013      	beq.n	8005f96 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f72:	4a8a      	ldr	r2, [pc, #552]	@ (800619c <HAL_UART_IRQHandler+0x410>)
 8005f74:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	f7fd f909 	bl	8003192 <HAL_DMA_Abort_IT>
 8005f80:	4603      	mov	r3, r0
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d016      	beq.n	8005fb4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f8c:	687a      	ldr	r2, [r7, #4]
 8005f8e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005f90:	4610      	mov	r0, r2
 8005f92:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f94:	e00e      	b.n	8005fb4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005f96:	6878      	ldr	r0, [r7, #4]
 8005f98:	f000 f9b6 	bl	8006308 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f9c:	e00a      	b.n	8005fb4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005f9e:	6878      	ldr	r0, [r7, #4]
 8005fa0:	f000 f9b2 	bl	8006308 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fa4:	e006      	b.n	8005fb4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	f000 f9ae 	bl	8006308 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005fb2:	e18d      	b.n	80062d0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fb4:	bf00      	nop
    return;
 8005fb6:	e18b      	b.n	80062d0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fbc:	2b01      	cmp	r3, #1
 8005fbe:	f040 8167 	bne.w	8006290 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005fc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fc6:	f003 0310 	and.w	r3, r3, #16
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	f000 8160 	beq.w	8006290 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005fd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fd4:	f003 0310 	and.w	r3, r3, #16
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	f000 8159 	beq.w	8006290 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005fde:	2300      	movs	r3, #0
 8005fe0:	60bb      	str	r3, [r7, #8]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	60bb      	str	r3, [r7, #8]
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	60bb      	str	r3, [r7, #8]
 8005ff2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	695b      	ldr	r3, [r3, #20]
 8005ffa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ffe:	2b40      	cmp	r3, #64	@ 0x40
 8006000:	f040 80ce 	bne.w	80061a0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006010:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006014:	2b00      	cmp	r3, #0
 8006016:	f000 80a9 	beq.w	800616c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800601e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006022:	429a      	cmp	r2, r3
 8006024:	f080 80a2 	bcs.w	800616c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800602e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006034:	69db      	ldr	r3, [r3, #28]
 8006036:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800603a:	f000 8088 	beq.w	800614e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	330c      	adds	r3, #12
 8006044:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006048:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800604c:	e853 3f00 	ldrex	r3, [r3]
 8006050:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006054:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006058:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800605c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	330c      	adds	r3, #12
 8006066:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800606a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800606e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006072:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006076:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800607a:	e841 2300 	strex	r3, r2, [r1]
 800607e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006082:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006086:	2b00      	cmp	r3, #0
 8006088:	d1d9      	bne.n	800603e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	3314      	adds	r3, #20
 8006090:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006092:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006094:	e853 3f00 	ldrex	r3, [r3]
 8006098:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800609a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800609c:	f023 0301 	bic.w	r3, r3, #1
 80060a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	3314      	adds	r3, #20
 80060aa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80060ae:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80060b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060b4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80060b6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80060ba:	e841 2300 	strex	r3, r2, [r1]
 80060be:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80060c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d1e1      	bne.n	800608a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	3314      	adds	r3, #20
 80060cc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80060d0:	e853 3f00 	ldrex	r3, [r3]
 80060d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80060d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80060d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80060dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	3314      	adds	r3, #20
 80060e6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80060ea:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80060ec:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ee:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80060f0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80060f2:	e841 2300 	strex	r3, r2, [r1]
 80060f6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80060f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d1e3      	bne.n	80060c6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2220      	movs	r2, #32
 8006102:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2200      	movs	r2, #0
 800610a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	330c      	adds	r3, #12
 8006112:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006114:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006116:	e853 3f00 	ldrex	r3, [r3]
 800611a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800611c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800611e:	f023 0310 	bic.w	r3, r3, #16
 8006122:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	330c      	adds	r3, #12
 800612c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006130:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006132:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006134:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006136:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006138:	e841 2300 	strex	r3, r2, [r1]
 800613c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800613e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006140:	2b00      	cmp	r3, #0
 8006142:	d1e3      	bne.n	800610c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006148:	4618      	mov	r0, r3
 800614a:	f7fc ffb2 	bl	80030b2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2202      	movs	r2, #2
 8006152:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800615c:	b29b      	uxth	r3, r3
 800615e:	1ad3      	subs	r3, r2, r3
 8006160:	b29b      	uxth	r3, r3
 8006162:	4619      	mov	r1, r3
 8006164:	6878      	ldr	r0, [r7, #4]
 8006166:	f000 f8d9 	bl	800631c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800616a:	e0b3      	b.n	80062d4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006170:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006174:	429a      	cmp	r2, r3
 8006176:	f040 80ad 	bne.w	80062d4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800617e:	69db      	ldr	r3, [r3, #28]
 8006180:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006184:	f040 80a6 	bne.w	80062d4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2202      	movs	r2, #2
 800618c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006192:	4619      	mov	r1, r3
 8006194:	6878      	ldr	r0, [r7, #4]
 8006196:	f000 f8c1 	bl	800631c <HAL_UARTEx_RxEventCallback>
      return;
 800619a:	e09b      	b.n	80062d4 <HAL_UART_IRQHandler+0x548>
 800619c:	080064ad 	.word	0x080064ad
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80061a8:	b29b      	uxth	r3, r3
 80061aa:	1ad3      	subs	r3, r2, r3
 80061ac:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80061b4:	b29b      	uxth	r3, r3
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	f000 808e 	beq.w	80062d8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80061bc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	f000 8089 	beq.w	80062d8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	330c      	adds	r3, #12
 80061cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061d0:	e853 3f00 	ldrex	r3, [r3]
 80061d4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80061d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80061dc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	330c      	adds	r3, #12
 80061e6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80061ea:	647a      	str	r2, [r7, #68]	@ 0x44
 80061ec:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80061f0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80061f2:	e841 2300 	strex	r3, r2, [r1]
 80061f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80061f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d1e3      	bne.n	80061c6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	3314      	adds	r3, #20
 8006204:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006208:	e853 3f00 	ldrex	r3, [r3]
 800620c:	623b      	str	r3, [r7, #32]
   return(result);
 800620e:	6a3b      	ldr	r3, [r7, #32]
 8006210:	f023 0301 	bic.w	r3, r3, #1
 8006214:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	3314      	adds	r3, #20
 800621e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006222:	633a      	str	r2, [r7, #48]	@ 0x30
 8006224:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006226:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006228:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800622a:	e841 2300 	strex	r3, r2, [r1]
 800622e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006232:	2b00      	cmp	r3, #0
 8006234:	d1e3      	bne.n	80061fe <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2220      	movs	r2, #32
 800623a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2200      	movs	r2, #0
 8006242:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	330c      	adds	r3, #12
 800624a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800624c:	693b      	ldr	r3, [r7, #16]
 800624e:	e853 3f00 	ldrex	r3, [r3]
 8006252:	60fb      	str	r3, [r7, #12]
   return(result);
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	f023 0310 	bic.w	r3, r3, #16
 800625a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	330c      	adds	r3, #12
 8006264:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006268:	61fa      	str	r2, [r7, #28]
 800626a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800626c:	69b9      	ldr	r1, [r7, #24]
 800626e:	69fa      	ldr	r2, [r7, #28]
 8006270:	e841 2300 	strex	r3, r2, [r1]
 8006274:	617b      	str	r3, [r7, #20]
   return(result);
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d1e3      	bne.n	8006244 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2202      	movs	r2, #2
 8006280:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006282:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006286:	4619      	mov	r1, r3
 8006288:	6878      	ldr	r0, [r7, #4]
 800628a:	f000 f847 	bl	800631c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800628e:	e023      	b.n	80062d8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006290:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006294:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006298:	2b00      	cmp	r3, #0
 800629a:	d009      	beq.n	80062b0 <HAL_UART_IRQHandler+0x524>
 800629c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d003      	beq.n	80062b0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80062a8:	6878      	ldr	r0, [r7, #4]
 80062aa:	f000 f910 	bl	80064ce <UART_Transmit_IT>
    return;
 80062ae:	e014      	b.n	80062da <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80062b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d00e      	beq.n	80062da <HAL_UART_IRQHandler+0x54e>
 80062bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d008      	beq.n	80062da <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80062c8:	6878      	ldr	r0, [r7, #4]
 80062ca:	f000 f950 	bl	800656e <UART_EndTransmit_IT>
    return;
 80062ce:	e004      	b.n	80062da <HAL_UART_IRQHandler+0x54e>
    return;
 80062d0:	bf00      	nop
 80062d2:	e002      	b.n	80062da <HAL_UART_IRQHandler+0x54e>
      return;
 80062d4:	bf00      	nop
 80062d6:	e000      	b.n	80062da <HAL_UART_IRQHandler+0x54e>
      return;
 80062d8:	bf00      	nop
  }
}
 80062da:	37e8      	adds	r7, #232	@ 0xe8
 80062dc:	46bd      	mov	sp, r7
 80062de:	bd80      	pop	{r7, pc}

080062e0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80062e0:	b480      	push	{r7}
 80062e2:	b083      	sub	sp, #12
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80062e8:	bf00      	nop
 80062ea:	370c      	adds	r7, #12
 80062ec:	46bd      	mov	sp, r7
 80062ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f2:	4770      	bx	lr

080062f4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80062f4:	b480      	push	{r7}
 80062f6:	b083      	sub	sp, #12
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80062fc:	bf00      	nop
 80062fe:	370c      	adds	r7, #12
 8006300:	46bd      	mov	sp, r7
 8006302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006306:	4770      	bx	lr

08006308 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006308:	b480      	push	{r7}
 800630a:	b083      	sub	sp, #12
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006310:	bf00      	nop
 8006312:	370c      	adds	r7, #12
 8006314:	46bd      	mov	sp, r7
 8006316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631a:	4770      	bx	lr

0800631c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800631c:	b480      	push	{r7}
 800631e:	b083      	sub	sp, #12
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
 8006324:	460b      	mov	r3, r1
 8006326:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006328:	bf00      	nop
 800632a:	370c      	adds	r7, #12
 800632c:	46bd      	mov	sp, r7
 800632e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006332:	4770      	bx	lr

08006334 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b086      	sub	sp, #24
 8006338:	af00      	add	r7, sp, #0
 800633a:	60f8      	str	r0, [r7, #12]
 800633c:	60b9      	str	r1, [r7, #8]
 800633e:	603b      	str	r3, [r7, #0]
 8006340:	4613      	mov	r3, r2
 8006342:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006344:	e03b      	b.n	80063be <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006346:	6a3b      	ldr	r3, [r7, #32]
 8006348:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800634c:	d037      	beq.n	80063be <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800634e:	f7fc f98d 	bl	800266c <HAL_GetTick>
 8006352:	4602      	mov	r2, r0
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	1ad3      	subs	r3, r2, r3
 8006358:	6a3a      	ldr	r2, [r7, #32]
 800635a:	429a      	cmp	r2, r3
 800635c:	d302      	bcc.n	8006364 <UART_WaitOnFlagUntilTimeout+0x30>
 800635e:	6a3b      	ldr	r3, [r7, #32]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d101      	bne.n	8006368 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006364:	2303      	movs	r3, #3
 8006366:	e03a      	b.n	80063de <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	68db      	ldr	r3, [r3, #12]
 800636e:	f003 0304 	and.w	r3, r3, #4
 8006372:	2b00      	cmp	r3, #0
 8006374:	d023      	beq.n	80063be <UART_WaitOnFlagUntilTimeout+0x8a>
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	2b80      	cmp	r3, #128	@ 0x80
 800637a:	d020      	beq.n	80063be <UART_WaitOnFlagUntilTimeout+0x8a>
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	2b40      	cmp	r3, #64	@ 0x40
 8006380:	d01d      	beq.n	80063be <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f003 0308 	and.w	r3, r3, #8
 800638c:	2b08      	cmp	r3, #8
 800638e:	d116      	bne.n	80063be <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006390:	2300      	movs	r3, #0
 8006392:	617b      	str	r3, [r7, #20]
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	617b      	str	r3, [r7, #20]
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	685b      	ldr	r3, [r3, #4]
 80063a2:	617b      	str	r3, [r7, #20]
 80063a4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80063a6:	68f8      	ldr	r0, [r7, #12]
 80063a8:	f000 f81d 	bl	80063e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	2208      	movs	r2, #8
 80063b0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	2200      	movs	r2, #0
 80063b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80063ba:	2301      	movs	r3, #1
 80063bc:	e00f      	b.n	80063de <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	681a      	ldr	r2, [r3, #0]
 80063c4:	68bb      	ldr	r3, [r7, #8]
 80063c6:	4013      	ands	r3, r2
 80063c8:	68ba      	ldr	r2, [r7, #8]
 80063ca:	429a      	cmp	r2, r3
 80063cc:	bf0c      	ite	eq
 80063ce:	2301      	moveq	r3, #1
 80063d0:	2300      	movne	r3, #0
 80063d2:	b2db      	uxtb	r3, r3
 80063d4:	461a      	mov	r2, r3
 80063d6:	79fb      	ldrb	r3, [r7, #7]
 80063d8:	429a      	cmp	r2, r3
 80063da:	d0b4      	beq.n	8006346 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80063dc:	2300      	movs	r3, #0
}
 80063de:	4618      	mov	r0, r3
 80063e0:	3718      	adds	r7, #24
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd80      	pop	{r7, pc}

080063e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80063e6:	b480      	push	{r7}
 80063e8:	b095      	sub	sp, #84	@ 0x54
 80063ea:	af00      	add	r7, sp, #0
 80063ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	330c      	adds	r3, #12
 80063f4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063f8:	e853 3f00 	ldrex	r3, [r3]
 80063fc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80063fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006400:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006404:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	330c      	adds	r3, #12
 800640c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800640e:	643a      	str	r2, [r7, #64]	@ 0x40
 8006410:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006412:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006414:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006416:	e841 2300 	strex	r3, r2, [r1]
 800641a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800641c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800641e:	2b00      	cmp	r3, #0
 8006420:	d1e5      	bne.n	80063ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	3314      	adds	r3, #20
 8006428:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800642a:	6a3b      	ldr	r3, [r7, #32]
 800642c:	e853 3f00 	ldrex	r3, [r3]
 8006430:	61fb      	str	r3, [r7, #28]
   return(result);
 8006432:	69fb      	ldr	r3, [r7, #28]
 8006434:	f023 0301 	bic.w	r3, r3, #1
 8006438:	64bb      	str	r3, [r7, #72]	@ 0x48
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	3314      	adds	r3, #20
 8006440:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006442:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006444:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006446:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006448:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800644a:	e841 2300 	strex	r3, r2, [r1]
 800644e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006452:	2b00      	cmp	r3, #0
 8006454:	d1e5      	bne.n	8006422 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800645a:	2b01      	cmp	r3, #1
 800645c:	d119      	bne.n	8006492 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	330c      	adds	r3, #12
 8006464:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	e853 3f00 	ldrex	r3, [r3]
 800646c:	60bb      	str	r3, [r7, #8]
   return(result);
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	f023 0310 	bic.w	r3, r3, #16
 8006474:	647b      	str	r3, [r7, #68]	@ 0x44
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	330c      	adds	r3, #12
 800647c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800647e:	61ba      	str	r2, [r7, #24]
 8006480:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006482:	6979      	ldr	r1, [r7, #20]
 8006484:	69ba      	ldr	r2, [r7, #24]
 8006486:	e841 2300 	strex	r3, r2, [r1]
 800648a:	613b      	str	r3, [r7, #16]
   return(result);
 800648c:	693b      	ldr	r3, [r7, #16]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d1e5      	bne.n	800645e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2220      	movs	r2, #32
 8006496:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2200      	movs	r2, #0
 800649e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80064a0:	bf00      	nop
 80064a2:	3754      	adds	r7, #84	@ 0x54
 80064a4:	46bd      	mov	sp, r7
 80064a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064aa:	4770      	bx	lr

080064ac <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b084      	sub	sp, #16
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064b8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	2200      	movs	r2, #0
 80064be:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80064c0:	68f8      	ldr	r0, [r7, #12]
 80064c2:	f7ff ff21 	bl	8006308 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80064c6:	bf00      	nop
 80064c8:	3710      	adds	r7, #16
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bd80      	pop	{r7, pc}

080064ce <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80064ce:	b480      	push	{r7}
 80064d0:	b085      	sub	sp, #20
 80064d2:	af00      	add	r7, sp, #0
 80064d4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80064dc:	b2db      	uxtb	r3, r3
 80064de:	2b21      	cmp	r3, #33	@ 0x21
 80064e0:	d13e      	bne.n	8006560 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	689b      	ldr	r3, [r3, #8]
 80064e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064ea:	d114      	bne.n	8006516 <UART_Transmit_IT+0x48>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	691b      	ldr	r3, [r3, #16]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d110      	bne.n	8006516 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6a1b      	ldr	r3, [r3, #32]
 80064f8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	881b      	ldrh	r3, [r3, #0]
 80064fe:	461a      	mov	r2, r3
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006508:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6a1b      	ldr	r3, [r3, #32]
 800650e:	1c9a      	adds	r2, r3, #2
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	621a      	str	r2, [r3, #32]
 8006514:	e008      	b.n	8006528 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6a1b      	ldr	r3, [r3, #32]
 800651a:	1c59      	adds	r1, r3, #1
 800651c:	687a      	ldr	r2, [r7, #4]
 800651e:	6211      	str	r1, [r2, #32]
 8006520:	781a      	ldrb	r2, [r3, #0]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800652c:	b29b      	uxth	r3, r3
 800652e:	3b01      	subs	r3, #1
 8006530:	b29b      	uxth	r3, r3
 8006532:	687a      	ldr	r2, [r7, #4]
 8006534:	4619      	mov	r1, r3
 8006536:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006538:	2b00      	cmp	r3, #0
 800653a:	d10f      	bne.n	800655c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	68da      	ldr	r2, [r3, #12]
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800654a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	68da      	ldr	r2, [r3, #12]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800655a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800655c:	2300      	movs	r3, #0
 800655e:	e000      	b.n	8006562 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006560:	2302      	movs	r3, #2
  }
}
 8006562:	4618      	mov	r0, r3
 8006564:	3714      	adds	r7, #20
 8006566:	46bd      	mov	sp, r7
 8006568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656c:	4770      	bx	lr

0800656e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800656e:	b580      	push	{r7, lr}
 8006570:	b082      	sub	sp, #8
 8006572:	af00      	add	r7, sp, #0
 8006574:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	68da      	ldr	r2, [r3, #12]
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006584:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2220      	movs	r2, #32
 800658a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800658e:	6878      	ldr	r0, [r7, #4]
 8006590:	f7ff fea6 	bl	80062e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006594:	2300      	movs	r3, #0
}
 8006596:	4618      	mov	r0, r3
 8006598:	3708      	adds	r7, #8
 800659a:	46bd      	mov	sp, r7
 800659c:	bd80      	pop	{r7, pc}

0800659e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800659e:	b580      	push	{r7, lr}
 80065a0:	b08c      	sub	sp, #48	@ 0x30
 80065a2:	af00      	add	r7, sp, #0
 80065a4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80065a6:	2300      	movs	r3, #0
 80065a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80065aa:	2300      	movs	r3, #0
 80065ac:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80065b4:	b2db      	uxtb	r3, r3
 80065b6:	2b22      	cmp	r3, #34	@ 0x22
 80065b8:	f040 80aa 	bne.w	8006710 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	689b      	ldr	r3, [r3, #8]
 80065c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065c4:	d115      	bne.n	80065f2 <UART_Receive_IT+0x54>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	691b      	ldr	r3, [r3, #16]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d111      	bne.n	80065f2 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065d2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	685b      	ldr	r3, [r3, #4]
 80065da:	b29b      	uxth	r3, r3
 80065dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065e0:	b29a      	uxth	r2, r3
 80065e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065e4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065ea:	1c9a      	adds	r2, r3, #2
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	629a      	str	r2, [r3, #40]	@ 0x28
 80065f0:	e024      	b.n	800663c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	689b      	ldr	r3, [r3, #8]
 80065fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006600:	d007      	beq.n	8006612 <UART_Receive_IT+0x74>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	689b      	ldr	r3, [r3, #8]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d10a      	bne.n	8006620 <UART_Receive_IT+0x82>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	691b      	ldr	r3, [r3, #16]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d106      	bne.n	8006620 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	685b      	ldr	r3, [r3, #4]
 8006618:	b2da      	uxtb	r2, r3
 800661a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800661c:	701a      	strb	r2, [r3, #0]
 800661e:	e008      	b.n	8006632 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	685b      	ldr	r3, [r3, #4]
 8006626:	b2db      	uxtb	r3, r3
 8006628:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800662c:	b2da      	uxtb	r2, r3
 800662e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006630:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006636:	1c5a      	adds	r2, r3, #1
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006640:	b29b      	uxth	r3, r3
 8006642:	3b01      	subs	r3, #1
 8006644:	b29b      	uxth	r3, r3
 8006646:	687a      	ldr	r2, [r7, #4]
 8006648:	4619      	mov	r1, r3
 800664a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800664c:	2b00      	cmp	r3, #0
 800664e:	d15d      	bne.n	800670c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	68da      	ldr	r2, [r3, #12]
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f022 0220 	bic.w	r2, r2, #32
 800665e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	68da      	ldr	r2, [r3, #12]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800666e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	695a      	ldr	r2, [r3, #20]
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f022 0201 	bic.w	r2, r2, #1
 800667e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2220      	movs	r2, #32
 8006684:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2200      	movs	r2, #0
 800668c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006692:	2b01      	cmp	r3, #1
 8006694:	d135      	bne.n	8006702 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2200      	movs	r2, #0
 800669a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	330c      	adds	r3, #12
 80066a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066a4:	697b      	ldr	r3, [r7, #20]
 80066a6:	e853 3f00 	ldrex	r3, [r3]
 80066aa:	613b      	str	r3, [r7, #16]
   return(result);
 80066ac:	693b      	ldr	r3, [r7, #16]
 80066ae:	f023 0310 	bic.w	r3, r3, #16
 80066b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	330c      	adds	r3, #12
 80066ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066bc:	623a      	str	r2, [r7, #32]
 80066be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066c0:	69f9      	ldr	r1, [r7, #28]
 80066c2:	6a3a      	ldr	r2, [r7, #32]
 80066c4:	e841 2300 	strex	r3, r2, [r1]
 80066c8:	61bb      	str	r3, [r7, #24]
   return(result);
 80066ca:	69bb      	ldr	r3, [r7, #24]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d1e5      	bne.n	800669c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f003 0310 	and.w	r3, r3, #16
 80066da:	2b10      	cmp	r3, #16
 80066dc:	d10a      	bne.n	80066f4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80066de:	2300      	movs	r3, #0
 80066e0:	60fb      	str	r3, [r7, #12]
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	60fb      	str	r3, [r7, #12]
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	685b      	ldr	r3, [r3, #4]
 80066f0:	60fb      	str	r3, [r7, #12]
 80066f2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80066f8:	4619      	mov	r1, r3
 80066fa:	6878      	ldr	r0, [r7, #4]
 80066fc:	f7ff fe0e 	bl	800631c <HAL_UARTEx_RxEventCallback>
 8006700:	e002      	b.n	8006708 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f7ff fdf6 	bl	80062f4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006708:	2300      	movs	r3, #0
 800670a:	e002      	b.n	8006712 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800670c:	2300      	movs	r3, #0
 800670e:	e000      	b.n	8006712 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006710:	2302      	movs	r3, #2
  }
}
 8006712:	4618      	mov	r0, r3
 8006714:	3730      	adds	r7, #48	@ 0x30
 8006716:	46bd      	mov	sp, r7
 8006718:	bd80      	pop	{r7, pc}
	...

0800671c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800671c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006720:	b0c0      	sub	sp, #256	@ 0x100
 8006722:	af00      	add	r7, sp, #0
 8006724:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006728:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	691b      	ldr	r3, [r3, #16]
 8006730:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006734:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006738:	68d9      	ldr	r1, [r3, #12]
 800673a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800673e:	681a      	ldr	r2, [r3, #0]
 8006740:	ea40 0301 	orr.w	r3, r0, r1
 8006744:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006746:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800674a:	689a      	ldr	r2, [r3, #8]
 800674c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006750:	691b      	ldr	r3, [r3, #16]
 8006752:	431a      	orrs	r2, r3
 8006754:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006758:	695b      	ldr	r3, [r3, #20]
 800675a:	431a      	orrs	r2, r3
 800675c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006760:	69db      	ldr	r3, [r3, #28]
 8006762:	4313      	orrs	r3, r2
 8006764:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	68db      	ldr	r3, [r3, #12]
 8006770:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006774:	f021 010c 	bic.w	r1, r1, #12
 8006778:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800677c:	681a      	ldr	r2, [r3, #0]
 800677e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006782:	430b      	orrs	r3, r1
 8006784:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006786:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	695b      	ldr	r3, [r3, #20]
 800678e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006792:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006796:	6999      	ldr	r1, [r3, #24]
 8006798:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	ea40 0301 	orr.w	r3, r0, r1
 80067a2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80067a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067a8:	681a      	ldr	r2, [r3, #0]
 80067aa:	4b8f      	ldr	r3, [pc, #572]	@ (80069e8 <UART_SetConfig+0x2cc>)
 80067ac:	429a      	cmp	r2, r3
 80067ae:	d005      	beq.n	80067bc <UART_SetConfig+0xa0>
 80067b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067b4:	681a      	ldr	r2, [r3, #0]
 80067b6:	4b8d      	ldr	r3, [pc, #564]	@ (80069ec <UART_SetConfig+0x2d0>)
 80067b8:	429a      	cmp	r2, r3
 80067ba:	d104      	bne.n	80067c6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80067bc:	f7ff f9f6 	bl	8005bac <HAL_RCC_GetPCLK2Freq>
 80067c0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80067c4:	e003      	b.n	80067ce <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80067c6:	f7ff f9dd 	bl	8005b84 <HAL_RCC_GetPCLK1Freq>
 80067ca:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80067ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067d2:	69db      	ldr	r3, [r3, #28]
 80067d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067d8:	f040 810c 	bne.w	80069f4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80067dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80067e0:	2200      	movs	r2, #0
 80067e2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80067e6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80067ea:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80067ee:	4622      	mov	r2, r4
 80067f0:	462b      	mov	r3, r5
 80067f2:	1891      	adds	r1, r2, r2
 80067f4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80067f6:	415b      	adcs	r3, r3
 80067f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80067fa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80067fe:	4621      	mov	r1, r4
 8006800:	eb12 0801 	adds.w	r8, r2, r1
 8006804:	4629      	mov	r1, r5
 8006806:	eb43 0901 	adc.w	r9, r3, r1
 800680a:	f04f 0200 	mov.w	r2, #0
 800680e:	f04f 0300 	mov.w	r3, #0
 8006812:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006816:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800681a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800681e:	4690      	mov	r8, r2
 8006820:	4699      	mov	r9, r3
 8006822:	4623      	mov	r3, r4
 8006824:	eb18 0303 	adds.w	r3, r8, r3
 8006828:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800682c:	462b      	mov	r3, r5
 800682e:	eb49 0303 	adc.w	r3, r9, r3
 8006832:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006836:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800683a:	685b      	ldr	r3, [r3, #4]
 800683c:	2200      	movs	r2, #0
 800683e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006842:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006846:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800684a:	460b      	mov	r3, r1
 800684c:	18db      	adds	r3, r3, r3
 800684e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006850:	4613      	mov	r3, r2
 8006852:	eb42 0303 	adc.w	r3, r2, r3
 8006856:	657b      	str	r3, [r7, #84]	@ 0x54
 8006858:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800685c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006860:	f7f9 fd16 	bl	8000290 <__aeabi_uldivmod>
 8006864:	4602      	mov	r2, r0
 8006866:	460b      	mov	r3, r1
 8006868:	4b61      	ldr	r3, [pc, #388]	@ (80069f0 <UART_SetConfig+0x2d4>)
 800686a:	fba3 2302 	umull	r2, r3, r3, r2
 800686e:	095b      	lsrs	r3, r3, #5
 8006870:	011c      	lsls	r4, r3, #4
 8006872:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006876:	2200      	movs	r2, #0
 8006878:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800687c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006880:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006884:	4642      	mov	r2, r8
 8006886:	464b      	mov	r3, r9
 8006888:	1891      	adds	r1, r2, r2
 800688a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800688c:	415b      	adcs	r3, r3
 800688e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006890:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006894:	4641      	mov	r1, r8
 8006896:	eb12 0a01 	adds.w	sl, r2, r1
 800689a:	4649      	mov	r1, r9
 800689c:	eb43 0b01 	adc.w	fp, r3, r1
 80068a0:	f04f 0200 	mov.w	r2, #0
 80068a4:	f04f 0300 	mov.w	r3, #0
 80068a8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80068ac:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80068b0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80068b4:	4692      	mov	sl, r2
 80068b6:	469b      	mov	fp, r3
 80068b8:	4643      	mov	r3, r8
 80068ba:	eb1a 0303 	adds.w	r3, sl, r3
 80068be:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80068c2:	464b      	mov	r3, r9
 80068c4:	eb4b 0303 	adc.w	r3, fp, r3
 80068c8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80068cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068d0:	685b      	ldr	r3, [r3, #4]
 80068d2:	2200      	movs	r2, #0
 80068d4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80068d8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80068dc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80068e0:	460b      	mov	r3, r1
 80068e2:	18db      	adds	r3, r3, r3
 80068e4:	643b      	str	r3, [r7, #64]	@ 0x40
 80068e6:	4613      	mov	r3, r2
 80068e8:	eb42 0303 	adc.w	r3, r2, r3
 80068ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80068ee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80068f2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80068f6:	f7f9 fccb 	bl	8000290 <__aeabi_uldivmod>
 80068fa:	4602      	mov	r2, r0
 80068fc:	460b      	mov	r3, r1
 80068fe:	4611      	mov	r1, r2
 8006900:	4b3b      	ldr	r3, [pc, #236]	@ (80069f0 <UART_SetConfig+0x2d4>)
 8006902:	fba3 2301 	umull	r2, r3, r3, r1
 8006906:	095b      	lsrs	r3, r3, #5
 8006908:	2264      	movs	r2, #100	@ 0x64
 800690a:	fb02 f303 	mul.w	r3, r2, r3
 800690e:	1acb      	subs	r3, r1, r3
 8006910:	00db      	lsls	r3, r3, #3
 8006912:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006916:	4b36      	ldr	r3, [pc, #216]	@ (80069f0 <UART_SetConfig+0x2d4>)
 8006918:	fba3 2302 	umull	r2, r3, r3, r2
 800691c:	095b      	lsrs	r3, r3, #5
 800691e:	005b      	lsls	r3, r3, #1
 8006920:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006924:	441c      	add	r4, r3
 8006926:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800692a:	2200      	movs	r2, #0
 800692c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006930:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006934:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006938:	4642      	mov	r2, r8
 800693a:	464b      	mov	r3, r9
 800693c:	1891      	adds	r1, r2, r2
 800693e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006940:	415b      	adcs	r3, r3
 8006942:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006944:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006948:	4641      	mov	r1, r8
 800694a:	1851      	adds	r1, r2, r1
 800694c:	6339      	str	r1, [r7, #48]	@ 0x30
 800694e:	4649      	mov	r1, r9
 8006950:	414b      	adcs	r3, r1
 8006952:	637b      	str	r3, [r7, #52]	@ 0x34
 8006954:	f04f 0200 	mov.w	r2, #0
 8006958:	f04f 0300 	mov.w	r3, #0
 800695c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006960:	4659      	mov	r1, fp
 8006962:	00cb      	lsls	r3, r1, #3
 8006964:	4651      	mov	r1, sl
 8006966:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800696a:	4651      	mov	r1, sl
 800696c:	00ca      	lsls	r2, r1, #3
 800696e:	4610      	mov	r0, r2
 8006970:	4619      	mov	r1, r3
 8006972:	4603      	mov	r3, r0
 8006974:	4642      	mov	r2, r8
 8006976:	189b      	adds	r3, r3, r2
 8006978:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800697c:	464b      	mov	r3, r9
 800697e:	460a      	mov	r2, r1
 8006980:	eb42 0303 	adc.w	r3, r2, r3
 8006984:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006988:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800698c:	685b      	ldr	r3, [r3, #4]
 800698e:	2200      	movs	r2, #0
 8006990:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006994:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006998:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800699c:	460b      	mov	r3, r1
 800699e:	18db      	adds	r3, r3, r3
 80069a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80069a2:	4613      	mov	r3, r2
 80069a4:	eb42 0303 	adc.w	r3, r2, r3
 80069a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80069aa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80069ae:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80069b2:	f7f9 fc6d 	bl	8000290 <__aeabi_uldivmod>
 80069b6:	4602      	mov	r2, r0
 80069b8:	460b      	mov	r3, r1
 80069ba:	4b0d      	ldr	r3, [pc, #52]	@ (80069f0 <UART_SetConfig+0x2d4>)
 80069bc:	fba3 1302 	umull	r1, r3, r3, r2
 80069c0:	095b      	lsrs	r3, r3, #5
 80069c2:	2164      	movs	r1, #100	@ 0x64
 80069c4:	fb01 f303 	mul.w	r3, r1, r3
 80069c8:	1ad3      	subs	r3, r2, r3
 80069ca:	00db      	lsls	r3, r3, #3
 80069cc:	3332      	adds	r3, #50	@ 0x32
 80069ce:	4a08      	ldr	r2, [pc, #32]	@ (80069f0 <UART_SetConfig+0x2d4>)
 80069d0:	fba2 2303 	umull	r2, r3, r2, r3
 80069d4:	095b      	lsrs	r3, r3, #5
 80069d6:	f003 0207 	and.w	r2, r3, #7
 80069da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4422      	add	r2, r4
 80069e2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80069e4:	e106      	b.n	8006bf4 <UART_SetConfig+0x4d8>
 80069e6:	bf00      	nop
 80069e8:	40011000 	.word	0x40011000
 80069ec:	40011400 	.word	0x40011400
 80069f0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80069f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80069f8:	2200      	movs	r2, #0
 80069fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80069fe:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006a02:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006a06:	4642      	mov	r2, r8
 8006a08:	464b      	mov	r3, r9
 8006a0a:	1891      	adds	r1, r2, r2
 8006a0c:	6239      	str	r1, [r7, #32]
 8006a0e:	415b      	adcs	r3, r3
 8006a10:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a12:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006a16:	4641      	mov	r1, r8
 8006a18:	1854      	adds	r4, r2, r1
 8006a1a:	4649      	mov	r1, r9
 8006a1c:	eb43 0501 	adc.w	r5, r3, r1
 8006a20:	f04f 0200 	mov.w	r2, #0
 8006a24:	f04f 0300 	mov.w	r3, #0
 8006a28:	00eb      	lsls	r3, r5, #3
 8006a2a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006a2e:	00e2      	lsls	r2, r4, #3
 8006a30:	4614      	mov	r4, r2
 8006a32:	461d      	mov	r5, r3
 8006a34:	4643      	mov	r3, r8
 8006a36:	18e3      	adds	r3, r4, r3
 8006a38:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006a3c:	464b      	mov	r3, r9
 8006a3e:	eb45 0303 	adc.w	r3, r5, r3
 8006a42:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006a46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a4a:	685b      	ldr	r3, [r3, #4]
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006a52:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006a56:	f04f 0200 	mov.w	r2, #0
 8006a5a:	f04f 0300 	mov.w	r3, #0
 8006a5e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006a62:	4629      	mov	r1, r5
 8006a64:	008b      	lsls	r3, r1, #2
 8006a66:	4621      	mov	r1, r4
 8006a68:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a6c:	4621      	mov	r1, r4
 8006a6e:	008a      	lsls	r2, r1, #2
 8006a70:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006a74:	f7f9 fc0c 	bl	8000290 <__aeabi_uldivmod>
 8006a78:	4602      	mov	r2, r0
 8006a7a:	460b      	mov	r3, r1
 8006a7c:	4b60      	ldr	r3, [pc, #384]	@ (8006c00 <UART_SetConfig+0x4e4>)
 8006a7e:	fba3 2302 	umull	r2, r3, r3, r2
 8006a82:	095b      	lsrs	r3, r3, #5
 8006a84:	011c      	lsls	r4, r3, #4
 8006a86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006a90:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006a94:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006a98:	4642      	mov	r2, r8
 8006a9a:	464b      	mov	r3, r9
 8006a9c:	1891      	adds	r1, r2, r2
 8006a9e:	61b9      	str	r1, [r7, #24]
 8006aa0:	415b      	adcs	r3, r3
 8006aa2:	61fb      	str	r3, [r7, #28]
 8006aa4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006aa8:	4641      	mov	r1, r8
 8006aaa:	1851      	adds	r1, r2, r1
 8006aac:	6139      	str	r1, [r7, #16]
 8006aae:	4649      	mov	r1, r9
 8006ab0:	414b      	adcs	r3, r1
 8006ab2:	617b      	str	r3, [r7, #20]
 8006ab4:	f04f 0200 	mov.w	r2, #0
 8006ab8:	f04f 0300 	mov.w	r3, #0
 8006abc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006ac0:	4659      	mov	r1, fp
 8006ac2:	00cb      	lsls	r3, r1, #3
 8006ac4:	4651      	mov	r1, sl
 8006ac6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006aca:	4651      	mov	r1, sl
 8006acc:	00ca      	lsls	r2, r1, #3
 8006ace:	4610      	mov	r0, r2
 8006ad0:	4619      	mov	r1, r3
 8006ad2:	4603      	mov	r3, r0
 8006ad4:	4642      	mov	r2, r8
 8006ad6:	189b      	adds	r3, r3, r2
 8006ad8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006adc:	464b      	mov	r3, r9
 8006ade:	460a      	mov	r2, r1
 8006ae0:	eb42 0303 	adc.w	r3, r2, r3
 8006ae4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006ae8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	2200      	movs	r2, #0
 8006af0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006af2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006af4:	f04f 0200 	mov.w	r2, #0
 8006af8:	f04f 0300 	mov.w	r3, #0
 8006afc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006b00:	4649      	mov	r1, r9
 8006b02:	008b      	lsls	r3, r1, #2
 8006b04:	4641      	mov	r1, r8
 8006b06:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b0a:	4641      	mov	r1, r8
 8006b0c:	008a      	lsls	r2, r1, #2
 8006b0e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006b12:	f7f9 fbbd 	bl	8000290 <__aeabi_uldivmod>
 8006b16:	4602      	mov	r2, r0
 8006b18:	460b      	mov	r3, r1
 8006b1a:	4611      	mov	r1, r2
 8006b1c:	4b38      	ldr	r3, [pc, #224]	@ (8006c00 <UART_SetConfig+0x4e4>)
 8006b1e:	fba3 2301 	umull	r2, r3, r3, r1
 8006b22:	095b      	lsrs	r3, r3, #5
 8006b24:	2264      	movs	r2, #100	@ 0x64
 8006b26:	fb02 f303 	mul.w	r3, r2, r3
 8006b2a:	1acb      	subs	r3, r1, r3
 8006b2c:	011b      	lsls	r3, r3, #4
 8006b2e:	3332      	adds	r3, #50	@ 0x32
 8006b30:	4a33      	ldr	r2, [pc, #204]	@ (8006c00 <UART_SetConfig+0x4e4>)
 8006b32:	fba2 2303 	umull	r2, r3, r2, r3
 8006b36:	095b      	lsrs	r3, r3, #5
 8006b38:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006b3c:	441c      	add	r4, r3
 8006b3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b42:	2200      	movs	r2, #0
 8006b44:	673b      	str	r3, [r7, #112]	@ 0x70
 8006b46:	677a      	str	r2, [r7, #116]	@ 0x74
 8006b48:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006b4c:	4642      	mov	r2, r8
 8006b4e:	464b      	mov	r3, r9
 8006b50:	1891      	adds	r1, r2, r2
 8006b52:	60b9      	str	r1, [r7, #8]
 8006b54:	415b      	adcs	r3, r3
 8006b56:	60fb      	str	r3, [r7, #12]
 8006b58:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006b5c:	4641      	mov	r1, r8
 8006b5e:	1851      	adds	r1, r2, r1
 8006b60:	6039      	str	r1, [r7, #0]
 8006b62:	4649      	mov	r1, r9
 8006b64:	414b      	adcs	r3, r1
 8006b66:	607b      	str	r3, [r7, #4]
 8006b68:	f04f 0200 	mov.w	r2, #0
 8006b6c:	f04f 0300 	mov.w	r3, #0
 8006b70:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006b74:	4659      	mov	r1, fp
 8006b76:	00cb      	lsls	r3, r1, #3
 8006b78:	4651      	mov	r1, sl
 8006b7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b7e:	4651      	mov	r1, sl
 8006b80:	00ca      	lsls	r2, r1, #3
 8006b82:	4610      	mov	r0, r2
 8006b84:	4619      	mov	r1, r3
 8006b86:	4603      	mov	r3, r0
 8006b88:	4642      	mov	r2, r8
 8006b8a:	189b      	adds	r3, r3, r2
 8006b8c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006b8e:	464b      	mov	r3, r9
 8006b90:	460a      	mov	r2, r1
 8006b92:	eb42 0303 	adc.w	r3, r2, r3
 8006b96:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006b98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b9c:	685b      	ldr	r3, [r3, #4]
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	663b      	str	r3, [r7, #96]	@ 0x60
 8006ba2:	667a      	str	r2, [r7, #100]	@ 0x64
 8006ba4:	f04f 0200 	mov.w	r2, #0
 8006ba8:	f04f 0300 	mov.w	r3, #0
 8006bac:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006bb0:	4649      	mov	r1, r9
 8006bb2:	008b      	lsls	r3, r1, #2
 8006bb4:	4641      	mov	r1, r8
 8006bb6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006bba:	4641      	mov	r1, r8
 8006bbc:	008a      	lsls	r2, r1, #2
 8006bbe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006bc2:	f7f9 fb65 	bl	8000290 <__aeabi_uldivmod>
 8006bc6:	4602      	mov	r2, r0
 8006bc8:	460b      	mov	r3, r1
 8006bca:	4b0d      	ldr	r3, [pc, #52]	@ (8006c00 <UART_SetConfig+0x4e4>)
 8006bcc:	fba3 1302 	umull	r1, r3, r3, r2
 8006bd0:	095b      	lsrs	r3, r3, #5
 8006bd2:	2164      	movs	r1, #100	@ 0x64
 8006bd4:	fb01 f303 	mul.w	r3, r1, r3
 8006bd8:	1ad3      	subs	r3, r2, r3
 8006bda:	011b      	lsls	r3, r3, #4
 8006bdc:	3332      	adds	r3, #50	@ 0x32
 8006bde:	4a08      	ldr	r2, [pc, #32]	@ (8006c00 <UART_SetConfig+0x4e4>)
 8006be0:	fba2 2303 	umull	r2, r3, r2, r3
 8006be4:	095b      	lsrs	r3, r3, #5
 8006be6:	f003 020f 	and.w	r2, r3, #15
 8006bea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	4422      	add	r2, r4
 8006bf2:	609a      	str	r2, [r3, #8]
}
 8006bf4:	bf00      	nop
 8006bf6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c00:	51eb851f 	.word	0x51eb851f

08006c04 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006c04:	b084      	sub	sp, #16
 8006c06:	b580      	push	{r7, lr}
 8006c08:	b084      	sub	sp, #16
 8006c0a:	af00      	add	r7, sp, #0
 8006c0c:	6078      	str	r0, [r7, #4]
 8006c0e:	f107 001c 	add.w	r0, r7, #28
 8006c12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006c16:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006c1a:	2b01      	cmp	r3, #1
 8006c1c:	d123      	bne.n	8006c66 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c22:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	68db      	ldr	r3, [r3, #12]
 8006c2e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006c32:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c36:	687a      	ldr	r2, [r7, #4]
 8006c38:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	68db      	ldr	r3, [r3, #12]
 8006c3e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006c46:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006c4a:	2b01      	cmp	r3, #1
 8006c4c:	d105      	bne.n	8006c5a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	68db      	ldr	r3, [r3, #12]
 8006c52:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	f001 fae8 	bl	8008230 <USB_CoreReset>
 8006c60:	4603      	mov	r3, r0
 8006c62:	73fb      	strb	r3, [r7, #15]
 8006c64:	e01b      	b.n	8006c9e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	68db      	ldr	r3, [r3, #12]
 8006c6a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f001 fadc 	bl	8008230 <USB_CoreReset>
 8006c78:	4603      	mov	r3, r0
 8006c7a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006c7c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d106      	bne.n	8006c92 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c88:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	639a      	str	r2, [r3, #56]	@ 0x38
 8006c90:	e005      	b.n	8006c9e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c96:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006c9e:	7fbb      	ldrb	r3, [r7, #30]
 8006ca0:	2b01      	cmp	r3, #1
 8006ca2:	d10b      	bne.n	8006cbc <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	689b      	ldr	r3, [r3, #8]
 8006ca8:	f043 0206 	orr.w	r2, r3, #6
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	689b      	ldr	r3, [r3, #8]
 8006cb4:	f043 0220 	orr.w	r2, r3, #32
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006cbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	3710      	adds	r7, #16
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006cc8:	b004      	add	sp, #16
 8006cca:	4770      	bx	lr

08006ccc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006ccc:	b480      	push	{r7}
 8006cce:	b087      	sub	sp, #28
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	60f8      	str	r0, [r7, #12]
 8006cd4:	60b9      	str	r1, [r7, #8]
 8006cd6:	4613      	mov	r3, r2
 8006cd8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006cda:	79fb      	ldrb	r3, [r7, #7]
 8006cdc:	2b02      	cmp	r3, #2
 8006cde:	d165      	bne.n	8006dac <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006ce0:	68bb      	ldr	r3, [r7, #8]
 8006ce2:	4a41      	ldr	r2, [pc, #260]	@ (8006de8 <USB_SetTurnaroundTime+0x11c>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d906      	bls.n	8006cf6 <USB_SetTurnaroundTime+0x2a>
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	4a40      	ldr	r2, [pc, #256]	@ (8006dec <USB_SetTurnaroundTime+0x120>)
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d202      	bcs.n	8006cf6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006cf0:	230f      	movs	r3, #15
 8006cf2:	617b      	str	r3, [r7, #20]
 8006cf4:	e062      	b.n	8006dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	4a3c      	ldr	r2, [pc, #240]	@ (8006dec <USB_SetTurnaroundTime+0x120>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d306      	bcc.n	8006d0c <USB_SetTurnaroundTime+0x40>
 8006cfe:	68bb      	ldr	r3, [r7, #8]
 8006d00:	4a3b      	ldr	r2, [pc, #236]	@ (8006df0 <USB_SetTurnaroundTime+0x124>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d202      	bcs.n	8006d0c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006d06:	230e      	movs	r3, #14
 8006d08:	617b      	str	r3, [r7, #20]
 8006d0a:	e057      	b.n	8006dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	4a38      	ldr	r2, [pc, #224]	@ (8006df0 <USB_SetTurnaroundTime+0x124>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d306      	bcc.n	8006d22 <USB_SetTurnaroundTime+0x56>
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	4a37      	ldr	r2, [pc, #220]	@ (8006df4 <USB_SetTurnaroundTime+0x128>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d202      	bcs.n	8006d22 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006d1c:	230d      	movs	r3, #13
 8006d1e:	617b      	str	r3, [r7, #20]
 8006d20:	e04c      	b.n	8006dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006d22:	68bb      	ldr	r3, [r7, #8]
 8006d24:	4a33      	ldr	r2, [pc, #204]	@ (8006df4 <USB_SetTurnaroundTime+0x128>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d306      	bcc.n	8006d38 <USB_SetTurnaroundTime+0x6c>
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	4a32      	ldr	r2, [pc, #200]	@ (8006df8 <USB_SetTurnaroundTime+0x12c>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d802      	bhi.n	8006d38 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006d32:	230c      	movs	r3, #12
 8006d34:	617b      	str	r3, [r7, #20]
 8006d36:	e041      	b.n	8006dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006d38:	68bb      	ldr	r3, [r7, #8]
 8006d3a:	4a2f      	ldr	r2, [pc, #188]	@ (8006df8 <USB_SetTurnaroundTime+0x12c>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d906      	bls.n	8006d4e <USB_SetTurnaroundTime+0x82>
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	4a2e      	ldr	r2, [pc, #184]	@ (8006dfc <USB_SetTurnaroundTime+0x130>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d802      	bhi.n	8006d4e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006d48:	230b      	movs	r3, #11
 8006d4a:	617b      	str	r3, [r7, #20]
 8006d4c:	e036      	b.n	8006dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006d4e:	68bb      	ldr	r3, [r7, #8]
 8006d50:	4a2a      	ldr	r2, [pc, #168]	@ (8006dfc <USB_SetTurnaroundTime+0x130>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d906      	bls.n	8006d64 <USB_SetTurnaroundTime+0x98>
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	4a29      	ldr	r2, [pc, #164]	@ (8006e00 <USB_SetTurnaroundTime+0x134>)
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d802      	bhi.n	8006d64 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006d5e:	230a      	movs	r3, #10
 8006d60:	617b      	str	r3, [r7, #20]
 8006d62:	e02b      	b.n	8006dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	4a26      	ldr	r2, [pc, #152]	@ (8006e00 <USB_SetTurnaroundTime+0x134>)
 8006d68:	4293      	cmp	r3, r2
 8006d6a:	d906      	bls.n	8006d7a <USB_SetTurnaroundTime+0xae>
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	4a25      	ldr	r2, [pc, #148]	@ (8006e04 <USB_SetTurnaroundTime+0x138>)
 8006d70:	4293      	cmp	r3, r2
 8006d72:	d202      	bcs.n	8006d7a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006d74:	2309      	movs	r3, #9
 8006d76:	617b      	str	r3, [r7, #20]
 8006d78:	e020      	b.n	8006dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	4a21      	ldr	r2, [pc, #132]	@ (8006e04 <USB_SetTurnaroundTime+0x138>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d306      	bcc.n	8006d90 <USB_SetTurnaroundTime+0xc4>
 8006d82:	68bb      	ldr	r3, [r7, #8]
 8006d84:	4a20      	ldr	r2, [pc, #128]	@ (8006e08 <USB_SetTurnaroundTime+0x13c>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d802      	bhi.n	8006d90 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006d8a:	2308      	movs	r3, #8
 8006d8c:	617b      	str	r3, [r7, #20]
 8006d8e:	e015      	b.n	8006dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	4a1d      	ldr	r2, [pc, #116]	@ (8006e08 <USB_SetTurnaroundTime+0x13c>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d906      	bls.n	8006da6 <USB_SetTurnaroundTime+0xda>
 8006d98:	68bb      	ldr	r3, [r7, #8]
 8006d9a:	4a1c      	ldr	r2, [pc, #112]	@ (8006e0c <USB_SetTurnaroundTime+0x140>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d202      	bcs.n	8006da6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006da0:	2307      	movs	r3, #7
 8006da2:	617b      	str	r3, [r7, #20]
 8006da4:	e00a      	b.n	8006dbc <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006da6:	2306      	movs	r3, #6
 8006da8:	617b      	str	r3, [r7, #20]
 8006daa:	e007      	b.n	8006dbc <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006dac:	79fb      	ldrb	r3, [r7, #7]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d102      	bne.n	8006db8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006db2:	2309      	movs	r3, #9
 8006db4:	617b      	str	r3, [r7, #20]
 8006db6:	e001      	b.n	8006dbc <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006db8:	2309      	movs	r3, #9
 8006dba:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	68db      	ldr	r3, [r3, #12]
 8006dc0:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	68da      	ldr	r2, [r3, #12]
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	029b      	lsls	r3, r3, #10
 8006dd0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006dd4:	431a      	orrs	r2, r3
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006dda:	2300      	movs	r3, #0
}
 8006ddc:	4618      	mov	r0, r3
 8006dde:	371c      	adds	r7, #28
 8006de0:	46bd      	mov	sp, r7
 8006de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de6:	4770      	bx	lr
 8006de8:	00d8acbf 	.word	0x00d8acbf
 8006dec:	00e4e1c0 	.word	0x00e4e1c0
 8006df0:	00f42400 	.word	0x00f42400
 8006df4:	01067380 	.word	0x01067380
 8006df8:	011a499f 	.word	0x011a499f
 8006dfc:	01312cff 	.word	0x01312cff
 8006e00:	014ca43f 	.word	0x014ca43f
 8006e04:	016e3600 	.word	0x016e3600
 8006e08:	01a6ab1f 	.word	0x01a6ab1f
 8006e0c:	01e84800 	.word	0x01e84800

08006e10 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006e10:	b480      	push	{r7}
 8006e12:	b083      	sub	sp, #12
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	689b      	ldr	r3, [r3, #8]
 8006e1c:	f043 0201 	orr.w	r2, r3, #1
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006e24:	2300      	movs	r3, #0
}
 8006e26:	4618      	mov	r0, r3
 8006e28:	370c      	adds	r7, #12
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e30:	4770      	bx	lr

08006e32 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006e32:	b480      	push	{r7}
 8006e34:	b083      	sub	sp, #12
 8006e36:	af00      	add	r7, sp, #0
 8006e38:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	689b      	ldr	r3, [r3, #8]
 8006e3e:	f023 0201 	bic.w	r2, r3, #1
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006e46:	2300      	movs	r3, #0
}
 8006e48:	4618      	mov	r0, r3
 8006e4a:	370c      	adds	r7, #12
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e52:	4770      	bx	lr

08006e54 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b084      	sub	sp, #16
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
 8006e5c:	460b      	mov	r3, r1
 8006e5e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006e60:	2300      	movs	r3, #0
 8006e62:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	68db      	ldr	r3, [r3, #12]
 8006e68:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006e70:	78fb      	ldrb	r3, [r7, #3]
 8006e72:	2b01      	cmp	r3, #1
 8006e74:	d115      	bne.n	8006ea2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	68db      	ldr	r3, [r3, #12]
 8006e7a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006e82:	200a      	movs	r0, #10
 8006e84:	f7fb fbfe 	bl	8002684 <HAL_Delay>
      ms += 10U;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	330a      	adds	r3, #10
 8006e8c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006e8e:	6878      	ldr	r0, [r7, #4]
 8006e90:	f001 f93f 	bl	8008112 <USB_GetMode>
 8006e94:	4603      	mov	r3, r0
 8006e96:	2b01      	cmp	r3, #1
 8006e98:	d01e      	beq.n	8006ed8 <USB_SetCurrentMode+0x84>
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	2bc7      	cmp	r3, #199	@ 0xc7
 8006e9e:	d9f0      	bls.n	8006e82 <USB_SetCurrentMode+0x2e>
 8006ea0:	e01a      	b.n	8006ed8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006ea2:	78fb      	ldrb	r3, [r7, #3]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d115      	bne.n	8006ed4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	68db      	ldr	r3, [r3, #12]
 8006eac:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006eb4:	200a      	movs	r0, #10
 8006eb6:	f7fb fbe5 	bl	8002684 <HAL_Delay>
      ms += 10U;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	330a      	adds	r3, #10
 8006ebe:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	f001 f926 	bl	8008112 <USB_GetMode>
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d005      	beq.n	8006ed8 <USB_SetCurrentMode+0x84>
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	2bc7      	cmp	r3, #199	@ 0xc7
 8006ed0:	d9f0      	bls.n	8006eb4 <USB_SetCurrentMode+0x60>
 8006ed2:	e001      	b.n	8006ed8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006ed4:	2301      	movs	r3, #1
 8006ed6:	e005      	b.n	8006ee4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	2bc8      	cmp	r3, #200	@ 0xc8
 8006edc:	d101      	bne.n	8006ee2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006ede:	2301      	movs	r3, #1
 8006ee0:	e000      	b.n	8006ee4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006ee2:	2300      	movs	r3, #0
}
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	3710      	adds	r7, #16
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	bd80      	pop	{r7, pc}

08006eec <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006eec:	b084      	sub	sp, #16
 8006eee:	b580      	push	{r7, lr}
 8006ef0:	b086      	sub	sp, #24
 8006ef2:	af00      	add	r7, sp, #0
 8006ef4:	6078      	str	r0, [r7, #4]
 8006ef6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006efa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006efe:	2300      	movs	r3, #0
 8006f00:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006f06:	2300      	movs	r3, #0
 8006f08:	613b      	str	r3, [r7, #16]
 8006f0a:	e009      	b.n	8006f20 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006f0c:	687a      	ldr	r2, [r7, #4]
 8006f0e:	693b      	ldr	r3, [r7, #16]
 8006f10:	3340      	adds	r3, #64	@ 0x40
 8006f12:	009b      	lsls	r3, r3, #2
 8006f14:	4413      	add	r3, r2
 8006f16:	2200      	movs	r2, #0
 8006f18:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006f1a:	693b      	ldr	r3, [r7, #16]
 8006f1c:	3301      	adds	r3, #1
 8006f1e:	613b      	str	r3, [r7, #16]
 8006f20:	693b      	ldr	r3, [r7, #16]
 8006f22:	2b0e      	cmp	r3, #14
 8006f24:	d9f2      	bls.n	8006f0c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006f26:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d11c      	bne.n	8006f68 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f34:	685b      	ldr	r3, [r3, #4]
 8006f36:	68fa      	ldr	r2, [r7, #12]
 8006f38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006f3c:	f043 0302 	orr.w	r3, r3, #2
 8006f40:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f46:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f52:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f5e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	639a      	str	r2, [r3, #56]	@ 0x38
 8006f66:	e00b      	b.n	8006f80 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f6c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f78:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006f86:	461a      	mov	r2, r3
 8006f88:	2300      	movs	r3, #0
 8006f8a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006f8c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006f90:	2b01      	cmp	r3, #1
 8006f92:	d10d      	bne.n	8006fb0 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006f94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d104      	bne.n	8006fa6 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006f9c:	2100      	movs	r1, #0
 8006f9e:	6878      	ldr	r0, [r7, #4]
 8006fa0:	f000 f968 	bl	8007274 <USB_SetDevSpeed>
 8006fa4:	e008      	b.n	8006fb8 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006fa6:	2101      	movs	r1, #1
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	f000 f963 	bl	8007274 <USB_SetDevSpeed>
 8006fae:	e003      	b.n	8006fb8 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006fb0:	2103      	movs	r1, #3
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f000 f95e 	bl	8007274 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006fb8:	2110      	movs	r1, #16
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f000 f8fa 	bl	80071b4 <USB_FlushTxFifo>
 8006fc0:	4603      	mov	r3, r0
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d001      	beq.n	8006fca <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006fca:	6878      	ldr	r0, [r7, #4]
 8006fcc:	f000 f924 	bl	8007218 <USB_FlushRxFifo>
 8006fd0:	4603      	mov	r3, r0
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d001      	beq.n	8006fda <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fe0:	461a      	mov	r2, r3
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fec:	461a      	mov	r2, r3
 8006fee:	2300      	movs	r3, #0
 8006ff0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ff8:	461a      	mov	r2, r3
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006ffe:	2300      	movs	r3, #0
 8007000:	613b      	str	r3, [r7, #16]
 8007002:	e043      	b.n	800708c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007004:	693b      	ldr	r3, [r7, #16]
 8007006:	015a      	lsls	r2, r3, #5
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	4413      	add	r3, r2
 800700c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007016:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800701a:	d118      	bne.n	800704e <USB_DevInit+0x162>
    {
      if (i == 0U)
 800701c:	693b      	ldr	r3, [r7, #16]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d10a      	bne.n	8007038 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007022:	693b      	ldr	r3, [r7, #16]
 8007024:	015a      	lsls	r2, r3, #5
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	4413      	add	r3, r2
 800702a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800702e:	461a      	mov	r2, r3
 8007030:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007034:	6013      	str	r3, [r2, #0]
 8007036:	e013      	b.n	8007060 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007038:	693b      	ldr	r3, [r7, #16]
 800703a:	015a      	lsls	r2, r3, #5
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	4413      	add	r3, r2
 8007040:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007044:	461a      	mov	r2, r3
 8007046:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800704a:	6013      	str	r3, [r2, #0]
 800704c:	e008      	b.n	8007060 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800704e:	693b      	ldr	r3, [r7, #16]
 8007050:	015a      	lsls	r2, r3, #5
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	4413      	add	r3, r2
 8007056:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800705a:	461a      	mov	r2, r3
 800705c:	2300      	movs	r3, #0
 800705e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007060:	693b      	ldr	r3, [r7, #16]
 8007062:	015a      	lsls	r2, r3, #5
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	4413      	add	r3, r2
 8007068:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800706c:	461a      	mov	r2, r3
 800706e:	2300      	movs	r3, #0
 8007070:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007072:	693b      	ldr	r3, [r7, #16]
 8007074:	015a      	lsls	r2, r3, #5
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	4413      	add	r3, r2
 800707a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800707e:	461a      	mov	r2, r3
 8007080:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007084:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007086:	693b      	ldr	r3, [r7, #16]
 8007088:	3301      	adds	r3, #1
 800708a:	613b      	str	r3, [r7, #16]
 800708c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007090:	461a      	mov	r2, r3
 8007092:	693b      	ldr	r3, [r7, #16]
 8007094:	4293      	cmp	r3, r2
 8007096:	d3b5      	bcc.n	8007004 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007098:	2300      	movs	r3, #0
 800709a:	613b      	str	r3, [r7, #16]
 800709c:	e043      	b.n	8007126 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800709e:	693b      	ldr	r3, [r7, #16]
 80070a0:	015a      	lsls	r2, r3, #5
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	4413      	add	r3, r2
 80070a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80070b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80070b4:	d118      	bne.n	80070e8 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80070b6:	693b      	ldr	r3, [r7, #16]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d10a      	bne.n	80070d2 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80070bc:	693b      	ldr	r3, [r7, #16]
 80070be:	015a      	lsls	r2, r3, #5
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	4413      	add	r3, r2
 80070c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070c8:	461a      	mov	r2, r3
 80070ca:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80070ce:	6013      	str	r3, [r2, #0]
 80070d0:	e013      	b.n	80070fa <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80070d2:	693b      	ldr	r3, [r7, #16]
 80070d4:	015a      	lsls	r2, r3, #5
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	4413      	add	r3, r2
 80070da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070de:	461a      	mov	r2, r3
 80070e0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80070e4:	6013      	str	r3, [r2, #0]
 80070e6:	e008      	b.n	80070fa <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80070e8:	693b      	ldr	r3, [r7, #16]
 80070ea:	015a      	lsls	r2, r3, #5
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	4413      	add	r3, r2
 80070f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070f4:	461a      	mov	r2, r3
 80070f6:	2300      	movs	r3, #0
 80070f8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80070fa:	693b      	ldr	r3, [r7, #16]
 80070fc:	015a      	lsls	r2, r3, #5
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	4413      	add	r3, r2
 8007102:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007106:	461a      	mov	r2, r3
 8007108:	2300      	movs	r3, #0
 800710a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800710c:	693b      	ldr	r3, [r7, #16]
 800710e:	015a      	lsls	r2, r3, #5
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	4413      	add	r3, r2
 8007114:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007118:	461a      	mov	r2, r3
 800711a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800711e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007120:	693b      	ldr	r3, [r7, #16]
 8007122:	3301      	adds	r3, #1
 8007124:	613b      	str	r3, [r7, #16]
 8007126:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800712a:	461a      	mov	r2, r3
 800712c:	693b      	ldr	r3, [r7, #16]
 800712e:	4293      	cmp	r3, r2
 8007130:	d3b5      	bcc.n	800709e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007138:	691b      	ldr	r3, [r3, #16]
 800713a:	68fa      	ldr	r2, [r7, #12]
 800713c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007140:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007144:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2200      	movs	r2, #0
 800714a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007152:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007154:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007158:	2b00      	cmp	r3, #0
 800715a:	d105      	bne.n	8007168 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	699b      	ldr	r3, [r3, #24]
 8007160:	f043 0210 	orr.w	r2, r3, #16
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	699a      	ldr	r2, [r3, #24]
 800716c:	4b10      	ldr	r3, [pc, #64]	@ (80071b0 <USB_DevInit+0x2c4>)
 800716e:	4313      	orrs	r3, r2
 8007170:	687a      	ldr	r2, [r7, #4]
 8007172:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007174:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007178:	2b00      	cmp	r3, #0
 800717a:	d005      	beq.n	8007188 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	699b      	ldr	r3, [r3, #24]
 8007180:	f043 0208 	orr.w	r2, r3, #8
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007188:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800718c:	2b01      	cmp	r3, #1
 800718e:	d107      	bne.n	80071a0 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	699b      	ldr	r3, [r3, #24]
 8007194:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007198:	f043 0304 	orr.w	r3, r3, #4
 800719c:	687a      	ldr	r2, [r7, #4]
 800719e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80071a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80071a2:	4618      	mov	r0, r3
 80071a4:	3718      	adds	r7, #24
 80071a6:	46bd      	mov	sp, r7
 80071a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80071ac:	b004      	add	sp, #16
 80071ae:	4770      	bx	lr
 80071b0:	803c3800 	.word	0x803c3800

080071b4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80071b4:	b480      	push	{r7}
 80071b6:	b085      	sub	sp, #20
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
 80071bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80071be:	2300      	movs	r3, #0
 80071c0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	3301      	adds	r3, #1
 80071c6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80071ce:	d901      	bls.n	80071d4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80071d0:	2303      	movs	r3, #3
 80071d2:	e01b      	b.n	800720c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	691b      	ldr	r3, [r3, #16]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	daf2      	bge.n	80071c2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80071dc:	2300      	movs	r3, #0
 80071de:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	019b      	lsls	r3, r3, #6
 80071e4:	f043 0220 	orr.w	r2, r3, #32
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	3301      	adds	r3, #1
 80071f0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80071f8:	d901      	bls.n	80071fe <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80071fa:	2303      	movs	r3, #3
 80071fc:	e006      	b.n	800720c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	691b      	ldr	r3, [r3, #16]
 8007202:	f003 0320 	and.w	r3, r3, #32
 8007206:	2b20      	cmp	r3, #32
 8007208:	d0f0      	beq.n	80071ec <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800720a:	2300      	movs	r3, #0
}
 800720c:	4618      	mov	r0, r3
 800720e:	3714      	adds	r7, #20
 8007210:	46bd      	mov	sp, r7
 8007212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007216:	4770      	bx	lr

08007218 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007218:	b480      	push	{r7}
 800721a:	b085      	sub	sp, #20
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007220:	2300      	movs	r3, #0
 8007222:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	3301      	adds	r3, #1
 8007228:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007230:	d901      	bls.n	8007236 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007232:	2303      	movs	r3, #3
 8007234:	e018      	b.n	8007268 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	691b      	ldr	r3, [r3, #16]
 800723a:	2b00      	cmp	r3, #0
 800723c:	daf2      	bge.n	8007224 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800723e:	2300      	movs	r3, #0
 8007240:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2210      	movs	r2, #16
 8007246:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	3301      	adds	r3, #1
 800724c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007254:	d901      	bls.n	800725a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007256:	2303      	movs	r3, #3
 8007258:	e006      	b.n	8007268 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	691b      	ldr	r3, [r3, #16]
 800725e:	f003 0310 	and.w	r3, r3, #16
 8007262:	2b10      	cmp	r3, #16
 8007264:	d0f0      	beq.n	8007248 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007266:	2300      	movs	r3, #0
}
 8007268:	4618      	mov	r0, r3
 800726a:	3714      	adds	r7, #20
 800726c:	46bd      	mov	sp, r7
 800726e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007272:	4770      	bx	lr

08007274 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007274:	b480      	push	{r7}
 8007276:	b085      	sub	sp, #20
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
 800727c:	460b      	mov	r3, r1
 800727e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800728a:	681a      	ldr	r2, [r3, #0]
 800728c:	78fb      	ldrb	r3, [r7, #3]
 800728e:	68f9      	ldr	r1, [r7, #12]
 8007290:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007294:	4313      	orrs	r3, r2
 8007296:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007298:	2300      	movs	r3, #0
}
 800729a:	4618      	mov	r0, r3
 800729c:	3714      	adds	r7, #20
 800729e:	46bd      	mov	sp, r7
 80072a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a4:	4770      	bx	lr

080072a6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80072a6:	b480      	push	{r7}
 80072a8:	b087      	sub	sp, #28
 80072aa:	af00      	add	r7, sp, #0
 80072ac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072b8:	689b      	ldr	r3, [r3, #8]
 80072ba:	f003 0306 	and.w	r3, r3, #6
 80072be:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d102      	bne.n	80072cc <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80072c6:	2300      	movs	r3, #0
 80072c8:	75fb      	strb	r3, [r7, #23]
 80072ca:	e00a      	b.n	80072e2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	2b02      	cmp	r3, #2
 80072d0:	d002      	beq.n	80072d8 <USB_GetDevSpeed+0x32>
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	2b06      	cmp	r3, #6
 80072d6:	d102      	bne.n	80072de <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80072d8:	2302      	movs	r3, #2
 80072da:	75fb      	strb	r3, [r7, #23]
 80072dc:	e001      	b.n	80072e2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80072de:	230f      	movs	r3, #15
 80072e0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80072e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80072e4:	4618      	mov	r0, r3
 80072e6:	371c      	adds	r7, #28
 80072e8:	46bd      	mov	sp, r7
 80072ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ee:	4770      	bx	lr

080072f0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80072f0:	b480      	push	{r7}
 80072f2:	b085      	sub	sp, #20
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
 80072f8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	781b      	ldrb	r3, [r3, #0]
 8007302:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	785b      	ldrb	r3, [r3, #1]
 8007308:	2b01      	cmp	r3, #1
 800730a:	d13a      	bne.n	8007382 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007312:	69da      	ldr	r2, [r3, #28]
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	781b      	ldrb	r3, [r3, #0]
 8007318:	f003 030f 	and.w	r3, r3, #15
 800731c:	2101      	movs	r1, #1
 800731e:	fa01 f303 	lsl.w	r3, r1, r3
 8007322:	b29b      	uxth	r3, r3
 8007324:	68f9      	ldr	r1, [r7, #12]
 8007326:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800732a:	4313      	orrs	r3, r2
 800732c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	015a      	lsls	r2, r3, #5
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	4413      	add	r3, r2
 8007336:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007340:	2b00      	cmp	r3, #0
 8007342:	d155      	bne.n	80073f0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	015a      	lsls	r2, r3, #5
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	4413      	add	r3, r2
 800734c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007350:	681a      	ldr	r2, [r3, #0]
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	689b      	ldr	r3, [r3, #8]
 8007356:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	791b      	ldrb	r3, [r3, #4]
 800735e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007360:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007362:	68bb      	ldr	r3, [r7, #8]
 8007364:	059b      	lsls	r3, r3, #22
 8007366:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007368:	4313      	orrs	r3, r2
 800736a:	68ba      	ldr	r2, [r7, #8]
 800736c:	0151      	lsls	r1, r2, #5
 800736e:	68fa      	ldr	r2, [r7, #12]
 8007370:	440a      	add	r2, r1
 8007372:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007376:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800737a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800737e:	6013      	str	r3, [r2, #0]
 8007380:	e036      	b.n	80073f0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007388:	69da      	ldr	r2, [r3, #28]
 800738a:	683b      	ldr	r3, [r7, #0]
 800738c:	781b      	ldrb	r3, [r3, #0]
 800738e:	f003 030f 	and.w	r3, r3, #15
 8007392:	2101      	movs	r1, #1
 8007394:	fa01 f303 	lsl.w	r3, r1, r3
 8007398:	041b      	lsls	r3, r3, #16
 800739a:	68f9      	ldr	r1, [r7, #12]
 800739c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80073a0:	4313      	orrs	r3, r2
 80073a2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80073a4:	68bb      	ldr	r3, [r7, #8]
 80073a6:	015a      	lsls	r2, r3, #5
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	4413      	add	r3, r2
 80073ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d11a      	bne.n	80073f0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80073ba:	68bb      	ldr	r3, [r7, #8]
 80073bc:	015a      	lsls	r2, r3, #5
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	4413      	add	r3, r2
 80073c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073c6:	681a      	ldr	r2, [r3, #0]
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	689b      	ldr	r3, [r3, #8]
 80073cc:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	791b      	ldrb	r3, [r3, #4]
 80073d4:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80073d6:	430b      	orrs	r3, r1
 80073d8:	4313      	orrs	r3, r2
 80073da:	68ba      	ldr	r2, [r7, #8]
 80073dc:	0151      	lsls	r1, r2, #5
 80073de:	68fa      	ldr	r2, [r7, #12]
 80073e0:	440a      	add	r2, r1
 80073e2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80073e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80073ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80073ee:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80073f0:	2300      	movs	r3, #0
}
 80073f2:	4618      	mov	r0, r3
 80073f4:	3714      	adds	r7, #20
 80073f6:	46bd      	mov	sp, r7
 80073f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fc:	4770      	bx	lr
	...

08007400 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007400:	b480      	push	{r7}
 8007402:	b085      	sub	sp, #20
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
 8007408:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	781b      	ldrb	r3, [r3, #0]
 8007412:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	785b      	ldrb	r3, [r3, #1]
 8007418:	2b01      	cmp	r3, #1
 800741a:	d161      	bne.n	80074e0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	015a      	lsls	r2, r3, #5
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	4413      	add	r3, r2
 8007424:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800742e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007432:	d11f      	bne.n	8007474 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007434:	68bb      	ldr	r3, [r7, #8]
 8007436:	015a      	lsls	r2, r3, #5
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	4413      	add	r3, r2
 800743c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	68ba      	ldr	r2, [r7, #8]
 8007444:	0151      	lsls	r1, r2, #5
 8007446:	68fa      	ldr	r2, [r7, #12]
 8007448:	440a      	add	r2, r1
 800744a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800744e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007452:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	015a      	lsls	r2, r3, #5
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	4413      	add	r3, r2
 800745c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	68ba      	ldr	r2, [r7, #8]
 8007464:	0151      	lsls	r1, r2, #5
 8007466:	68fa      	ldr	r2, [r7, #12]
 8007468:	440a      	add	r2, r1
 800746a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800746e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007472:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800747a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	781b      	ldrb	r3, [r3, #0]
 8007480:	f003 030f 	and.w	r3, r3, #15
 8007484:	2101      	movs	r1, #1
 8007486:	fa01 f303 	lsl.w	r3, r1, r3
 800748a:	b29b      	uxth	r3, r3
 800748c:	43db      	mvns	r3, r3
 800748e:	68f9      	ldr	r1, [r7, #12]
 8007490:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007494:	4013      	ands	r3, r2
 8007496:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800749e:	69da      	ldr	r2, [r3, #28]
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	781b      	ldrb	r3, [r3, #0]
 80074a4:	f003 030f 	and.w	r3, r3, #15
 80074a8:	2101      	movs	r1, #1
 80074aa:	fa01 f303 	lsl.w	r3, r1, r3
 80074ae:	b29b      	uxth	r3, r3
 80074b0:	43db      	mvns	r3, r3
 80074b2:	68f9      	ldr	r1, [r7, #12]
 80074b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80074b8:	4013      	ands	r3, r2
 80074ba:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80074bc:	68bb      	ldr	r3, [r7, #8]
 80074be:	015a      	lsls	r2, r3, #5
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	4413      	add	r3, r2
 80074c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074c8:	681a      	ldr	r2, [r3, #0]
 80074ca:	68bb      	ldr	r3, [r7, #8]
 80074cc:	0159      	lsls	r1, r3, #5
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	440b      	add	r3, r1
 80074d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074d6:	4619      	mov	r1, r3
 80074d8:	4b35      	ldr	r3, [pc, #212]	@ (80075b0 <USB_DeactivateEndpoint+0x1b0>)
 80074da:	4013      	ands	r3, r2
 80074dc:	600b      	str	r3, [r1, #0]
 80074de:	e060      	b.n	80075a2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	015a      	lsls	r2, r3, #5
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	4413      	add	r3, r2
 80074e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80074f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80074f6:	d11f      	bne.n	8007538 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	015a      	lsls	r2, r3, #5
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	4413      	add	r3, r2
 8007500:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	68ba      	ldr	r2, [r7, #8]
 8007508:	0151      	lsls	r1, r2, #5
 800750a:	68fa      	ldr	r2, [r7, #12]
 800750c:	440a      	add	r2, r1
 800750e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007512:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007516:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	015a      	lsls	r2, r3, #5
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	4413      	add	r3, r2
 8007520:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	68ba      	ldr	r2, [r7, #8]
 8007528:	0151      	lsls	r1, r2, #5
 800752a:	68fa      	ldr	r2, [r7, #12]
 800752c:	440a      	add	r2, r1
 800752e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007532:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007536:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800753e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	781b      	ldrb	r3, [r3, #0]
 8007544:	f003 030f 	and.w	r3, r3, #15
 8007548:	2101      	movs	r1, #1
 800754a:	fa01 f303 	lsl.w	r3, r1, r3
 800754e:	041b      	lsls	r3, r3, #16
 8007550:	43db      	mvns	r3, r3
 8007552:	68f9      	ldr	r1, [r7, #12]
 8007554:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007558:	4013      	ands	r3, r2
 800755a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007562:	69da      	ldr	r2, [r3, #28]
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	781b      	ldrb	r3, [r3, #0]
 8007568:	f003 030f 	and.w	r3, r3, #15
 800756c:	2101      	movs	r1, #1
 800756e:	fa01 f303 	lsl.w	r3, r1, r3
 8007572:	041b      	lsls	r3, r3, #16
 8007574:	43db      	mvns	r3, r3
 8007576:	68f9      	ldr	r1, [r7, #12]
 8007578:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800757c:	4013      	ands	r3, r2
 800757e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	015a      	lsls	r2, r3, #5
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	4413      	add	r3, r2
 8007588:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800758c:	681a      	ldr	r2, [r3, #0]
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	0159      	lsls	r1, r3, #5
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	440b      	add	r3, r1
 8007596:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800759a:	4619      	mov	r1, r3
 800759c:	4b05      	ldr	r3, [pc, #20]	@ (80075b4 <USB_DeactivateEndpoint+0x1b4>)
 800759e:	4013      	ands	r3, r2
 80075a0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80075a2:	2300      	movs	r3, #0
}
 80075a4:	4618      	mov	r0, r3
 80075a6:	3714      	adds	r7, #20
 80075a8:	46bd      	mov	sp, r7
 80075aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ae:	4770      	bx	lr
 80075b0:	ec337800 	.word	0xec337800
 80075b4:	eff37800 	.word	0xeff37800

080075b8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b08a      	sub	sp, #40	@ 0x28
 80075bc:	af02      	add	r7, sp, #8
 80075be:	60f8      	str	r0, [r7, #12]
 80075c0:	60b9      	str	r1, [r7, #8]
 80075c2:	4613      	mov	r3, r2
 80075c4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80075ca:	68bb      	ldr	r3, [r7, #8]
 80075cc:	781b      	ldrb	r3, [r3, #0]
 80075ce:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80075d0:	68bb      	ldr	r3, [r7, #8]
 80075d2:	785b      	ldrb	r3, [r3, #1]
 80075d4:	2b01      	cmp	r3, #1
 80075d6:	f040 817f 	bne.w	80078d8 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80075da:	68bb      	ldr	r3, [r7, #8]
 80075dc:	691b      	ldr	r3, [r3, #16]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d132      	bne.n	8007648 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80075e2:	69bb      	ldr	r3, [r7, #24]
 80075e4:	015a      	lsls	r2, r3, #5
 80075e6:	69fb      	ldr	r3, [r7, #28]
 80075e8:	4413      	add	r3, r2
 80075ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075ee:	691b      	ldr	r3, [r3, #16]
 80075f0:	69ba      	ldr	r2, [r7, #24]
 80075f2:	0151      	lsls	r1, r2, #5
 80075f4:	69fa      	ldr	r2, [r7, #28]
 80075f6:	440a      	add	r2, r1
 80075f8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80075fc:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007600:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007604:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007606:	69bb      	ldr	r3, [r7, #24]
 8007608:	015a      	lsls	r2, r3, #5
 800760a:	69fb      	ldr	r3, [r7, #28]
 800760c:	4413      	add	r3, r2
 800760e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007612:	691b      	ldr	r3, [r3, #16]
 8007614:	69ba      	ldr	r2, [r7, #24]
 8007616:	0151      	lsls	r1, r2, #5
 8007618:	69fa      	ldr	r2, [r7, #28]
 800761a:	440a      	add	r2, r1
 800761c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007620:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007624:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007626:	69bb      	ldr	r3, [r7, #24]
 8007628:	015a      	lsls	r2, r3, #5
 800762a:	69fb      	ldr	r3, [r7, #28]
 800762c:	4413      	add	r3, r2
 800762e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007632:	691b      	ldr	r3, [r3, #16]
 8007634:	69ba      	ldr	r2, [r7, #24]
 8007636:	0151      	lsls	r1, r2, #5
 8007638:	69fa      	ldr	r2, [r7, #28]
 800763a:	440a      	add	r2, r1
 800763c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007640:	0cdb      	lsrs	r3, r3, #19
 8007642:	04db      	lsls	r3, r3, #19
 8007644:	6113      	str	r3, [r2, #16]
 8007646:	e097      	b.n	8007778 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007648:	69bb      	ldr	r3, [r7, #24]
 800764a:	015a      	lsls	r2, r3, #5
 800764c:	69fb      	ldr	r3, [r7, #28]
 800764e:	4413      	add	r3, r2
 8007650:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007654:	691b      	ldr	r3, [r3, #16]
 8007656:	69ba      	ldr	r2, [r7, #24]
 8007658:	0151      	lsls	r1, r2, #5
 800765a:	69fa      	ldr	r2, [r7, #28]
 800765c:	440a      	add	r2, r1
 800765e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007662:	0cdb      	lsrs	r3, r3, #19
 8007664:	04db      	lsls	r3, r3, #19
 8007666:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007668:	69bb      	ldr	r3, [r7, #24]
 800766a:	015a      	lsls	r2, r3, #5
 800766c:	69fb      	ldr	r3, [r7, #28]
 800766e:	4413      	add	r3, r2
 8007670:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007674:	691b      	ldr	r3, [r3, #16]
 8007676:	69ba      	ldr	r2, [r7, #24]
 8007678:	0151      	lsls	r1, r2, #5
 800767a:	69fa      	ldr	r2, [r7, #28]
 800767c:	440a      	add	r2, r1
 800767e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007682:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007686:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800768a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800768c:	69bb      	ldr	r3, [r7, #24]
 800768e:	2b00      	cmp	r3, #0
 8007690:	d11a      	bne.n	80076c8 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	691a      	ldr	r2, [r3, #16]
 8007696:	68bb      	ldr	r3, [r7, #8]
 8007698:	689b      	ldr	r3, [r3, #8]
 800769a:	429a      	cmp	r2, r3
 800769c:	d903      	bls.n	80076a6 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	689a      	ldr	r2, [r3, #8]
 80076a2:	68bb      	ldr	r3, [r7, #8]
 80076a4:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80076a6:	69bb      	ldr	r3, [r7, #24]
 80076a8:	015a      	lsls	r2, r3, #5
 80076aa:	69fb      	ldr	r3, [r7, #28]
 80076ac:	4413      	add	r3, r2
 80076ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076b2:	691b      	ldr	r3, [r3, #16]
 80076b4:	69ba      	ldr	r2, [r7, #24]
 80076b6:	0151      	lsls	r1, r2, #5
 80076b8:	69fa      	ldr	r2, [r7, #28]
 80076ba:	440a      	add	r2, r1
 80076bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076c0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80076c4:	6113      	str	r3, [r2, #16]
 80076c6:	e044      	b.n	8007752 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80076c8:	68bb      	ldr	r3, [r7, #8]
 80076ca:	691a      	ldr	r2, [r3, #16]
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	689b      	ldr	r3, [r3, #8]
 80076d0:	4413      	add	r3, r2
 80076d2:	1e5a      	subs	r2, r3, #1
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	689b      	ldr	r3, [r3, #8]
 80076d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80076dc:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80076de:	69bb      	ldr	r3, [r7, #24]
 80076e0:	015a      	lsls	r2, r3, #5
 80076e2:	69fb      	ldr	r3, [r7, #28]
 80076e4:	4413      	add	r3, r2
 80076e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076ea:	691a      	ldr	r2, [r3, #16]
 80076ec:	8afb      	ldrh	r3, [r7, #22]
 80076ee:	04d9      	lsls	r1, r3, #19
 80076f0:	4ba4      	ldr	r3, [pc, #656]	@ (8007984 <USB_EPStartXfer+0x3cc>)
 80076f2:	400b      	ands	r3, r1
 80076f4:	69b9      	ldr	r1, [r7, #24]
 80076f6:	0148      	lsls	r0, r1, #5
 80076f8:	69f9      	ldr	r1, [r7, #28]
 80076fa:	4401      	add	r1, r0
 80076fc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007700:	4313      	orrs	r3, r2
 8007702:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	791b      	ldrb	r3, [r3, #4]
 8007708:	2b01      	cmp	r3, #1
 800770a:	d122      	bne.n	8007752 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800770c:	69bb      	ldr	r3, [r7, #24]
 800770e:	015a      	lsls	r2, r3, #5
 8007710:	69fb      	ldr	r3, [r7, #28]
 8007712:	4413      	add	r3, r2
 8007714:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007718:	691b      	ldr	r3, [r3, #16]
 800771a:	69ba      	ldr	r2, [r7, #24]
 800771c:	0151      	lsls	r1, r2, #5
 800771e:	69fa      	ldr	r2, [r7, #28]
 8007720:	440a      	add	r2, r1
 8007722:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007726:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800772a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800772c:	69bb      	ldr	r3, [r7, #24]
 800772e:	015a      	lsls	r2, r3, #5
 8007730:	69fb      	ldr	r3, [r7, #28]
 8007732:	4413      	add	r3, r2
 8007734:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007738:	691a      	ldr	r2, [r3, #16]
 800773a:	8afb      	ldrh	r3, [r7, #22]
 800773c:	075b      	lsls	r3, r3, #29
 800773e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8007742:	69b9      	ldr	r1, [r7, #24]
 8007744:	0148      	lsls	r0, r1, #5
 8007746:	69f9      	ldr	r1, [r7, #28]
 8007748:	4401      	add	r1, r0
 800774a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800774e:	4313      	orrs	r3, r2
 8007750:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007752:	69bb      	ldr	r3, [r7, #24]
 8007754:	015a      	lsls	r2, r3, #5
 8007756:	69fb      	ldr	r3, [r7, #28]
 8007758:	4413      	add	r3, r2
 800775a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800775e:	691a      	ldr	r2, [r3, #16]
 8007760:	68bb      	ldr	r3, [r7, #8]
 8007762:	691b      	ldr	r3, [r3, #16]
 8007764:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007768:	69b9      	ldr	r1, [r7, #24]
 800776a:	0148      	lsls	r0, r1, #5
 800776c:	69f9      	ldr	r1, [r7, #28]
 800776e:	4401      	add	r1, r0
 8007770:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007774:	4313      	orrs	r3, r2
 8007776:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007778:	79fb      	ldrb	r3, [r7, #7]
 800777a:	2b01      	cmp	r3, #1
 800777c:	d14b      	bne.n	8007816 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800777e:	68bb      	ldr	r3, [r7, #8]
 8007780:	69db      	ldr	r3, [r3, #28]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d009      	beq.n	800779a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007786:	69bb      	ldr	r3, [r7, #24]
 8007788:	015a      	lsls	r2, r3, #5
 800778a:	69fb      	ldr	r3, [r7, #28]
 800778c:	4413      	add	r3, r2
 800778e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007792:	461a      	mov	r2, r3
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	69db      	ldr	r3, [r3, #28]
 8007798:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	791b      	ldrb	r3, [r3, #4]
 800779e:	2b01      	cmp	r3, #1
 80077a0:	d128      	bne.n	80077f4 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80077a2:	69fb      	ldr	r3, [r7, #28]
 80077a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077a8:	689b      	ldr	r3, [r3, #8]
 80077aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d110      	bne.n	80077d4 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80077b2:	69bb      	ldr	r3, [r7, #24]
 80077b4:	015a      	lsls	r2, r3, #5
 80077b6:	69fb      	ldr	r3, [r7, #28]
 80077b8:	4413      	add	r3, r2
 80077ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	69ba      	ldr	r2, [r7, #24]
 80077c2:	0151      	lsls	r1, r2, #5
 80077c4:	69fa      	ldr	r2, [r7, #28]
 80077c6:	440a      	add	r2, r1
 80077c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077cc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80077d0:	6013      	str	r3, [r2, #0]
 80077d2:	e00f      	b.n	80077f4 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80077d4:	69bb      	ldr	r3, [r7, #24]
 80077d6:	015a      	lsls	r2, r3, #5
 80077d8:	69fb      	ldr	r3, [r7, #28]
 80077da:	4413      	add	r3, r2
 80077dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	69ba      	ldr	r2, [r7, #24]
 80077e4:	0151      	lsls	r1, r2, #5
 80077e6:	69fa      	ldr	r2, [r7, #28]
 80077e8:	440a      	add	r2, r1
 80077ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80077f2:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80077f4:	69bb      	ldr	r3, [r7, #24]
 80077f6:	015a      	lsls	r2, r3, #5
 80077f8:	69fb      	ldr	r3, [r7, #28]
 80077fa:	4413      	add	r3, r2
 80077fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	69ba      	ldr	r2, [r7, #24]
 8007804:	0151      	lsls	r1, r2, #5
 8007806:	69fa      	ldr	r2, [r7, #28]
 8007808:	440a      	add	r2, r1
 800780a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800780e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007812:	6013      	str	r3, [r2, #0]
 8007814:	e166      	b.n	8007ae4 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007816:	69bb      	ldr	r3, [r7, #24]
 8007818:	015a      	lsls	r2, r3, #5
 800781a:	69fb      	ldr	r3, [r7, #28]
 800781c:	4413      	add	r3, r2
 800781e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	69ba      	ldr	r2, [r7, #24]
 8007826:	0151      	lsls	r1, r2, #5
 8007828:	69fa      	ldr	r2, [r7, #28]
 800782a:	440a      	add	r2, r1
 800782c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007830:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007834:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	791b      	ldrb	r3, [r3, #4]
 800783a:	2b01      	cmp	r3, #1
 800783c:	d015      	beq.n	800786a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	691b      	ldr	r3, [r3, #16]
 8007842:	2b00      	cmp	r3, #0
 8007844:	f000 814e 	beq.w	8007ae4 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007848:	69fb      	ldr	r3, [r7, #28]
 800784a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800784e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007850:	68bb      	ldr	r3, [r7, #8]
 8007852:	781b      	ldrb	r3, [r3, #0]
 8007854:	f003 030f 	and.w	r3, r3, #15
 8007858:	2101      	movs	r1, #1
 800785a:	fa01 f303 	lsl.w	r3, r1, r3
 800785e:	69f9      	ldr	r1, [r7, #28]
 8007860:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007864:	4313      	orrs	r3, r2
 8007866:	634b      	str	r3, [r1, #52]	@ 0x34
 8007868:	e13c      	b.n	8007ae4 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800786a:	69fb      	ldr	r3, [r7, #28]
 800786c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007870:	689b      	ldr	r3, [r3, #8]
 8007872:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007876:	2b00      	cmp	r3, #0
 8007878:	d110      	bne.n	800789c <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800787a:	69bb      	ldr	r3, [r7, #24]
 800787c:	015a      	lsls	r2, r3, #5
 800787e:	69fb      	ldr	r3, [r7, #28]
 8007880:	4413      	add	r3, r2
 8007882:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	69ba      	ldr	r2, [r7, #24]
 800788a:	0151      	lsls	r1, r2, #5
 800788c:	69fa      	ldr	r2, [r7, #28]
 800788e:	440a      	add	r2, r1
 8007890:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007894:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007898:	6013      	str	r3, [r2, #0]
 800789a:	e00f      	b.n	80078bc <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800789c:	69bb      	ldr	r3, [r7, #24]
 800789e:	015a      	lsls	r2, r3, #5
 80078a0:	69fb      	ldr	r3, [r7, #28]
 80078a2:	4413      	add	r3, r2
 80078a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	69ba      	ldr	r2, [r7, #24]
 80078ac:	0151      	lsls	r1, r2, #5
 80078ae:	69fa      	ldr	r2, [r7, #28]
 80078b0:	440a      	add	r2, r1
 80078b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80078b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80078ba:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80078bc:	68bb      	ldr	r3, [r7, #8]
 80078be:	68d9      	ldr	r1, [r3, #12]
 80078c0:	68bb      	ldr	r3, [r7, #8]
 80078c2:	781a      	ldrb	r2, [r3, #0]
 80078c4:	68bb      	ldr	r3, [r7, #8]
 80078c6:	691b      	ldr	r3, [r3, #16]
 80078c8:	b298      	uxth	r0, r3
 80078ca:	79fb      	ldrb	r3, [r7, #7]
 80078cc:	9300      	str	r3, [sp, #0]
 80078ce:	4603      	mov	r3, r0
 80078d0:	68f8      	ldr	r0, [r7, #12]
 80078d2:	f000 f9b9 	bl	8007c48 <USB_WritePacket>
 80078d6:	e105      	b.n	8007ae4 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80078d8:	69bb      	ldr	r3, [r7, #24]
 80078da:	015a      	lsls	r2, r3, #5
 80078dc:	69fb      	ldr	r3, [r7, #28]
 80078de:	4413      	add	r3, r2
 80078e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078e4:	691b      	ldr	r3, [r3, #16]
 80078e6:	69ba      	ldr	r2, [r7, #24]
 80078e8:	0151      	lsls	r1, r2, #5
 80078ea:	69fa      	ldr	r2, [r7, #28]
 80078ec:	440a      	add	r2, r1
 80078ee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80078f2:	0cdb      	lsrs	r3, r3, #19
 80078f4:	04db      	lsls	r3, r3, #19
 80078f6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80078f8:	69bb      	ldr	r3, [r7, #24]
 80078fa:	015a      	lsls	r2, r3, #5
 80078fc:	69fb      	ldr	r3, [r7, #28]
 80078fe:	4413      	add	r3, r2
 8007900:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007904:	691b      	ldr	r3, [r3, #16]
 8007906:	69ba      	ldr	r2, [r7, #24]
 8007908:	0151      	lsls	r1, r2, #5
 800790a:	69fa      	ldr	r2, [r7, #28]
 800790c:	440a      	add	r2, r1
 800790e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007912:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007916:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800791a:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800791c:	69bb      	ldr	r3, [r7, #24]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d132      	bne.n	8007988 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8007922:	68bb      	ldr	r3, [r7, #8]
 8007924:	691b      	ldr	r3, [r3, #16]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d003      	beq.n	8007932 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800792a:	68bb      	ldr	r3, [r7, #8]
 800792c:	689a      	ldr	r2, [r3, #8]
 800792e:	68bb      	ldr	r3, [r7, #8]
 8007930:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	689a      	ldr	r2, [r3, #8]
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800793a:	69bb      	ldr	r3, [r7, #24]
 800793c:	015a      	lsls	r2, r3, #5
 800793e:	69fb      	ldr	r3, [r7, #28]
 8007940:	4413      	add	r3, r2
 8007942:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007946:	691a      	ldr	r2, [r3, #16]
 8007948:	68bb      	ldr	r3, [r7, #8]
 800794a:	6a1b      	ldr	r3, [r3, #32]
 800794c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007950:	69b9      	ldr	r1, [r7, #24]
 8007952:	0148      	lsls	r0, r1, #5
 8007954:	69f9      	ldr	r1, [r7, #28]
 8007956:	4401      	add	r1, r0
 8007958:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800795c:	4313      	orrs	r3, r2
 800795e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007960:	69bb      	ldr	r3, [r7, #24]
 8007962:	015a      	lsls	r2, r3, #5
 8007964:	69fb      	ldr	r3, [r7, #28]
 8007966:	4413      	add	r3, r2
 8007968:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800796c:	691b      	ldr	r3, [r3, #16]
 800796e:	69ba      	ldr	r2, [r7, #24]
 8007970:	0151      	lsls	r1, r2, #5
 8007972:	69fa      	ldr	r2, [r7, #28]
 8007974:	440a      	add	r2, r1
 8007976:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800797a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800797e:	6113      	str	r3, [r2, #16]
 8007980:	e062      	b.n	8007a48 <USB_EPStartXfer+0x490>
 8007982:	bf00      	nop
 8007984:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8007988:	68bb      	ldr	r3, [r7, #8]
 800798a:	691b      	ldr	r3, [r3, #16]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d123      	bne.n	80079d8 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007990:	69bb      	ldr	r3, [r7, #24]
 8007992:	015a      	lsls	r2, r3, #5
 8007994:	69fb      	ldr	r3, [r7, #28]
 8007996:	4413      	add	r3, r2
 8007998:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800799c:	691a      	ldr	r2, [r3, #16]
 800799e:	68bb      	ldr	r3, [r7, #8]
 80079a0:	689b      	ldr	r3, [r3, #8]
 80079a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80079a6:	69b9      	ldr	r1, [r7, #24]
 80079a8:	0148      	lsls	r0, r1, #5
 80079aa:	69f9      	ldr	r1, [r7, #28]
 80079ac:	4401      	add	r1, r0
 80079ae:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80079b2:	4313      	orrs	r3, r2
 80079b4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80079b6:	69bb      	ldr	r3, [r7, #24]
 80079b8:	015a      	lsls	r2, r3, #5
 80079ba:	69fb      	ldr	r3, [r7, #28]
 80079bc:	4413      	add	r3, r2
 80079be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079c2:	691b      	ldr	r3, [r3, #16]
 80079c4:	69ba      	ldr	r2, [r7, #24]
 80079c6:	0151      	lsls	r1, r2, #5
 80079c8:	69fa      	ldr	r2, [r7, #28]
 80079ca:	440a      	add	r2, r1
 80079cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80079d0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80079d4:	6113      	str	r3, [r2, #16]
 80079d6:	e037      	b.n	8007a48 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80079d8:	68bb      	ldr	r3, [r7, #8]
 80079da:	691a      	ldr	r2, [r3, #16]
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	689b      	ldr	r3, [r3, #8]
 80079e0:	4413      	add	r3, r2
 80079e2:	1e5a      	subs	r2, r3, #1
 80079e4:	68bb      	ldr	r3, [r7, #8]
 80079e6:	689b      	ldr	r3, [r3, #8]
 80079e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80079ec:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80079ee:	68bb      	ldr	r3, [r7, #8]
 80079f0:	689b      	ldr	r3, [r3, #8]
 80079f2:	8afa      	ldrh	r2, [r7, #22]
 80079f4:	fb03 f202 	mul.w	r2, r3, r2
 80079f8:	68bb      	ldr	r3, [r7, #8]
 80079fa:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80079fc:	69bb      	ldr	r3, [r7, #24]
 80079fe:	015a      	lsls	r2, r3, #5
 8007a00:	69fb      	ldr	r3, [r7, #28]
 8007a02:	4413      	add	r3, r2
 8007a04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a08:	691a      	ldr	r2, [r3, #16]
 8007a0a:	8afb      	ldrh	r3, [r7, #22]
 8007a0c:	04d9      	lsls	r1, r3, #19
 8007a0e:	4b38      	ldr	r3, [pc, #224]	@ (8007af0 <USB_EPStartXfer+0x538>)
 8007a10:	400b      	ands	r3, r1
 8007a12:	69b9      	ldr	r1, [r7, #24]
 8007a14:	0148      	lsls	r0, r1, #5
 8007a16:	69f9      	ldr	r1, [r7, #28]
 8007a18:	4401      	add	r1, r0
 8007a1a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007a1e:	4313      	orrs	r3, r2
 8007a20:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007a22:	69bb      	ldr	r3, [r7, #24]
 8007a24:	015a      	lsls	r2, r3, #5
 8007a26:	69fb      	ldr	r3, [r7, #28]
 8007a28:	4413      	add	r3, r2
 8007a2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a2e:	691a      	ldr	r2, [r3, #16]
 8007a30:	68bb      	ldr	r3, [r7, #8]
 8007a32:	6a1b      	ldr	r3, [r3, #32]
 8007a34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007a38:	69b9      	ldr	r1, [r7, #24]
 8007a3a:	0148      	lsls	r0, r1, #5
 8007a3c:	69f9      	ldr	r1, [r7, #28]
 8007a3e:	4401      	add	r1, r0
 8007a40:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007a44:	4313      	orrs	r3, r2
 8007a46:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8007a48:	79fb      	ldrb	r3, [r7, #7]
 8007a4a:	2b01      	cmp	r3, #1
 8007a4c:	d10d      	bne.n	8007a6a <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	68db      	ldr	r3, [r3, #12]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d009      	beq.n	8007a6a <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007a56:	68bb      	ldr	r3, [r7, #8]
 8007a58:	68d9      	ldr	r1, [r3, #12]
 8007a5a:	69bb      	ldr	r3, [r7, #24]
 8007a5c:	015a      	lsls	r2, r3, #5
 8007a5e:	69fb      	ldr	r3, [r7, #28]
 8007a60:	4413      	add	r3, r2
 8007a62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a66:	460a      	mov	r2, r1
 8007a68:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007a6a:	68bb      	ldr	r3, [r7, #8]
 8007a6c:	791b      	ldrb	r3, [r3, #4]
 8007a6e:	2b01      	cmp	r3, #1
 8007a70:	d128      	bne.n	8007ac4 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007a72:	69fb      	ldr	r3, [r7, #28]
 8007a74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a78:	689b      	ldr	r3, [r3, #8]
 8007a7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d110      	bne.n	8007aa4 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007a82:	69bb      	ldr	r3, [r7, #24]
 8007a84:	015a      	lsls	r2, r3, #5
 8007a86:	69fb      	ldr	r3, [r7, #28]
 8007a88:	4413      	add	r3, r2
 8007a8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	69ba      	ldr	r2, [r7, #24]
 8007a92:	0151      	lsls	r1, r2, #5
 8007a94:	69fa      	ldr	r2, [r7, #28]
 8007a96:	440a      	add	r2, r1
 8007a98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a9c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007aa0:	6013      	str	r3, [r2, #0]
 8007aa2:	e00f      	b.n	8007ac4 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007aa4:	69bb      	ldr	r3, [r7, #24]
 8007aa6:	015a      	lsls	r2, r3, #5
 8007aa8:	69fb      	ldr	r3, [r7, #28]
 8007aaa:	4413      	add	r3, r2
 8007aac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	69ba      	ldr	r2, [r7, #24]
 8007ab4:	0151      	lsls	r1, r2, #5
 8007ab6:	69fa      	ldr	r2, [r7, #28]
 8007ab8:	440a      	add	r2, r1
 8007aba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007abe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ac2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007ac4:	69bb      	ldr	r3, [r7, #24]
 8007ac6:	015a      	lsls	r2, r3, #5
 8007ac8:	69fb      	ldr	r3, [r7, #28]
 8007aca:	4413      	add	r3, r2
 8007acc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	69ba      	ldr	r2, [r7, #24]
 8007ad4:	0151      	lsls	r1, r2, #5
 8007ad6:	69fa      	ldr	r2, [r7, #28]
 8007ad8:	440a      	add	r2, r1
 8007ada:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ade:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007ae2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007ae4:	2300      	movs	r3, #0
}
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	3720      	adds	r7, #32
 8007aea:	46bd      	mov	sp, r7
 8007aec:	bd80      	pop	{r7, pc}
 8007aee:	bf00      	nop
 8007af0:	1ff80000 	.word	0x1ff80000

08007af4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007af4:	b480      	push	{r7}
 8007af6:	b087      	sub	sp, #28
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
 8007afc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007afe:	2300      	movs	r3, #0
 8007b00:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007b02:	2300      	movs	r3, #0
 8007b04:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	785b      	ldrb	r3, [r3, #1]
 8007b0e:	2b01      	cmp	r3, #1
 8007b10:	d14a      	bne.n	8007ba8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	781b      	ldrb	r3, [r3, #0]
 8007b16:	015a      	lsls	r2, r3, #5
 8007b18:	693b      	ldr	r3, [r7, #16]
 8007b1a:	4413      	add	r3, r2
 8007b1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b26:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b2a:	f040 8086 	bne.w	8007c3a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	781b      	ldrb	r3, [r3, #0]
 8007b32:	015a      	lsls	r2, r3, #5
 8007b34:	693b      	ldr	r3, [r7, #16]
 8007b36:	4413      	add	r3, r2
 8007b38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	683a      	ldr	r2, [r7, #0]
 8007b40:	7812      	ldrb	r2, [r2, #0]
 8007b42:	0151      	lsls	r1, r2, #5
 8007b44:	693a      	ldr	r2, [r7, #16]
 8007b46:	440a      	add	r2, r1
 8007b48:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b4c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007b50:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007b52:	683b      	ldr	r3, [r7, #0]
 8007b54:	781b      	ldrb	r3, [r3, #0]
 8007b56:	015a      	lsls	r2, r3, #5
 8007b58:	693b      	ldr	r3, [r7, #16]
 8007b5a:	4413      	add	r3, r2
 8007b5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	683a      	ldr	r2, [r7, #0]
 8007b64:	7812      	ldrb	r2, [r2, #0]
 8007b66:	0151      	lsls	r1, r2, #5
 8007b68:	693a      	ldr	r2, [r7, #16]
 8007b6a:	440a      	add	r2, r1
 8007b6c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b70:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007b74:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	3301      	adds	r3, #1
 8007b7a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007b82:	4293      	cmp	r3, r2
 8007b84:	d902      	bls.n	8007b8c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007b86:	2301      	movs	r3, #1
 8007b88:	75fb      	strb	r3, [r7, #23]
          break;
 8007b8a:	e056      	b.n	8007c3a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	781b      	ldrb	r3, [r3, #0]
 8007b90:	015a      	lsls	r2, r3, #5
 8007b92:	693b      	ldr	r3, [r7, #16]
 8007b94:	4413      	add	r3, r2
 8007b96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ba0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ba4:	d0e7      	beq.n	8007b76 <USB_EPStopXfer+0x82>
 8007ba6:	e048      	b.n	8007c3a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007ba8:	683b      	ldr	r3, [r7, #0]
 8007baa:	781b      	ldrb	r3, [r3, #0]
 8007bac:	015a      	lsls	r2, r3, #5
 8007bae:	693b      	ldr	r3, [r7, #16]
 8007bb0:	4413      	add	r3, r2
 8007bb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007bbc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007bc0:	d13b      	bne.n	8007c3a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007bc2:	683b      	ldr	r3, [r7, #0]
 8007bc4:	781b      	ldrb	r3, [r3, #0]
 8007bc6:	015a      	lsls	r2, r3, #5
 8007bc8:	693b      	ldr	r3, [r7, #16]
 8007bca:	4413      	add	r3, r2
 8007bcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	683a      	ldr	r2, [r7, #0]
 8007bd4:	7812      	ldrb	r2, [r2, #0]
 8007bd6:	0151      	lsls	r1, r2, #5
 8007bd8:	693a      	ldr	r2, [r7, #16]
 8007bda:	440a      	add	r2, r1
 8007bdc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007be0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007be4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	781b      	ldrb	r3, [r3, #0]
 8007bea:	015a      	lsls	r2, r3, #5
 8007bec:	693b      	ldr	r3, [r7, #16]
 8007bee:	4413      	add	r3, r2
 8007bf0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	683a      	ldr	r2, [r7, #0]
 8007bf8:	7812      	ldrb	r2, [r2, #0]
 8007bfa:	0151      	lsls	r1, r2, #5
 8007bfc:	693a      	ldr	r2, [r7, #16]
 8007bfe:	440a      	add	r2, r1
 8007c00:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c04:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007c08:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	3301      	adds	r3, #1
 8007c0e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d902      	bls.n	8007c20 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007c1a:	2301      	movs	r3, #1
 8007c1c:	75fb      	strb	r3, [r7, #23]
          break;
 8007c1e:	e00c      	b.n	8007c3a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	781b      	ldrb	r3, [r3, #0]
 8007c24:	015a      	lsls	r2, r3, #5
 8007c26:	693b      	ldr	r3, [r7, #16]
 8007c28:	4413      	add	r3, r2
 8007c2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007c34:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007c38:	d0e7      	beq.n	8007c0a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007c3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	371c      	adds	r7, #28
 8007c40:	46bd      	mov	sp, r7
 8007c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c46:	4770      	bx	lr

08007c48 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007c48:	b480      	push	{r7}
 8007c4a:	b089      	sub	sp, #36	@ 0x24
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	60f8      	str	r0, [r7, #12]
 8007c50:	60b9      	str	r1, [r7, #8]
 8007c52:	4611      	mov	r1, r2
 8007c54:	461a      	mov	r2, r3
 8007c56:	460b      	mov	r3, r1
 8007c58:	71fb      	strb	r3, [r7, #7]
 8007c5a:	4613      	mov	r3, r2
 8007c5c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007c66:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d123      	bne.n	8007cb6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007c6e:	88bb      	ldrh	r3, [r7, #4]
 8007c70:	3303      	adds	r3, #3
 8007c72:	089b      	lsrs	r3, r3, #2
 8007c74:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007c76:	2300      	movs	r3, #0
 8007c78:	61bb      	str	r3, [r7, #24]
 8007c7a:	e018      	b.n	8007cae <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007c7c:	79fb      	ldrb	r3, [r7, #7]
 8007c7e:	031a      	lsls	r2, r3, #12
 8007c80:	697b      	ldr	r3, [r7, #20]
 8007c82:	4413      	add	r3, r2
 8007c84:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007c88:	461a      	mov	r2, r3
 8007c8a:	69fb      	ldr	r3, [r7, #28]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007c90:	69fb      	ldr	r3, [r7, #28]
 8007c92:	3301      	adds	r3, #1
 8007c94:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007c96:	69fb      	ldr	r3, [r7, #28]
 8007c98:	3301      	adds	r3, #1
 8007c9a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007c9c:	69fb      	ldr	r3, [r7, #28]
 8007c9e:	3301      	adds	r3, #1
 8007ca0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007ca2:	69fb      	ldr	r3, [r7, #28]
 8007ca4:	3301      	adds	r3, #1
 8007ca6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007ca8:	69bb      	ldr	r3, [r7, #24]
 8007caa:	3301      	adds	r3, #1
 8007cac:	61bb      	str	r3, [r7, #24]
 8007cae:	69ba      	ldr	r2, [r7, #24]
 8007cb0:	693b      	ldr	r3, [r7, #16]
 8007cb2:	429a      	cmp	r2, r3
 8007cb4:	d3e2      	bcc.n	8007c7c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007cb6:	2300      	movs	r3, #0
}
 8007cb8:	4618      	mov	r0, r3
 8007cba:	3724      	adds	r7, #36	@ 0x24
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc2:	4770      	bx	lr

08007cc4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b08b      	sub	sp, #44	@ 0x2c
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	60f8      	str	r0, [r7, #12]
 8007ccc:	60b9      	str	r1, [r7, #8]
 8007cce:	4613      	mov	r3, r2
 8007cd0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007cd6:	68bb      	ldr	r3, [r7, #8]
 8007cd8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007cda:	88fb      	ldrh	r3, [r7, #6]
 8007cdc:	089b      	lsrs	r3, r3, #2
 8007cde:	b29b      	uxth	r3, r3
 8007ce0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007ce2:	88fb      	ldrh	r3, [r7, #6]
 8007ce4:	f003 0303 	and.w	r3, r3, #3
 8007ce8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007cea:	2300      	movs	r3, #0
 8007cec:	623b      	str	r3, [r7, #32]
 8007cee:	e014      	b.n	8007d1a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007cf0:	69bb      	ldr	r3, [r7, #24]
 8007cf2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007cf6:	681a      	ldr	r2, [r3, #0]
 8007cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cfa:	601a      	str	r2, [r3, #0]
    pDest++;
 8007cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cfe:	3301      	adds	r3, #1
 8007d00:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d04:	3301      	adds	r3, #1
 8007d06:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d0a:	3301      	adds	r3, #1
 8007d0c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d10:	3301      	adds	r3, #1
 8007d12:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007d14:	6a3b      	ldr	r3, [r7, #32]
 8007d16:	3301      	adds	r3, #1
 8007d18:	623b      	str	r3, [r7, #32]
 8007d1a:	6a3a      	ldr	r2, [r7, #32]
 8007d1c:	697b      	ldr	r3, [r7, #20]
 8007d1e:	429a      	cmp	r2, r3
 8007d20:	d3e6      	bcc.n	8007cf0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007d22:	8bfb      	ldrh	r3, [r7, #30]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d01e      	beq.n	8007d66 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007d2c:	69bb      	ldr	r3, [r7, #24]
 8007d2e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007d32:	461a      	mov	r2, r3
 8007d34:	f107 0310 	add.w	r3, r7, #16
 8007d38:	6812      	ldr	r2, [r2, #0]
 8007d3a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007d3c:	693a      	ldr	r2, [r7, #16]
 8007d3e:	6a3b      	ldr	r3, [r7, #32]
 8007d40:	b2db      	uxtb	r3, r3
 8007d42:	00db      	lsls	r3, r3, #3
 8007d44:	fa22 f303 	lsr.w	r3, r2, r3
 8007d48:	b2da      	uxtb	r2, r3
 8007d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d4c:	701a      	strb	r2, [r3, #0]
      i++;
 8007d4e:	6a3b      	ldr	r3, [r7, #32]
 8007d50:	3301      	adds	r3, #1
 8007d52:	623b      	str	r3, [r7, #32]
      pDest++;
 8007d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d56:	3301      	adds	r3, #1
 8007d58:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007d5a:	8bfb      	ldrh	r3, [r7, #30]
 8007d5c:	3b01      	subs	r3, #1
 8007d5e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007d60:	8bfb      	ldrh	r3, [r7, #30]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d1ea      	bne.n	8007d3c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	372c      	adds	r7, #44	@ 0x2c
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d72:	4770      	bx	lr

08007d74 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007d74:	b480      	push	{r7}
 8007d76:	b085      	sub	sp, #20
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
 8007d7c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	781b      	ldrb	r3, [r3, #0]
 8007d86:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	785b      	ldrb	r3, [r3, #1]
 8007d8c:	2b01      	cmp	r3, #1
 8007d8e:	d12c      	bne.n	8007dea <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	015a      	lsls	r2, r3, #5
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	4413      	add	r3, r2
 8007d98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	db12      	blt.n	8007dc8 <USB_EPSetStall+0x54>
 8007da2:	68bb      	ldr	r3, [r7, #8]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d00f      	beq.n	8007dc8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	015a      	lsls	r2, r3, #5
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	4413      	add	r3, r2
 8007db0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	68ba      	ldr	r2, [r7, #8]
 8007db8:	0151      	lsls	r1, r2, #5
 8007dba:	68fa      	ldr	r2, [r7, #12]
 8007dbc:	440a      	add	r2, r1
 8007dbe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007dc2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007dc6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	015a      	lsls	r2, r3, #5
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	4413      	add	r3, r2
 8007dd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	68ba      	ldr	r2, [r7, #8]
 8007dd8:	0151      	lsls	r1, r2, #5
 8007dda:	68fa      	ldr	r2, [r7, #12]
 8007ddc:	440a      	add	r2, r1
 8007dde:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007de2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007de6:	6013      	str	r3, [r2, #0]
 8007de8:	e02b      	b.n	8007e42 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007dea:	68bb      	ldr	r3, [r7, #8]
 8007dec:	015a      	lsls	r2, r3, #5
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	4413      	add	r3, r2
 8007df2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	db12      	blt.n	8007e22 <USB_EPSetStall+0xae>
 8007dfc:	68bb      	ldr	r3, [r7, #8]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d00f      	beq.n	8007e22 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007e02:	68bb      	ldr	r3, [r7, #8]
 8007e04:	015a      	lsls	r2, r3, #5
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	4413      	add	r3, r2
 8007e0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	68ba      	ldr	r2, [r7, #8]
 8007e12:	0151      	lsls	r1, r2, #5
 8007e14:	68fa      	ldr	r2, [r7, #12]
 8007e16:	440a      	add	r2, r1
 8007e18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e1c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007e20:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007e22:	68bb      	ldr	r3, [r7, #8]
 8007e24:	015a      	lsls	r2, r3, #5
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	4413      	add	r3, r2
 8007e2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	68ba      	ldr	r2, [r7, #8]
 8007e32:	0151      	lsls	r1, r2, #5
 8007e34:	68fa      	ldr	r2, [r7, #12]
 8007e36:	440a      	add	r2, r1
 8007e38:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e3c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007e40:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007e42:	2300      	movs	r3, #0
}
 8007e44:	4618      	mov	r0, r3
 8007e46:	3714      	adds	r7, #20
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4e:	4770      	bx	lr

08007e50 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007e50:	b480      	push	{r7}
 8007e52:	b085      	sub	sp, #20
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
 8007e58:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	781b      	ldrb	r3, [r3, #0]
 8007e62:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	785b      	ldrb	r3, [r3, #1]
 8007e68:	2b01      	cmp	r3, #1
 8007e6a:	d128      	bne.n	8007ebe <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007e6c:	68bb      	ldr	r3, [r7, #8]
 8007e6e:	015a      	lsls	r2, r3, #5
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	4413      	add	r3, r2
 8007e74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	68ba      	ldr	r2, [r7, #8]
 8007e7c:	0151      	lsls	r1, r2, #5
 8007e7e:	68fa      	ldr	r2, [r7, #12]
 8007e80:	440a      	add	r2, r1
 8007e82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e86:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007e8a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	791b      	ldrb	r3, [r3, #4]
 8007e90:	2b03      	cmp	r3, #3
 8007e92:	d003      	beq.n	8007e9c <USB_EPClearStall+0x4c>
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	791b      	ldrb	r3, [r3, #4]
 8007e98:	2b02      	cmp	r3, #2
 8007e9a:	d138      	bne.n	8007f0e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007e9c:	68bb      	ldr	r3, [r7, #8]
 8007e9e:	015a      	lsls	r2, r3, #5
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	4413      	add	r3, r2
 8007ea4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	68ba      	ldr	r2, [r7, #8]
 8007eac:	0151      	lsls	r1, r2, #5
 8007eae:	68fa      	ldr	r2, [r7, #12]
 8007eb0:	440a      	add	r2, r1
 8007eb2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007eb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007eba:	6013      	str	r3, [r2, #0]
 8007ebc:	e027      	b.n	8007f0e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007ebe:	68bb      	ldr	r3, [r7, #8]
 8007ec0:	015a      	lsls	r2, r3, #5
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	4413      	add	r3, r2
 8007ec6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	68ba      	ldr	r2, [r7, #8]
 8007ece:	0151      	lsls	r1, r2, #5
 8007ed0:	68fa      	ldr	r2, [r7, #12]
 8007ed2:	440a      	add	r2, r1
 8007ed4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ed8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007edc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	791b      	ldrb	r3, [r3, #4]
 8007ee2:	2b03      	cmp	r3, #3
 8007ee4:	d003      	beq.n	8007eee <USB_EPClearStall+0x9e>
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	791b      	ldrb	r3, [r3, #4]
 8007eea:	2b02      	cmp	r3, #2
 8007eec:	d10f      	bne.n	8007f0e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007eee:	68bb      	ldr	r3, [r7, #8]
 8007ef0:	015a      	lsls	r2, r3, #5
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	4413      	add	r3, r2
 8007ef6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	68ba      	ldr	r2, [r7, #8]
 8007efe:	0151      	lsls	r1, r2, #5
 8007f00:	68fa      	ldr	r2, [r7, #12]
 8007f02:	440a      	add	r2, r1
 8007f04:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007f0c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007f0e:	2300      	movs	r3, #0
}
 8007f10:	4618      	mov	r0, r3
 8007f12:	3714      	adds	r7, #20
 8007f14:	46bd      	mov	sp, r7
 8007f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1a:	4770      	bx	lr

08007f1c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	b085      	sub	sp, #20
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
 8007f24:	460b      	mov	r3, r1
 8007f26:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	68fa      	ldr	r2, [r7, #12]
 8007f36:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007f3a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007f3e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f46:	681a      	ldr	r2, [r3, #0]
 8007f48:	78fb      	ldrb	r3, [r7, #3]
 8007f4a:	011b      	lsls	r3, r3, #4
 8007f4c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007f50:	68f9      	ldr	r1, [r7, #12]
 8007f52:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007f56:	4313      	orrs	r3, r2
 8007f58:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007f5a:	2300      	movs	r3, #0
}
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	3714      	adds	r7, #20
 8007f60:	46bd      	mov	sp, r7
 8007f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f66:	4770      	bx	lr

08007f68 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007f68:	b480      	push	{r7}
 8007f6a:	b085      	sub	sp, #20
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	68fa      	ldr	r2, [r7, #12]
 8007f7e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007f82:	f023 0303 	bic.w	r3, r3, #3
 8007f86:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f8e:	685b      	ldr	r3, [r3, #4]
 8007f90:	68fa      	ldr	r2, [r7, #12]
 8007f92:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007f96:	f023 0302 	bic.w	r3, r3, #2
 8007f9a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007f9c:	2300      	movs	r3, #0
}
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	3714      	adds	r7, #20
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa8:	4770      	bx	lr

08007faa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007faa:	b480      	push	{r7}
 8007fac:	b085      	sub	sp, #20
 8007fae:	af00      	add	r7, sp, #0
 8007fb0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	68fa      	ldr	r2, [r7, #12]
 8007fc0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007fc4:	f023 0303 	bic.w	r3, r3, #3
 8007fc8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fd0:	685b      	ldr	r3, [r3, #4]
 8007fd2:	68fa      	ldr	r2, [r7, #12]
 8007fd4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007fd8:	f043 0302 	orr.w	r3, r3, #2
 8007fdc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007fde:	2300      	movs	r3, #0
}
 8007fe0:	4618      	mov	r0, r3
 8007fe2:	3714      	adds	r7, #20
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fea:	4770      	bx	lr

08007fec <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007fec:	b480      	push	{r7}
 8007fee:	b085      	sub	sp, #20
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	695b      	ldr	r3, [r3, #20]
 8007ff8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	699b      	ldr	r3, [r3, #24]
 8007ffe:	68fa      	ldr	r2, [r7, #12]
 8008000:	4013      	ands	r3, r2
 8008002:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008004:	68fb      	ldr	r3, [r7, #12]
}
 8008006:	4618      	mov	r0, r3
 8008008:	3714      	adds	r7, #20
 800800a:	46bd      	mov	sp, r7
 800800c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008010:	4770      	bx	lr

08008012 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008012:	b480      	push	{r7}
 8008014:	b085      	sub	sp, #20
 8008016:	af00      	add	r7, sp, #0
 8008018:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008024:	699b      	ldr	r3, [r3, #24]
 8008026:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800802e:	69db      	ldr	r3, [r3, #28]
 8008030:	68ba      	ldr	r2, [r7, #8]
 8008032:	4013      	ands	r3, r2
 8008034:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008036:	68bb      	ldr	r3, [r7, #8]
 8008038:	0c1b      	lsrs	r3, r3, #16
}
 800803a:	4618      	mov	r0, r3
 800803c:	3714      	adds	r7, #20
 800803e:	46bd      	mov	sp, r7
 8008040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008044:	4770      	bx	lr

08008046 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008046:	b480      	push	{r7}
 8008048:	b085      	sub	sp, #20
 800804a:	af00      	add	r7, sp, #0
 800804c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008058:	699b      	ldr	r3, [r3, #24]
 800805a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008062:	69db      	ldr	r3, [r3, #28]
 8008064:	68ba      	ldr	r2, [r7, #8]
 8008066:	4013      	ands	r3, r2
 8008068:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800806a:	68bb      	ldr	r3, [r7, #8]
 800806c:	b29b      	uxth	r3, r3
}
 800806e:	4618      	mov	r0, r3
 8008070:	3714      	adds	r7, #20
 8008072:	46bd      	mov	sp, r7
 8008074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008078:	4770      	bx	lr

0800807a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800807a:	b480      	push	{r7}
 800807c:	b085      	sub	sp, #20
 800807e:	af00      	add	r7, sp, #0
 8008080:	6078      	str	r0, [r7, #4]
 8008082:	460b      	mov	r3, r1
 8008084:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800808a:	78fb      	ldrb	r3, [r7, #3]
 800808c:	015a      	lsls	r2, r3, #5
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	4413      	add	r3, r2
 8008092:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008096:	689b      	ldr	r3, [r3, #8]
 8008098:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080a0:	695b      	ldr	r3, [r3, #20]
 80080a2:	68ba      	ldr	r2, [r7, #8]
 80080a4:	4013      	ands	r3, r2
 80080a6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80080a8:	68bb      	ldr	r3, [r7, #8]
}
 80080aa:	4618      	mov	r0, r3
 80080ac:	3714      	adds	r7, #20
 80080ae:	46bd      	mov	sp, r7
 80080b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b4:	4770      	bx	lr

080080b6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80080b6:	b480      	push	{r7}
 80080b8:	b087      	sub	sp, #28
 80080ba:	af00      	add	r7, sp, #0
 80080bc:	6078      	str	r0, [r7, #4]
 80080be:	460b      	mov	r3, r1
 80080c0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80080c6:	697b      	ldr	r3, [r7, #20]
 80080c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080cc:	691b      	ldr	r3, [r3, #16]
 80080ce:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80080d0:	697b      	ldr	r3, [r7, #20]
 80080d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080d8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80080da:	78fb      	ldrb	r3, [r7, #3]
 80080dc:	f003 030f 	and.w	r3, r3, #15
 80080e0:	68fa      	ldr	r2, [r7, #12]
 80080e2:	fa22 f303 	lsr.w	r3, r2, r3
 80080e6:	01db      	lsls	r3, r3, #7
 80080e8:	b2db      	uxtb	r3, r3
 80080ea:	693a      	ldr	r2, [r7, #16]
 80080ec:	4313      	orrs	r3, r2
 80080ee:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80080f0:	78fb      	ldrb	r3, [r7, #3]
 80080f2:	015a      	lsls	r2, r3, #5
 80080f4:	697b      	ldr	r3, [r7, #20]
 80080f6:	4413      	add	r3, r2
 80080f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080fc:	689b      	ldr	r3, [r3, #8]
 80080fe:	693a      	ldr	r2, [r7, #16]
 8008100:	4013      	ands	r3, r2
 8008102:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008104:	68bb      	ldr	r3, [r7, #8]
}
 8008106:	4618      	mov	r0, r3
 8008108:	371c      	adds	r7, #28
 800810a:	46bd      	mov	sp, r7
 800810c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008110:	4770      	bx	lr

08008112 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008112:	b480      	push	{r7}
 8008114:	b083      	sub	sp, #12
 8008116:	af00      	add	r7, sp, #0
 8008118:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	695b      	ldr	r3, [r3, #20]
 800811e:	f003 0301 	and.w	r3, r3, #1
}
 8008122:	4618      	mov	r0, r3
 8008124:	370c      	adds	r7, #12
 8008126:	46bd      	mov	sp, r7
 8008128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812c:	4770      	bx	lr

0800812e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800812e:	b480      	push	{r7}
 8008130:	b085      	sub	sp, #20
 8008132:	af00      	add	r7, sp, #0
 8008134:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	68fa      	ldr	r2, [r7, #12]
 8008144:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008148:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800814c:	f023 0307 	bic.w	r3, r3, #7
 8008150:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008158:	685b      	ldr	r3, [r3, #4]
 800815a:	68fa      	ldr	r2, [r7, #12]
 800815c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008160:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008164:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008166:	2300      	movs	r3, #0
}
 8008168:	4618      	mov	r0, r3
 800816a:	3714      	adds	r7, #20
 800816c:	46bd      	mov	sp, r7
 800816e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008172:	4770      	bx	lr

08008174 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8008174:	b480      	push	{r7}
 8008176:	b087      	sub	sp, #28
 8008178:	af00      	add	r7, sp, #0
 800817a:	60f8      	str	r0, [r7, #12]
 800817c:	460b      	mov	r3, r1
 800817e:	607a      	str	r2, [r7, #4]
 8008180:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	333c      	adds	r3, #60	@ 0x3c
 800818a:	3304      	adds	r3, #4
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008190:	693b      	ldr	r3, [r7, #16]
 8008192:	4a26      	ldr	r2, [pc, #152]	@ (800822c <USB_EP0_OutStart+0xb8>)
 8008194:	4293      	cmp	r3, r2
 8008196:	d90a      	bls.n	80081ae <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008198:	697b      	ldr	r3, [r7, #20]
 800819a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80081a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80081a8:	d101      	bne.n	80081ae <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80081aa:	2300      	movs	r3, #0
 80081ac:	e037      	b.n	800821e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80081ae:	697b      	ldr	r3, [r7, #20]
 80081b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081b4:	461a      	mov	r2, r3
 80081b6:	2300      	movs	r3, #0
 80081b8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80081ba:	697b      	ldr	r3, [r7, #20]
 80081bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081c0:	691b      	ldr	r3, [r3, #16]
 80081c2:	697a      	ldr	r2, [r7, #20]
 80081c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80081c8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80081cc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80081ce:	697b      	ldr	r3, [r7, #20]
 80081d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081d4:	691b      	ldr	r3, [r3, #16]
 80081d6:	697a      	ldr	r2, [r7, #20]
 80081d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80081dc:	f043 0318 	orr.w	r3, r3, #24
 80081e0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80081e2:	697b      	ldr	r3, [r7, #20]
 80081e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081e8:	691b      	ldr	r3, [r3, #16]
 80081ea:	697a      	ldr	r2, [r7, #20]
 80081ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80081f0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80081f4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80081f6:	7afb      	ldrb	r3, [r7, #11]
 80081f8:	2b01      	cmp	r3, #1
 80081fa:	d10f      	bne.n	800821c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80081fc:	697b      	ldr	r3, [r7, #20]
 80081fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008202:	461a      	mov	r2, r3
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008208:	697b      	ldr	r3, [r7, #20]
 800820a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	697a      	ldr	r2, [r7, #20]
 8008212:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008216:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800821a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800821c:	2300      	movs	r3, #0
}
 800821e:	4618      	mov	r0, r3
 8008220:	371c      	adds	r7, #28
 8008222:	46bd      	mov	sp, r7
 8008224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008228:	4770      	bx	lr
 800822a:	bf00      	nop
 800822c:	4f54300a 	.word	0x4f54300a

08008230 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008230:	b480      	push	{r7}
 8008232:	b085      	sub	sp, #20
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008238:	2300      	movs	r3, #0
 800823a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	3301      	adds	r3, #1
 8008240:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008248:	d901      	bls.n	800824e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800824a:	2303      	movs	r3, #3
 800824c:	e022      	b.n	8008294 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	691b      	ldr	r3, [r3, #16]
 8008252:	2b00      	cmp	r3, #0
 8008254:	daf2      	bge.n	800823c <USB_CoreReset+0xc>

  count = 10U;
 8008256:	230a      	movs	r3, #10
 8008258:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800825a:	e002      	b.n	8008262 <USB_CoreReset+0x32>
  {
    count--;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	3b01      	subs	r3, #1
 8008260:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d1f9      	bne.n	800825c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	691b      	ldr	r3, [r3, #16]
 800826c:	f043 0201 	orr.w	r2, r3, #1
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	3301      	adds	r3, #1
 8008278:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008280:	d901      	bls.n	8008286 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8008282:	2303      	movs	r3, #3
 8008284:	e006      	b.n	8008294 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	691b      	ldr	r3, [r3, #16]
 800828a:	f003 0301 	and.w	r3, r3, #1
 800828e:	2b01      	cmp	r3, #1
 8008290:	d0f0      	beq.n	8008274 <USB_CoreReset+0x44>

  return HAL_OK;
 8008292:	2300      	movs	r3, #0
}
 8008294:	4618      	mov	r0, r3
 8008296:	3714      	adds	r7, #20
 8008298:	46bd      	mov	sp, r7
 800829a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829e:	4770      	bx	lr

080082a0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b084      	sub	sp, #16
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
 80082a8:	460b      	mov	r3, r1
 80082aa:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80082ac:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80082b0:	f002 fcba 	bl	800ac28 <USBD_static_malloc>
 80082b4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d109      	bne.n	80082d0 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	32b0      	adds	r2, #176	@ 0xb0
 80082c6:	2100      	movs	r1, #0
 80082c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80082cc:	2302      	movs	r3, #2
 80082ce:	e0d4      	b.n	800847a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80082d0:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80082d4:	2100      	movs	r1, #0
 80082d6:	68f8      	ldr	r0, [r7, #12]
 80082d8:	f002 fd1e 	bl	800ad18 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	32b0      	adds	r2, #176	@ 0xb0
 80082e6:	68f9      	ldr	r1, [r7, #12]
 80082e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	32b0      	adds	r2, #176	@ 0xb0
 80082f6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	7c1b      	ldrb	r3, [r3, #16]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d138      	bne.n	800837a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008308:	4b5e      	ldr	r3, [pc, #376]	@ (8008484 <USBD_CDC_Init+0x1e4>)
 800830a:	7819      	ldrb	r1, [r3, #0]
 800830c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008310:	2202      	movs	r2, #2
 8008312:	6878      	ldr	r0, [r7, #4]
 8008314:	f002 fb65 	bl	800a9e2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008318:	4b5a      	ldr	r3, [pc, #360]	@ (8008484 <USBD_CDC_Init+0x1e4>)
 800831a:	781b      	ldrb	r3, [r3, #0]
 800831c:	f003 020f 	and.w	r2, r3, #15
 8008320:	6879      	ldr	r1, [r7, #4]
 8008322:	4613      	mov	r3, r2
 8008324:	009b      	lsls	r3, r3, #2
 8008326:	4413      	add	r3, r2
 8008328:	009b      	lsls	r3, r3, #2
 800832a:	440b      	add	r3, r1
 800832c:	3323      	adds	r3, #35	@ 0x23
 800832e:	2201      	movs	r2, #1
 8008330:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008332:	4b55      	ldr	r3, [pc, #340]	@ (8008488 <USBD_CDC_Init+0x1e8>)
 8008334:	7819      	ldrb	r1, [r3, #0]
 8008336:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800833a:	2202      	movs	r2, #2
 800833c:	6878      	ldr	r0, [r7, #4]
 800833e:	f002 fb50 	bl	800a9e2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008342:	4b51      	ldr	r3, [pc, #324]	@ (8008488 <USBD_CDC_Init+0x1e8>)
 8008344:	781b      	ldrb	r3, [r3, #0]
 8008346:	f003 020f 	and.w	r2, r3, #15
 800834a:	6879      	ldr	r1, [r7, #4]
 800834c:	4613      	mov	r3, r2
 800834e:	009b      	lsls	r3, r3, #2
 8008350:	4413      	add	r3, r2
 8008352:	009b      	lsls	r3, r3, #2
 8008354:	440b      	add	r3, r1
 8008356:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800835a:	2201      	movs	r2, #1
 800835c:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800835e:	4b4b      	ldr	r3, [pc, #300]	@ (800848c <USBD_CDC_Init+0x1ec>)
 8008360:	781b      	ldrb	r3, [r3, #0]
 8008362:	f003 020f 	and.w	r2, r3, #15
 8008366:	6879      	ldr	r1, [r7, #4]
 8008368:	4613      	mov	r3, r2
 800836a:	009b      	lsls	r3, r3, #2
 800836c:	4413      	add	r3, r2
 800836e:	009b      	lsls	r3, r3, #2
 8008370:	440b      	add	r3, r1
 8008372:	331c      	adds	r3, #28
 8008374:	2210      	movs	r2, #16
 8008376:	601a      	str	r2, [r3, #0]
 8008378:	e035      	b.n	80083e6 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800837a:	4b42      	ldr	r3, [pc, #264]	@ (8008484 <USBD_CDC_Init+0x1e4>)
 800837c:	7819      	ldrb	r1, [r3, #0]
 800837e:	2340      	movs	r3, #64	@ 0x40
 8008380:	2202      	movs	r2, #2
 8008382:	6878      	ldr	r0, [r7, #4]
 8008384:	f002 fb2d 	bl	800a9e2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008388:	4b3e      	ldr	r3, [pc, #248]	@ (8008484 <USBD_CDC_Init+0x1e4>)
 800838a:	781b      	ldrb	r3, [r3, #0]
 800838c:	f003 020f 	and.w	r2, r3, #15
 8008390:	6879      	ldr	r1, [r7, #4]
 8008392:	4613      	mov	r3, r2
 8008394:	009b      	lsls	r3, r3, #2
 8008396:	4413      	add	r3, r2
 8008398:	009b      	lsls	r3, r3, #2
 800839a:	440b      	add	r3, r1
 800839c:	3323      	adds	r3, #35	@ 0x23
 800839e:	2201      	movs	r2, #1
 80083a0:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80083a2:	4b39      	ldr	r3, [pc, #228]	@ (8008488 <USBD_CDC_Init+0x1e8>)
 80083a4:	7819      	ldrb	r1, [r3, #0]
 80083a6:	2340      	movs	r3, #64	@ 0x40
 80083a8:	2202      	movs	r2, #2
 80083aa:	6878      	ldr	r0, [r7, #4]
 80083ac:	f002 fb19 	bl	800a9e2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80083b0:	4b35      	ldr	r3, [pc, #212]	@ (8008488 <USBD_CDC_Init+0x1e8>)
 80083b2:	781b      	ldrb	r3, [r3, #0]
 80083b4:	f003 020f 	and.w	r2, r3, #15
 80083b8:	6879      	ldr	r1, [r7, #4]
 80083ba:	4613      	mov	r3, r2
 80083bc:	009b      	lsls	r3, r3, #2
 80083be:	4413      	add	r3, r2
 80083c0:	009b      	lsls	r3, r3, #2
 80083c2:	440b      	add	r3, r1
 80083c4:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80083c8:	2201      	movs	r2, #1
 80083ca:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80083cc:	4b2f      	ldr	r3, [pc, #188]	@ (800848c <USBD_CDC_Init+0x1ec>)
 80083ce:	781b      	ldrb	r3, [r3, #0]
 80083d0:	f003 020f 	and.w	r2, r3, #15
 80083d4:	6879      	ldr	r1, [r7, #4]
 80083d6:	4613      	mov	r3, r2
 80083d8:	009b      	lsls	r3, r3, #2
 80083da:	4413      	add	r3, r2
 80083dc:	009b      	lsls	r3, r3, #2
 80083de:	440b      	add	r3, r1
 80083e0:	331c      	adds	r3, #28
 80083e2:	2210      	movs	r2, #16
 80083e4:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80083e6:	4b29      	ldr	r3, [pc, #164]	@ (800848c <USBD_CDC_Init+0x1ec>)
 80083e8:	7819      	ldrb	r1, [r3, #0]
 80083ea:	2308      	movs	r3, #8
 80083ec:	2203      	movs	r2, #3
 80083ee:	6878      	ldr	r0, [r7, #4]
 80083f0:	f002 faf7 	bl	800a9e2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80083f4:	4b25      	ldr	r3, [pc, #148]	@ (800848c <USBD_CDC_Init+0x1ec>)
 80083f6:	781b      	ldrb	r3, [r3, #0]
 80083f8:	f003 020f 	and.w	r2, r3, #15
 80083fc:	6879      	ldr	r1, [r7, #4]
 80083fe:	4613      	mov	r3, r2
 8008400:	009b      	lsls	r3, r3, #2
 8008402:	4413      	add	r3, r2
 8008404:	009b      	lsls	r3, r3, #2
 8008406:	440b      	add	r3, r1
 8008408:	3323      	adds	r3, #35	@ 0x23
 800840a:	2201      	movs	r2, #1
 800840c:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	2200      	movs	r2, #0
 8008412:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800841c:	687a      	ldr	r2, [r7, #4]
 800841e:	33b0      	adds	r3, #176	@ 0xb0
 8008420:	009b      	lsls	r3, r3, #2
 8008422:	4413      	add	r3, r2
 8008424:	685b      	ldr	r3, [r3, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	2200      	movs	r2, #0
 800842e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	2200      	movs	r2, #0
 8008436:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8008440:	2b00      	cmp	r3, #0
 8008442:	d101      	bne.n	8008448 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8008444:	2302      	movs	r3, #2
 8008446:	e018      	b.n	800847a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	7c1b      	ldrb	r3, [r3, #16]
 800844c:	2b00      	cmp	r3, #0
 800844e:	d10a      	bne.n	8008466 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008450:	4b0d      	ldr	r3, [pc, #52]	@ (8008488 <USBD_CDC_Init+0x1e8>)
 8008452:	7819      	ldrb	r1, [r3, #0]
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800845a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800845e:	6878      	ldr	r0, [r7, #4]
 8008460:	f002 fbae 	bl	800abc0 <USBD_LL_PrepareReceive>
 8008464:	e008      	b.n	8008478 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008466:	4b08      	ldr	r3, [pc, #32]	@ (8008488 <USBD_CDC_Init+0x1e8>)
 8008468:	7819      	ldrb	r1, [r3, #0]
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008470:	2340      	movs	r3, #64	@ 0x40
 8008472:	6878      	ldr	r0, [r7, #4]
 8008474:	f002 fba4 	bl	800abc0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008478:	2300      	movs	r3, #0
}
 800847a:	4618      	mov	r0, r3
 800847c:	3710      	adds	r7, #16
 800847e:	46bd      	mov	sp, r7
 8008480:	bd80      	pop	{r7, pc}
 8008482:	bf00      	nop
 8008484:	20000093 	.word	0x20000093
 8008488:	20000094 	.word	0x20000094
 800848c:	20000095 	.word	0x20000095

08008490 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008490:	b580      	push	{r7, lr}
 8008492:	b082      	sub	sp, #8
 8008494:	af00      	add	r7, sp, #0
 8008496:	6078      	str	r0, [r7, #4]
 8008498:	460b      	mov	r3, r1
 800849a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800849c:	4b3a      	ldr	r3, [pc, #232]	@ (8008588 <USBD_CDC_DeInit+0xf8>)
 800849e:	781b      	ldrb	r3, [r3, #0]
 80084a0:	4619      	mov	r1, r3
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f002 fac3 	bl	800aa2e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80084a8:	4b37      	ldr	r3, [pc, #220]	@ (8008588 <USBD_CDC_DeInit+0xf8>)
 80084aa:	781b      	ldrb	r3, [r3, #0]
 80084ac:	f003 020f 	and.w	r2, r3, #15
 80084b0:	6879      	ldr	r1, [r7, #4]
 80084b2:	4613      	mov	r3, r2
 80084b4:	009b      	lsls	r3, r3, #2
 80084b6:	4413      	add	r3, r2
 80084b8:	009b      	lsls	r3, r3, #2
 80084ba:	440b      	add	r3, r1
 80084bc:	3323      	adds	r3, #35	@ 0x23
 80084be:	2200      	movs	r2, #0
 80084c0:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80084c2:	4b32      	ldr	r3, [pc, #200]	@ (800858c <USBD_CDC_DeInit+0xfc>)
 80084c4:	781b      	ldrb	r3, [r3, #0]
 80084c6:	4619      	mov	r1, r3
 80084c8:	6878      	ldr	r0, [r7, #4]
 80084ca:	f002 fab0 	bl	800aa2e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80084ce:	4b2f      	ldr	r3, [pc, #188]	@ (800858c <USBD_CDC_DeInit+0xfc>)
 80084d0:	781b      	ldrb	r3, [r3, #0]
 80084d2:	f003 020f 	and.w	r2, r3, #15
 80084d6:	6879      	ldr	r1, [r7, #4]
 80084d8:	4613      	mov	r3, r2
 80084da:	009b      	lsls	r3, r3, #2
 80084dc:	4413      	add	r3, r2
 80084de:	009b      	lsls	r3, r3, #2
 80084e0:	440b      	add	r3, r1
 80084e2:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80084e6:	2200      	movs	r2, #0
 80084e8:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80084ea:	4b29      	ldr	r3, [pc, #164]	@ (8008590 <USBD_CDC_DeInit+0x100>)
 80084ec:	781b      	ldrb	r3, [r3, #0]
 80084ee:	4619      	mov	r1, r3
 80084f0:	6878      	ldr	r0, [r7, #4]
 80084f2:	f002 fa9c 	bl	800aa2e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80084f6:	4b26      	ldr	r3, [pc, #152]	@ (8008590 <USBD_CDC_DeInit+0x100>)
 80084f8:	781b      	ldrb	r3, [r3, #0]
 80084fa:	f003 020f 	and.w	r2, r3, #15
 80084fe:	6879      	ldr	r1, [r7, #4]
 8008500:	4613      	mov	r3, r2
 8008502:	009b      	lsls	r3, r3, #2
 8008504:	4413      	add	r3, r2
 8008506:	009b      	lsls	r3, r3, #2
 8008508:	440b      	add	r3, r1
 800850a:	3323      	adds	r3, #35	@ 0x23
 800850c:	2200      	movs	r2, #0
 800850e:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008510:	4b1f      	ldr	r3, [pc, #124]	@ (8008590 <USBD_CDC_DeInit+0x100>)
 8008512:	781b      	ldrb	r3, [r3, #0]
 8008514:	f003 020f 	and.w	r2, r3, #15
 8008518:	6879      	ldr	r1, [r7, #4]
 800851a:	4613      	mov	r3, r2
 800851c:	009b      	lsls	r3, r3, #2
 800851e:	4413      	add	r3, r2
 8008520:	009b      	lsls	r3, r3, #2
 8008522:	440b      	add	r3, r1
 8008524:	331c      	adds	r3, #28
 8008526:	2200      	movs	r2, #0
 8008528:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	32b0      	adds	r2, #176	@ 0xb0
 8008534:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d01f      	beq.n	800857c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008542:	687a      	ldr	r2, [r7, #4]
 8008544:	33b0      	adds	r3, #176	@ 0xb0
 8008546:	009b      	lsls	r3, r3, #2
 8008548:	4413      	add	r3, r2
 800854a:	685b      	ldr	r3, [r3, #4]
 800854c:	685b      	ldr	r3, [r3, #4]
 800854e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	32b0      	adds	r2, #176	@ 0xb0
 800855a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800855e:	4618      	mov	r0, r3
 8008560:	f002 fb70 	bl	800ac44 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	32b0      	adds	r2, #176	@ 0xb0
 800856e:	2100      	movs	r1, #0
 8008570:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2200      	movs	r2, #0
 8008578:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800857c:	2300      	movs	r3, #0
}
 800857e:	4618      	mov	r0, r3
 8008580:	3708      	adds	r7, #8
 8008582:	46bd      	mov	sp, r7
 8008584:	bd80      	pop	{r7, pc}
 8008586:	bf00      	nop
 8008588:	20000093 	.word	0x20000093
 800858c:	20000094 	.word	0x20000094
 8008590:	20000095 	.word	0x20000095

08008594 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008594:	b580      	push	{r7, lr}
 8008596:	b086      	sub	sp, #24
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
 800859c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	32b0      	adds	r2, #176	@ 0xb0
 80085a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085ac:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80085ae:	2300      	movs	r3, #0
 80085b0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80085b2:	2300      	movs	r3, #0
 80085b4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80085b6:	2300      	movs	r3, #0
 80085b8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d101      	bne.n	80085c4 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80085c0:	2303      	movs	r3, #3
 80085c2:	e0bf      	b.n	8008744 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	781b      	ldrb	r3, [r3, #0]
 80085c8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d050      	beq.n	8008672 <USBD_CDC_Setup+0xde>
 80085d0:	2b20      	cmp	r3, #32
 80085d2:	f040 80af 	bne.w	8008734 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	88db      	ldrh	r3, [r3, #6]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d03a      	beq.n	8008654 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80085de:	683b      	ldr	r3, [r7, #0]
 80085e0:	781b      	ldrb	r3, [r3, #0]
 80085e2:	b25b      	sxtb	r3, r3
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	da1b      	bge.n	8008620 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80085ee:	687a      	ldr	r2, [r7, #4]
 80085f0:	33b0      	adds	r3, #176	@ 0xb0
 80085f2:	009b      	lsls	r3, r3, #2
 80085f4:	4413      	add	r3, r2
 80085f6:	685b      	ldr	r3, [r3, #4]
 80085f8:	689b      	ldr	r3, [r3, #8]
 80085fa:	683a      	ldr	r2, [r7, #0]
 80085fc:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80085fe:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008600:	683a      	ldr	r2, [r7, #0]
 8008602:	88d2      	ldrh	r2, [r2, #6]
 8008604:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	88db      	ldrh	r3, [r3, #6]
 800860a:	2b07      	cmp	r3, #7
 800860c:	bf28      	it	cs
 800860e:	2307      	movcs	r3, #7
 8008610:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008612:	693b      	ldr	r3, [r7, #16]
 8008614:	89fa      	ldrh	r2, [r7, #14]
 8008616:	4619      	mov	r1, r3
 8008618:	6878      	ldr	r0, [r7, #4]
 800861a:	f001 fda7 	bl	800a16c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800861e:	e090      	b.n	8008742 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	785a      	ldrb	r2, [r3, #1]
 8008624:	693b      	ldr	r3, [r7, #16]
 8008626:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800862a:	683b      	ldr	r3, [r7, #0]
 800862c:	88db      	ldrh	r3, [r3, #6]
 800862e:	2b3f      	cmp	r3, #63	@ 0x3f
 8008630:	d803      	bhi.n	800863a <USBD_CDC_Setup+0xa6>
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	88db      	ldrh	r3, [r3, #6]
 8008636:	b2da      	uxtb	r2, r3
 8008638:	e000      	b.n	800863c <USBD_CDC_Setup+0xa8>
 800863a:	2240      	movs	r2, #64	@ 0x40
 800863c:	693b      	ldr	r3, [r7, #16]
 800863e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008642:	6939      	ldr	r1, [r7, #16]
 8008644:	693b      	ldr	r3, [r7, #16]
 8008646:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800864a:	461a      	mov	r2, r3
 800864c:	6878      	ldr	r0, [r7, #4]
 800864e:	f001 fdbc 	bl	800a1ca <USBD_CtlPrepareRx>
      break;
 8008652:	e076      	b.n	8008742 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800865a:	687a      	ldr	r2, [r7, #4]
 800865c:	33b0      	adds	r3, #176	@ 0xb0
 800865e:	009b      	lsls	r3, r3, #2
 8008660:	4413      	add	r3, r2
 8008662:	685b      	ldr	r3, [r3, #4]
 8008664:	689b      	ldr	r3, [r3, #8]
 8008666:	683a      	ldr	r2, [r7, #0]
 8008668:	7850      	ldrb	r0, [r2, #1]
 800866a:	2200      	movs	r2, #0
 800866c:	6839      	ldr	r1, [r7, #0]
 800866e:	4798      	blx	r3
      break;
 8008670:	e067      	b.n	8008742 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008672:	683b      	ldr	r3, [r7, #0]
 8008674:	785b      	ldrb	r3, [r3, #1]
 8008676:	2b0b      	cmp	r3, #11
 8008678:	d851      	bhi.n	800871e <USBD_CDC_Setup+0x18a>
 800867a:	a201      	add	r2, pc, #4	@ (adr r2, 8008680 <USBD_CDC_Setup+0xec>)
 800867c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008680:	080086b1 	.word	0x080086b1
 8008684:	0800872d 	.word	0x0800872d
 8008688:	0800871f 	.word	0x0800871f
 800868c:	0800871f 	.word	0x0800871f
 8008690:	0800871f 	.word	0x0800871f
 8008694:	0800871f 	.word	0x0800871f
 8008698:	0800871f 	.word	0x0800871f
 800869c:	0800871f 	.word	0x0800871f
 80086a0:	0800871f 	.word	0x0800871f
 80086a4:	0800871f 	.word	0x0800871f
 80086a8:	080086db 	.word	0x080086db
 80086ac:	08008705 	.word	0x08008705
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086b6:	b2db      	uxtb	r3, r3
 80086b8:	2b03      	cmp	r3, #3
 80086ba:	d107      	bne.n	80086cc <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80086bc:	f107 030a 	add.w	r3, r7, #10
 80086c0:	2202      	movs	r2, #2
 80086c2:	4619      	mov	r1, r3
 80086c4:	6878      	ldr	r0, [r7, #4]
 80086c6:	f001 fd51 	bl	800a16c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80086ca:	e032      	b.n	8008732 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80086cc:	6839      	ldr	r1, [r7, #0]
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	f001 fccf 	bl	800a072 <USBD_CtlError>
            ret = USBD_FAIL;
 80086d4:	2303      	movs	r3, #3
 80086d6:	75fb      	strb	r3, [r7, #23]
          break;
 80086d8:	e02b      	b.n	8008732 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086e0:	b2db      	uxtb	r3, r3
 80086e2:	2b03      	cmp	r3, #3
 80086e4:	d107      	bne.n	80086f6 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80086e6:	f107 030d 	add.w	r3, r7, #13
 80086ea:	2201      	movs	r2, #1
 80086ec:	4619      	mov	r1, r3
 80086ee:	6878      	ldr	r0, [r7, #4]
 80086f0:	f001 fd3c 	bl	800a16c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80086f4:	e01d      	b.n	8008732 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80086f6:	6839      	ldr	r1, [r7, #0]
 80086f8:	6878      	ldr	r0, [r7, #4]
 80086fa:	f001 fcba 	bl	800a072 <USBD_CtlError>
            ret = USBD_FAIL;
 80086fe:	2303      	movs	r3, #3
 8008700:	75fb      	strb	r3, [r7, #23]
          break;
 8008702:	e016      	b.n	8008732 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800870a:	b2db      	uxtb	r3, r3
 800870c:	2b03      	cmp	r3, #3
 800870e:	d00f      	beq.n	8008730 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008710:	6839      	ldr	r1, [r7, #0]
 8008712:	6878      	ldr	r0, [r7, #4]
 8008714:	f001 fcad 	bl	800a072 <USBD_CtlError>
            ret = USBD_FAIL;
 8008718:	2303      	movs	r3, #3
 800871a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800871c:	e008      	b.n	8008730 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800871e:	6839      	ldr	r1, [r7, #0]
 8008720:	6878      	ldr	r0, [r7, #4]
 8008722:	f001 fca6 	bl	800a072 <USBD_CtlError>
          ret = USBD_FAIL;
 8008726:	2303      	movs	r3, #3
 8008728:	75fb      	strb	r3, [r7, #23]
          break;
 800872a:	e002      	b.n	8008732 <USBD_CDC_Setup+0x19e>
          break;
 800872c:	bf00      	nop
 800872e:	e008      	b.n	8008742 <USBD_CDC_Setup+0x1ae>
          break;
 8008730:	bf00      	nop
      }
      break;
 8008732:	e006      	b.n	8008742 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008734:	6839      	ldr	r1, [r7, #0]
 8008736:	6878      	ldr	r0, [r7, #4]
 8008738:	f001 fc9b 	bl	800a072 <USBD_CtlError>
      ret = USBD_FAIL;
 800873c:	2303      	movs	r3, #3
 800873e:	75fb      	strb	r3, [r7, #23]
      break;
 8008740:	bf00      	nop
  }

  return (uint8_t)ret;
 8008742:	7dfb      	ldrb	r3, [r7, #23]
}
 8008744:	4618      	mov	r0, r3
 8008746:	3718      	adds	r7, #24
 8008748:	46bd      	mov	sp, r7
 800874a:	bd80      	pop	{r7, pc}

0800874c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b084      	sub	sp, #16
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
 8008754:	460b      	mov	r3, r1
 8008756:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800875e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	32b0      	adds	r2, #176	@ 0xb0
 800876a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d101      	bne.n	8008776 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8008772:	2303      	movs	r3, #3
 8008774:	e065      	b.n	8008842 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	32b0      	adds	r2, #176	@ 0xb0
 8008780:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008784:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008786:	78fb      	ldrb	r3, [r7, #3]
 8008788:	f003 020f 	and.w	r2, r3, #15
 800878c:	6879      	ldr	r1, [r7, #4]
 800878e:	4613      	mov	r3, r2
 8008790:	009b      	lsls	r3, r3, #2
 8008792:	4413      	add	r3, r2
 8008794:	009b      	lsls	r3, r3, #2
 8008796:	440b      	add	r3, r1
 8008798:	3314      	adds	r3, #20
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d02f      	beq.n	8008800 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80087a0:	78fb      	ldrb	r3, [r7, #3]
 80087a2:	f003 020f 	and.w	r2, r3, #15
 80087a6:	6879      	ldr	r1, [r7, #4]
 80087a8:	4613      	mov	r3, r2
 80087aa:	009b      	lsls	r3, r3, #2
 80087ac:	4413      	add	r3, r2
 80087ae:	009b      	lsls	r3, r3, #2
 80087b0:	440b      	add	r3, r1
 80087b2:	3314      	adds	r3, #20
 80087b4:	681a      	ldr	r2, [r3, #0]
 80087b6:	78fb      	ldrb	r3, [r7, #3]
 80087b8:	f003 010f 	and.w	r1, r3, #15
 80087bc:	68f8      	ldr	r0, [r7, #12]
 80087be:	460b      	mov	r3, r1
 80087c0:	00db      	lsls	r3, r3, #3
 80087c2:	440b      	add	r3, r1
 80087c4:	009b      	lsls	r3, r3, #2
 80087c6:	4403      	add	r3, r0
 80087c8:	331c      	adds	r3, #28
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	fbb2 f1f3 	udiv	r1, r2, r3
 80087d0:	fb01 f303 	mul.w	r3, r1, r3
 80087d4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d112      	bne.n	8008800 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80087da:	78fb      	ldrb	r3, [r7, #3]
 80087dc:	f003 020f 	and.w	r2, r3, #15
 80087e0:	6879      	ldr	r1, [r7, #4]
 80087e2:	4613      	mov	r3, r2
 80087e4:	009b      	lsls	r3, r3, #2
 80087e6:	4413      	add	r3, r2
 80087e8:	009b      	lsls	r3, r3, #2
 80087ea:	440b      	add	r3, r1
 80087ec:	3314      	adds	r3, #20
 80087ee:	2200      	movs	r2, #0
 80087f0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80087f2:	78f9      	ldrb	r1, [r7, #3]
 80087f4:	2300      	movs	r3, #0
 80087f6:	2200      	movs	r2, #0
 80087f8:	6878      	ldr	r0, [r7, #4]
 80087fa:	f002 f9c0 	bl	800ab7e <USBD_LL_Transmit>
 80087fe:	e01f      	b.n	8008840 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008800:	68bb      	ldr	r3, [r7, #8]
 8008802:	2200      	movs	r2, #0
 8008804:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800880e:	687a      	ldr	r2, [r7, #4]
 8008810:	33b0      	adds	r3, #176	@ 0xb0
 8008812:	009b      	lsls	r3, r3, #2
 8008814:	4413      	add	r3, r2
 8008816:	685b      	ldr	r3, [r3, #4]
 8008818:	691b      	ldr	r3, [r3, #16]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d010      	beq.n	8008840 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008824:	687a      	ldr	r2, [r7, #4]
 8008826:	33b0      	adds	r3, #176	@ 0xb0
 8008828:	009b      	lsls	r3, r3, #2
 800882a:	4413      	add	r3, r2
 800882c:	685b      	ldr	r3, [r3, #4]
 800882e:	691b      	ldr	r3, [r3, #16]
 8008830:	68ba      	ldr	r2, [r7, #8]
 8008832:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8008836:	68ba      	ldr	r2, [r7, #8]
 8008838:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800883c:	78fa      	ldrb	r2, [r7, #3]
 800883e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008840:	2300      	movs	r3, #0
}
 8008842:	4618      	mov	r0, r3
 8008844:	3710      	adds	r7, #16
 8008846:	46bd      	mov	sp, r7
 8008848:	bd80      	pop	{r7, pc}

0800884a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800884a:	b580      	push	{r7, lr}
 800884c:	b084      	sub	sp, #16
 800884e:	af00      	add	r7, sp, #0
 8008850:	6078      	str	r0, [r7, #4]
 8008852:	460b      	mov	r3, r1
 8008854:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	32b0      	adds	r2, #176	@ 0xb0
 8008860:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008864:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	32b0      	adds	r2, #176	@ 0xb0
 8008870:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d101      	bne.n	800887c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008878:	2303      	movs	r3, #3
 800887a:	e01a      	b.n	80088b2 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800887c:	78fb      	ldrb	r3, [r7, #3]
 800887e:	4619      	mov	r1, r3
 8008880:	6878      	ldr	r0, [r7, #4]
 8008882:	f002 f9be 	bl	800ac02 <USBD_LL_GetRxDataSize>
 8008886:	4602      	mov	r2, r0
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008894:	687a      	ldr	r2, [r7, #4]
 8008896:	33b0      	adds	r3, #176	@ 0xb0
 8008898:	009b      	lsls	r3, r3, #2
 800889a:	4413      	add	r3, r2
 800889c:	685b      	ldr	r3, [r3, #4]
 800889e:	68db      	ldr	r3, [r3, #12]
 80088a0:	68fa      	ldr	r2, [r7, #12]
 80088a2:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80088a6:	68fa      	ldr	r2, [r7, #12]
 80088a8:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80088ac:	4611      	mov	r1, r2
 80088ae:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80088b0:	2300      	movs	r3, #0
}
 80088b2:	4618      	mov	r0, r3
 80088b4:	3710      	adds	r7, #16
 80088b6:	46bd      	mov	sp, r7
 80088b8:	bd80      	pop	{r7, pc}

080088ba <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80088ba:	b580      	push	{r7, lr}
 80088bc:	b084      	sub	sp, #16
 80088be:	af00      	add	r7, sp, #0
 80088c0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	32b0      	adds	r2, #176	@ 0xb0
 80088cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088d0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d101      	bne.n	80088dc <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80088d8:	2303      	movs	r3, #3
 80088da:	e024      	b.n	8008926 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80088e2:	687a      	ldr	r2, [r7, #4]
 80088e4:	33b0      	adds	r3, #176	@ 0xb0
 80088e6:	009b      	lsls	r3, r3, #2
 80088e8:	4413      	add	r3, r2
 80088ea:	685b      	ldr	r3, [r3, #4]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d019      	beq.n	8008924 <USBD_CDC_EP0_RxReady+0x6a>
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80088f6:	2bff      	cmp	r3, #255	@ 0xff
 80088f8:	d014      	beq.n	8008924 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008900:	687a      	ldr	r2, [r7, #4]
 8008902:	33b0      	adds	r3, #176	@ 0xb0
 8008904:	009b      	lsls	r3, r3, #2
 8008906:	4413      	add	r3, r2
 8008908:	685b      	ldr	r3, [r3, #4]
 800890a:	689b      	ldr	r3, [r3, #8]
 800890c:	68fa      	ldr	r2, [r7, #12]
 800890e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8008912:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008914:	68fa      	ldr	r2, [r7, #12]
 8008916:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800891a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	22ff      	movs	r2, #255	@ 0xff
 8008920:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8008924:	2300      	movs	r3, #0
}
 8008926:	4618      	mov	r0, r3
 8008928:	3710      	adds	r7, #16
 800892a:	46bd      	mov	sp, r7
 800892c:	bd80      	pop	{r7, pc}
	...

08008930 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008930:	b580      	push	{r7, lr}
 8008932:	b086      	sub	sp, #24
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008938:	2182      	movs	r1, #130	@ 0x82
 800893a:	4818      	ldr	r0, [pc, #96]	@ (800899c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800893c:	f000 fd62 	bl	8009404 <USBD_GetEpDesc>
 8008940:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008942:	2101      	movs	r1, #1
 8008944:	4815      	ldr	r0, [pc, #84]	@ (800899c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008946:	f000 fd5d 	bl	8009404 <USBD_GetEpDesc>
 800894a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800894c:	2181      	movs	r1, #129	@ 0x81
 800894e:	4813      	ldr	r0, [pc, #76]	@ (800899c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008950:	f000 fd58 	bl	8009404 <USBD_GetEpDesc>
 8008954:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008956:	697b      	ldr	r3, [r7, #20]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d002      	beq.n	8008962 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800895c:	697b      	ldr	r3, [r7, #20]
 800895e:	2210      	movs	r2, #16
 8008960:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008962:	693b      	ldr	r3, [r7, #16]
 8008964:	2b00      	cmp	r3, #0
 8008966:	d006      	beq.n	8008976 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008968:	693b      	ldr	r3, [r7, #16]
 800896a:	2200      	movs	r2, #0
 800896c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008970:	711a      	strb	r2, [r3, #4]
 8008972:	2200      	movs	r2, #0
 8008974:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d006      	beq.n	800898a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	2200      	movs	r2, #0
 8008980:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008984:	711a      	strb	r2, [r3, #4]
 8008986:	2200      	movs	r2, #0
 8008988:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2243      	movs	r2, #67	@ 0x43
 800898e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008990:	4b02      	ldr	r3, [pc, #8]	@ (800899c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8008992:	4618      	mov	r0, r3
 8008994:	3718      	adds	r7, #24
 8008996:	46bd      	mov	sp, r7
 8008998:	bd80      	pop	{r7, pc}
 800899a:	bf00      	nop
 800899c:	20000050 	.word	0x20000050

080089a0 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b086      	sub	sp, #24
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80089a8:	2182      	movs	r1, #130	@ 0x82
 80089aa:	4818      	ldr	r0, [pc, #96]	@ (8008a0c <USBD_CDC_GetHSCfgDesc+0x6c>)
 80089ac:	f000 fd2a 	bl	8009404 <USBD_GetEpDesc>
 80089b0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80089b2:	2101      	movs	r1, #1
 80089b4:	4815      	ldr	r0, [pc, #84]	@ (8008a0c <USBD_CDC_GetHSCfgDesc+0x6c>)
 80089b6:	f000 fd25 	bl	8009404 <USBD_GetEpDesc>
 80089ba:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80089bc:	2181      	movs	r1, #129	@ 0x81
 80089be:	4813      	ldr	r0, [pc, #76]	@ (8008a0c <USBD_CDC_GetHSCfgDesc+0x6c>)
 80089c0:	f000 fd20 	bl	8009404 <USBD_GetEpDesc>
 80089c4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80089c6:	697b      	ldr	r3, [r7, #20]
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d002      	beq.n	80089d2 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80089cc:	697b      	ldr	r3, [r7, #20]
 80089ce:	2210      	movs	r2, #16
 80089d0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80089d2:	693b      	ldr	r3, [r7, #16]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d006      	beq.n	80089e6 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80089d8:	693b      	ldr	r3, [r7, #16]
 80089da:	2200      	movs	r2, #0
 80089dc:	711a      	strb	r2, [r3, #4]
 80089de:	2200      	movs	r2, #0
 80089e0:	f042 0202 	orr.w	r2, r2, #2
 80089e4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d006      	beq.n	80089fa <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	2200      	movs	r2, #0
 80089f0:	711a      	strb	r2, [r3, #4]
 80089f2:	2200      	movs	r2, #0
 80089f4:	f042 0202 	orr.w	r2, r2, #2
 80089f8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	2243      	movs	r2, #67	@ 0x43
 80089fe:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008a00:	4b02      	ldr	r3, [pc, #8]	@ (8008a0c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8008a02:	4618      	mov	r0, r3
 8008a04:	3718      	adds	r7, #24
 8008a06:	46bd      	mov	sp, r7
 8008a08:	bd80      	pop	{r7, pc}
 8008a0a:	bf00      	nop
 8008a0c:	20000050 	.word	0x20000050

08008a10 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b086      	sub	sp, #24
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008a18:	2182      	movs	r1, #130	@ 0x82
 8008a1a:	4818      	ldr	r0, [pc, #96]	@ (8008a7c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008a1c:	f000 fcf2 	bl	8009404 <USBD_GetEpDesc>
 8008a20:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008a22:	2101      	movs	r1, #1
 8008a24:	4815      	ldr	r0, [pc, #84]	@ (8008a7c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008a26:	f000 fced 	bl	8009404 <USBD_GetEpDesc>
 8008a2a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008a2c:	2181      	movs	r1, #129	@ 0x81
 8008a2e:	4813      	ldr	r0, [pc, #76]	@ (8008a7c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008a30:	f000 fce8 	bl	8009404 <USBD_GetEpDesc>
 8008a34:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008a36:	697b      	ldr	r3, [r7, #20]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d002      	beq.n	8008a42 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008a3c:	697b      	ldr	r3, [r7, #20]
 8008a3e:	2210      	movs	r2, #16
 8008a40:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008a42:	693b      	ldr	r3, [r7, #16]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d006      	beq.n	8008a56 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008a48:	693b      	ldr	r3, [r7, #16]
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008a50:	711a      	strb	r2, [r3, #4]
 8008a52:	2200      	movs	r2, #0
 8008a54:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d006      	beq.n	8008a6a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	2200      	movs	r2, #0
 8008a60:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008a64:	711a      	strb	r2, [r3, #4]
 8008a66:	2200      	movs	r2, #0
 8008a68:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	2243      	movs	r2, #67	@ 0x43
 8008a6e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008a70:	4b02      	ldr	r3, [pc, #8]	@ (8008a7c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8008a72:	4618      	mov	r0, r3
 8008a74:	3718      	adds	r7, #24
 8008a76:	46bd      	mov	sp, r7
 8008a78:	bd80      	pop	{r7, pc}
 8008a7a:	bf00      	nop
 8008a7c:	20000050 	.word	0x20000050

08008a80 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008a80:	b480      	push	{r7}
 8008a82:	b083      	sub	sp, #12
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	220a      	movs	r2, #10
 8008a8c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008a8e:	4b03      	ldr	r3, [pc, #12]	@ (8008a9c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008a90:	4618      	mov	r0, r3
 8008a92:	370c      	adds	r7, #12
 8008a94:	46bd      	mov	sp, r7
 8008a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9a:	4770      	bx	lr
 8008a9c:	2000000c 	.word	0x2000000c

08008aa0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008aa0:	b480      	push	{r7}
 8008aa2:	b083      	sub	sp, #12
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]
 8008aa8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d101      	bne.n	8008ab4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008ab0:	2303      	movs	r3, #3
 8008ab2:	e009      	b.n	8008ac8 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008aba:	687a      	ldr	r2, [r7, #4]
 8008abc:	33b0      	adds	r3, #176	@ 0xb0
 8008abe:	009b      	lsls	r3, r3, #2
 8008ac0:	4413      	add	r3, r2
 8008ac2:	683a      	ldr	r2, [r7, #0]
 8008ac4:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008ac6:	2300      	movs	r3, #0
}
 8008ac8:	4618      	mov	r0, r3
 8008aca:	370c      	adds	r7, #12
 8008acc:	46bd      	mov	sp, r7
 8008ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad2:	4770      	bx	lr

08008ad4 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008ad4:	b480      	push	{r7}
 8008ad6:	b087      	sub	sp, #28
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	60f8      	str	r0, [r7, #12]
 8008adc:	60b9      	str	r1, [r7, #8]
 8008ade:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	32b0      	adds	r2, #176	@ 0xb0
 8008aea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008aee:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008af0:	697b      	ldr	r3, [r7, #20]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d101      	bne.n	8008afa <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008af6:	2303      	movs	r3, #3
 8008af8:	e008      	b.n	8008b0c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008afa:	697b      	ldr	r3, [r7, #20]
 8008afc:	68ba      	ldr	r2, [r7, #8]
 8008afe:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008b02:	697b      	ldr	r3, [r7, #20]
 8008b04:	687a      	ldr	r2, [r7, #4]
 8008b06:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008b0a:	2300      	movs	r3, #0
}
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	371c      	adds	r7, #28
 8008b10:	46bd      	mov	sp, r7
 8008b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b16:	4770      	bx	lr

08008b18 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008b18:	b480      	push	{r7}
 8008b1a:	b085      	sub	sp, #20
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	6078      	str	r0, [r7, #4]
 8008b20:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	32b0      	adds	r2, #176	@ 0xb0
 8008b2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b30:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d101      	bne.n	8008b3c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008b38:	2303      	movs	r3, #3
 8008b3a:	e004      	b.n	8008b46 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	683a      	ldr	r2, [r7, #0]
 8008b40:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008b44:	2300      	movs	r3, #0
}
 8008b46:	4618      	mov	r0, r3
 8008b48:	3714      	adds	r7, #20
 8008b4a:	46bd      	mov	sp, r7
 8008b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b50:	4770      	bx	lr
	...

08008b54 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008b54:	b580      	push	{r7, lr}
 8008b56:	b084      	sub	sp, #16
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	32b0      	adds	r2, #176	@ 0xb0
 8008b66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b6a:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8008b6c:	2301      	movs	r3, #1
 8008b6e:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008b70:	68bb      	ldr	r3, [r7, #8]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d101      	bne.n	8008b7a <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008b76:	2303      	movs	r3, #3
 8008b78:	e025      	b.n	8008bc6 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8008b7a:	68bb      	ldr	r3, [r7, #8]
 8008b7c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d11f      	bne.n	8008bc4 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008b84:	68bb      	ldr	r3, [r7, #8]
 8008b86:	2201      	movs	r2, #1
 8008b88:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008b8c:	4b10      	ldr	r3, [pc, #64]	@ (8008bd0 <USBD_CDC_TransmitPacket+0x7c>)
 8008b8e:	781b      	ldrb	r3, [r3, #0]
 8008b90:	f003 020f 	and.w	r2, r3, #15
 8008b94:	68bb      	ldr	r3, [r7, #8]
 8008b96:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8008b9a:	6878      	ldr	r0, [r7, #4]
 8008b9c:	4613      	mov	r3, r2
 8008b9e:	009b      	lsls	r3, r3, #2
 8008ba0:	4413      	add	r3, r2
 8008ba2:	009b      	lsls	r3, r3, #2
 8008ba4:	4403      	add	r3, r0
 8008ba6:	3314      	adds	r3, #20
 8008ba8:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8008baa:	4b09      	ldr	r3, [pc, #36]	@ (8008bd0 <USBD_CDC_TransmitPacket+0x7c>)
 8008bac:	7819      	ldrb	r1, [r3, #0]
 8008bae:	68bb      	ldr	r3, [r7, #8]
 8008bb0:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008bb4:	68bb      	ldr	r3, [r7, #8]
 8008bb6:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8008bba:	6878      	ldr	r0, [r7, #4]
 8008bbc:	f001 ffdf 	bl	800ab7e <USBD_LL_Transmit>

    ret = USBD_OK;
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008bc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	3710      	adds	r7, #16
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	bd80      	pop	{r7, pc}
 8008bce:	bf00      	nop
 8008bd0:	20000093 	.word	0x20000093

08008bd4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b084      	sub	sp, #16
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	32b0      	adds	r2, #176	@ 0xb0
 8008be6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bea:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	32b0      	adds	r2, #176	@ 0xb0
 8008bf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d101      	bne.n	8008c02 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008bfe:	2303      	movs	r3, #3
 8008c00:	e018      	b.n	8008c34 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	7c1b      	ldrb	r3, [r3, #16]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d10a      	bne.n	8008c20 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008c0a:	4b0c      	ldr	r3, [pc, #48]	@ (8008c3c <USBD_CDC_ReceivePacket+0x68>)
 8008c0c:	7819      	ldrb	r1, [r3, #0]
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008c14:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008c18:	6878      	ldr	r0, [r7, #4]
 8008c1a:	f001 ffd1 	bl	800abc0 <USBD_LL_PrepareReceive>
 8008c1e:	e008      	b.n	8008c32 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008c20:	4b06      	ldr	r3, [pc, #24]	@ (8008c3c <USBD_CDC_ReceivePacket+0x68>)
 8008c22:	7819      	ldrb	r1, [r3, #0]
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008c2a:	2340      	movs	r3, #64	@ 0x40
 8008c2c:	6878      	ldr	r0, [r7, #4]
 8008c2e:	f001 ffc7 	bl	800abc0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008c32:	2300      	movs	r3, #0
}
 8008c34:	4618      	mov	r0, r3
 8008c36:	3710      	adds	r7, #16
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bd80      	pop	{r7, pc}
 8008c3c:	20000094 	.word	0x20000094

08008c40 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b086      	sub	sp, #24
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	60f8      	str	r0, [r7, #12]
 8008c48:	60b9      	str	r1, [r7, #8]
 8008c4a:	4613      	mov	r3, r2
 8008c4c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d101      	bne.n	8008c58 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008c54:	2303      	movs	r3, #3
 8008c56:	e01f      	b.n	8008c98 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	2200      	movs	r2, #0
 8008c64:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008c70:	68bb      	ldr	r3, [r7, #8]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d003      	beq.n	8008c7e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	68ba      	ldr	r2, [r7, #8]
 8008c7a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	2201      	movs	r2, #1
 8008c82:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	79fa      	ldrb	r2, [r7, #7]
 8008c8a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008c8c:	68f8      	ldr	r0, [r7, #12]
 8008c8e:	f001 fe41 	bl	800a914 <USBD_LL_Init>
 8008c92:	4603      	mov	r3, r0
 8008c94:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008c96:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c98:	4618      	mov	r0, r3
 8008c9a:	3718      	adds	r7, #24
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	bd80      	pop	{r7, pc}

08008ca0 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008ca0:	b580      	push	{r7, lr}
 8008ca2:	b084      	sub	sp, #16
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
 8008ca8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008caa:	2300      	movs	r3, #0
 8008cac:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008cae:	683b      	ldr	r3, [r7, #0]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d101      	bne.n	8008cb8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008cb4:	2303      	movs	r3, #3
 8008cb6:	e025      	b.n	8008d04 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	683a      	ldr	r2, [r7, #0]
 8008cbc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	32ae      	adds	r2, #174	@ 0xae
 8008cca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d00f      	beq.n	8008cf4 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	32ae      	adds	r2, #174	@ 0xae
 8008cde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ce2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ce4:	f107 020e 	add.w	r2, r7, #14
 8008ce8:	4610      	mov	r0, r2
 8008cea:	4798      	blx	r3
 8008cec:	4602      	mov	r2, r0
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008cfa:	1c5a      	adds	r2, r3, #1
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8008d02:	2300      	movs	r3, #0
}
 8008d04:	4618      	mov	r0, r3
 8008d06:	3710      	adds	r7, #16
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	bd80      	pop	{r7, pc}

08008d0c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	b082      	sub	sp, #8
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008d14:	6878      	ldr	r0, [r7, #4]
 8008d16:	f001 fe49 	bl	800a9ac <USBD_LL_Start>
 8008d1a:	4603      	mov	r3, r0
}
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	3708      	adds	r7, #8
 8008d20:	46bd      	mov	sp, r7
 8008d22:	bd80      	pop	{r7, pc}

08008d24 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008d24:	b480      	push	{r7}
 8008d26:	b083      	sub	sp, #12
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008d2c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008d2e:	4618      	mov	r0, r3
 8008d30:	370c      	adds	r7, #12
 8008d32:	46bd      	mov	sp, r7
 8008d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d38:	4770      	bx	lr

08008d3a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008d3a:	b580      	push	{r7, lr}
 8008d3c:	b084      	sub	sp, #16
 8008d3e:	af00      	add	r7, sp, #0
 8008d40:	6078      	str	r0, [r7, #4]
 8008d42:	460b      	mov	r3, r1
 8008d44:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008d46:	2300      	movs	r3, #0
 8008d48:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d009      	beq.n	8008d68 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	78fa      	ldrb	r2, [r7, #3]
 8008d5e:	4611      	mov	r1, r2
 8008d60:	6878      	ldr	r0, [r7, #4]
 8008d62:	4798      	blx	r3
 8008d64:	4603      	mov	r3, r0
 8008d66:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008d68:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	3710      	adds	r7, #16
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	bd80      	pop	{r7, pc}

08008d72 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008d72:	b580      	push	{r7, lr}
 8008d74:	b084      	sub	sp, #16
 8008d76:	af00      	add	r7, sp, #0
 8008d78:	6078      	str	r0, [r7, #4]
 8008d7a:	460b      	mov	r3, r1
 8008d7c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008d7e:	2300      	movs	r3, #0
 8008d80:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d88:	685b      	ldr	r3, [r3, #4]
 8008d8a:	78fa      	ldrb	r2, [r7, #3]
 8008d8c:	4611      	mov	r1, r2
 8008d8e:	6878      	ldr	r0, [r7, #4]
 8008d90:	4798      	blx	r3
 8008d92:	4603      	mov	r3, r0
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d001      	beq.n	8008d9c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008d98:	2303      	movs	r3, #3
 8008d9a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008d9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d9e:	4618      	mov	r0, r3
 8008da0:	3710      	adds	r7, #16
 8008da2:	46bd      	mov	sp, r7
 8008da4:	bd80      	pop	{r7, pc}

08008da6 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008da6:	b580      	push	{r7, lr}
 8008da8:	b084      	sub	sp, #16
 8008daa:	af00      	add	r7, sp, #0
 8008dac:	6078      	str	r0, [r7, #4]
 8008dae:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008db6:	6839      	ldr	r1, [r7, #0]
 8008db8:	4618      	mov	r0, r3
 8008dba:	f001 f920 	bl	8009ffe <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	2201      	movs	r2, #1
 8008dc2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008dcc:	461a      	mov	r2, r3
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008dda:	f003 031f 	and.w	r3, r3, #31
 8008dde:	2b02      	cmp	r3, #2
 8008de0:	d01a      	beq.n	8008e18 <USBD_LL_SetupStage+0x72>
 8008de2:	2b02      	cmp	r3, #2
 8008de4:	d822      	bhi.n	8008e2c <USBD_LL_SetupStage+0x86>
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d002      	beq.n	8008df0 <USBD_LL_SetupStage+0x4a>
 8008dea:	2b01      	cmp	r3, #1
 8008dec:	d00a      	beq.n	8008e04 <USBD_LL_SetupStage+0x5e>
 8008dee:	e01d      	b.n	8008e2c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008df6:	4619      	mov	r1, r3
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	f000 fb75 	bl	80094e8 <USBD_StdDevReq>
 8008dfe:	4603      	mov	r3, r0
 8008e00:	73fb      	strb	r3, [r7, #15]
      break;
 8008e02:	e020      	b.n	8008e46 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008e0a:	4619      	mov	r1, r3
 8008e0c:	6878      	ldr	r0, [r7, #4]
 8008e0e:	f000 fbdd 	bl	80095cc <USBD_StdItfReq>
 8008e12:	4603      	mov	r3, r0
 8008e14:	73fb      	strb	r3, [r7, #15]
      break;
 8008e16:	e016      	b.n	8008e46 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008e1e:	4619      	mov	r1, r3
 8008e20:	6878      	ldr	r0, [r7, #4]
 8008e22:	f000 fc3f 	bl	80096a4 <USBD_StdEPReq>
 8008e26:	4603      	mov	r3, r0
 8008e28:	73fb      	strb	r3, [r7, #15]
      break;
 8008e2a:	e00c      	b.n	8008e46 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008e32:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008e36:	b2db      	uxtb	r3, r3
 8008e38:	4619      	mov	r1, r3
 8008e3a:	6878      	ldr	r0, [r7, #4]
 8008e3c:	f001 fe16 	bl	800aa6c <USBD_LL_StallEP>
 8008e40:	4603      	mov	r3, r0
 8008e42:	73fb      	strb	r3, [r7, #15]
      break;
 8008e44:	bf00      	nop
  }

  return ret;
 8008e46:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e48:	4618      	mov	r0, r3
 8008e4a:	3710      	adds	r7, #16
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	bd80      	pop	{r7, pc}

08008e50 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b086      	sub	sp, #24
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	60f8      	str	r0, [r7, #12]
 8008e58:	460b      	mov	r3, r1
 8008e5a:	607a      	str	r2, [r7, #4]
 8008e5c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008e5e:	2300      	movs	r3, #0
 8008e60:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8008e62:	7afb      	ldrb	r3, [r7, #11]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d177      	bne.n	8008f58 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008e6e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008e76:	2b03      	cmp	r3, #3
 8008e78:	f040 80a1 	bne.w	8008fbe <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8008e7c:	693b      	ldr	r3, [r7, #16]
 8008e7e:	685b      	ldr	r3, [r3, #4]
 8008e80:	693a      	ldr	r2, [r7, #16]
 8008e82:	8992      	ldrh	r2, [r2, #12]
 8008e84:	4293      	cmp	r3, r2
 8008e86:	d91c      	bls.n	8008ec2 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8008e88:	693b      	ldr	r3, [r7, #16]
 8008e8a:	685b      	ldr	r3, [r3, #4]
 8008e8c:	693a      	ldr	r2, [r7, #16]
 8008e8e:	8992      	ldrh	r2, [r2, #12]
 8008e90:	1a9a      	subs	r2, r3, r2
 8008e92:	693b      	ldr	r3, [r7, #16]
 8008e94:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8008e96:	693b      	ldr	r3, [r7, #16]
 8008e98:	691b      	ldr	r3, [r3, #16]
 8008e9a:	693a      	ldr	r2, [r7, #16]
 8008e9c:	8992      	ldrh	r2, [r2, #12]
 8008e9e:	441a      	add	r2, r3
 8008ea0:	693b      	ldr	r3, [r7, #16]
 8008ea2:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8008ea4:	693b      	ldr	r3, [r7, #16]
 8008ea6:	6919      	ldr	r1, [r3, #16]
 8008ea8:	693b      	ldr	r3, [r7, #16]
 8008eaa:	899b      	ldrh	r3, [r3, #12]
 8008eac:	461a      	mov	r2, r3
 8008eae:	693b      	ldr	r3, [r7, #16]
 8008eb0:	685b      	ldr	r3, [r3, #4]
 8008eb2:	4293      	cmp	r3, r2
 8008eb4:	bf38      	it	cc
 8008eb6:	4613      	movcc	r3, r2
 8008eb8:	461a      	mov	r2, r3
 8008eba:	68f8      	ldr	r0, [r7, #12]
 8008ebc:	f001 f9a6 	bl	800a20c <USBD_CtlContinueRx>
 8008ec0:	e07d      	b.n	8008fbe <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008ec8:	f003 031f 	and.w	r3, r3, #31
 8008ecc:	2b02      	cmp	r3, #2
 8008ece:	d014      	beq.n	8008efa <USBD_LL_DataOutStage+0xaa>
 8008ed0:	2b02      	cmp	r3, #2
 8008ed2:	d81d      	bhi.n	8008f10 <USBD_LL_DataOutStage+0xc0>
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d002      	beq.n	8008ede <USBD_LL_DataOutStage+0x8e>
 8008ed8:	2b01      	cmp	r3, #1
 8008eda:	d003      	beq.n	8008ee4 <USBD_LL_DataOutStage+0x94>
 8008edc:	e018      	b.n	8008f10 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008ede:	2300      	movs	r3, #0
 8008ee0:	75bb      	strb	r3, [r7, #22]
            break;
 8008ee2:	e018      	b.n	8008f16 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008eea:	b2db      	uxtb	r3, r3
 8008eec:	4619      	mov	r1, r3
 8008eee:	68f8      	ldr	r0, [r7, #12]
 8008ef0:	f000 fa6e 	bl	80093d0 <USBD_CoreFindIF>
 8008ef4:	4603      	mov	r3, r0
 8008ef6:	75bb      	strb	r3, [r7, #22]
            break;
 8008ef8:	e00d      	b.n	8008f16 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008f00:	b2db      	uxtb	r3, r3
 8008f02:	4619      	mov	r1, r3
 8008f04:	68f8      	ldr	r0, [r7, #12]
 8008f06:	f000 fa70 	bl	80093ea <USBD_CoreFindEP>
 8008f0a:	4603      	mov	r3, r0
 8008f0c:	75bb      	strb	r3, [r7, #22]
            break;
 8008f0e:	e002      	b.n	8008f16 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008f10:	2300      	movs	r3, #0
 8008f12:	75bb      	strb	r3, [r7, #22]
            break;
 8008f14:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008f16:	7dbb      	ldrb	r3, [r7, #22]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d119      	bne.n	8008f50 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f22:	b2db      	uxtb	r3, r3
 8008f24:	2b03      	cmp	r3, #3
 8008f26:	d113      	bne.n	8008f50 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008f28:	7dba      	ldrb	r2, [r7, #22]
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	32ae      	adds	r2, #174	@ 0xae
 8008f2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f32:	691b      	ldr	r3, [r3, #16]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d00b      	beq.n	8008f50 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8008f38:	7dba      	ldrb	r2, [r7, #22]
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008f40:	7dba      	ldrb	r2, [r7, #22]
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	32ae      	adds	r2, #174	@ 0xae
 8008f46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f4a:	691b      	ldr	r3, [r3, #16]
 8008f4c:	68f8      	ldr	r0, [r7, #12]
 8008f4e:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008f50:	68f8      	ldr	r0, [r7, #12]
 8008f52:	f001 f96c 	bl	800a22e <USBD_CtlSendStatus>
 8008f56:	e032      	b.n	8008fbe <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008f58:	7afb      	ldrb	r3, [r7, #11]
 8008f5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008f5e:	b2db      	uxtb	r3, r3
 8008f60:	4619      	mov	r1, r3
 8008f62:	68f8      	ldr	r0, [r7, #12]
 8008f64:	f000 fa41 	bl	80093ea <USBD_CoreFindEP>
 8008f68:	4603      	mov	r3, r0
 8008f6a:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008f6c:	7dbb      	ldrb	r3, [r7, #22]
 8008f6e:	2bff      	cmp	r3, #255	@ 0xff
 8008f70:	d025      	beq.n	8008fbe <USBD_LL_DataOutStage+0x16e>
 8008f72:	7dbb      	ldrb	r3, [r7, #22]
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d122      	bne.n	8008fbe <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f7e:	b2db      	uxtb	r3, r3
 8008f80:	2b03      	cmp	r3, #3
 8008f82:	d117      	bne.n	8008fb4 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008f84:	7dba      	ldrb	r2, [r7, #22]
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	32ae      	adds	r2, #174	@ 0xae
 8008f8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f8e:	699b      	ldr	r3, [r3, #24]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d00f      	beq.n	8008fb4 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8008f94:	7dba      	ldrb	r2, [r7, #22]
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008f9c:	7dba      	ldrb	r2, [r7, #22]
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	32ae      	adds	r2, #174	@ 0xae
 8008fa2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fa6:	699b      	ldr	r3, [r3, #24]
 8008fa8:	7afa      	ldrb	r2, [r7, #11]
 8008faa:	4611      	mov	r1, r2
 8008fac:	68f8      	ldr	r0, [r7, #12]
 8008fae:	4798      	blx	r3
 8008fb0:	4603      	mov	r3, r0
 8008fb2:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008fb4:	7dfb      	ldrb	r3, [r7, #23]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d001      	beq.n	8008fbe <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8008fba:	7dfb      	ldrb	r3, [r7, #23]
 8008fbc:	e000      	b.n	8008fc0 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8008fbe:	2300      	movs	r3, #0
}
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	3718      	adds	r7, #24
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	bd80      	pop	{r7, pc}

08008fc8 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b086      	sub	sp, #24
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	60f8      	str	r0, [r7, #12]
 8008fd0:	460b      	mov	r3, r1
 8008fd2:	607a      	str	r2, [r7, #4]
 8008fd4:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8008fd6:	7afb      	ldrb	r3, [r7, #11]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d178      	bne.n	80090ce <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	3314      	adds	r3, #20
 8008fe0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008fe8:	2b02      	cmp	r3, #2
 8008fea:	d163      	bne.n	80090b4 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8008fec:	693b      	ldr	r3, [r7, #16]
 8008fee:	685b      	ldr	r3, [r3, #4]
 8008ff0:	693a      	ldr	r2, [r7, #16]
 8008ff2:	8992      	ldrh	r2, [r2, #12]
 8008ff4:	4293      	cmp	r3, r2
 8008ff6:	d91c      	bls.n	8009032 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8008ff8:	693b      	ldr	r3, [r7, #16]
 8008ffa:	685b      	ldr	r3, [r3, #4]
 8008ffc:	693a      	ldr	r2, [r7, #16]
 8008ffe:	8992      	ldrh	r2, [r2, #12]
 8009000:	1a9a      	subs	r2, r3, r2
 8009002:	693b      	ldr	r3, [r7, #16]
 8009004:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8009006:	693b      	ldr	r3, [r7, #16]
 8009008:	691b      	ldr	r3, [r3, #16]
 800900a:	693a      	ldr	r2, [r7, #16]
 800900c:	8992      	ldrh	r2, [r2, #12]
 800900e:	441a      	add	r2, r3
 8009010:	693b      	ldr	r3, [r7, #16]
 8009012:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8009014:	693b      	ldr	r3, [r7, #16]
 8009016:	6919      	ldr	r1, [r3, #16]
 8009018:	693b      	ldr	r3, [r7, #16]
 800901a:	685b      	ldr	r3, [r3, #4]
 800901c:	461a      	mov	r2, r3
 800901e:	68f8      	ldr	r0, [r7, #12]
 8009020:	f001 f8c2 	bl	800a1a8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009024:	2300      	movs	r3, #0
 8009026:	2200      	movs	r2, #0
 8009028:	2100      	movs	r1, #0
 800902a:	68f8      	ldr	r0, [r7, #12]
 800902c:	f001 fdc8 	bl	800abc0 <USBD_LL_PrepareReceive>
 8009030:	e040      	b.n	80090b4 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009032:	693b      	ldr	r3, [r7, #16]
 8009034:	899b      	ldrh	r3, [r3, #12]
 8009036:	461a      	mov	r2, r3
 8009038:	693b      	ldr	r3, [r7, #16]
 800903a:	685b      	ldr	r3, [r3, #4]
 800903c:	429a      	cmp	r2, r3
 800903e:	d11c      	bne.n	800907a <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8009040:	693b      	ldr	r3, [r7, #16]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	693a      	ldr	r2, [r7, #16]
 8009046:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009048:	4293      	cmp	r3, r2
 800904a:	d316      	bcc.n	800907a <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800904c:	693b      	ldr	r3, [r7, #16]
 800904e:	681a      	ldr	r2, [r3, #0]
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009056:	429a      	cmp	r2, r3
 8009058:	d20f      	bcs.n	800907a <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800905a:	2200      	movs	r2, #0
 800905c:	2100      	movs	r1, #0
 800905e:	68f8      	ldr	r0, [r7, #12]
 8009060:	f001 f8a2 	bl	800a1a8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	2200      	movs	r2, #0
 8009068:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800906c:	2300      	movs	r3, #0
 800906e:	2200      	movs	r2, #0
 8009070:	2100      	movs	r1, #0
 8009072:	68f8      	ldr	r0, [r7, #12]
 8009074:	f001 fda4 	bl	800abc0 <USBD_LL_PrepareReceive>
 8009078:	e01c      	b.n	80090b4 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009080:	b2db      	uxtb	r3, r3
 8009082:	2b03      	cmp	r3, #3
 8009084:	d10f      	bne.n	80090a6 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800908c:	68db      	ldr	r3, [r3, #12]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d009      	beq.n	80090a6 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	2200      	movs	r2, #0
 8009096:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090a0:	68db      	ldr	r3, [r3, #12]
 80090a2:	68f8      	ldr	r0, [r7, #12]
 80090a4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80090a6:	2180      	movs	r1, #128	@ 0x80
 80090a8:	68f8      	ldr	r0, [r7, #12]
 80090aa:	f001 fcdf 	bl	800aa6c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80090ae:	68f8      	ldr	r0, [r7, #12]
 80090b0:	f001 f8d0 	bl	800a254 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d03a      	beq.n	8009134 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 80090be:	68f8      	ldr	r0, [r7, #12]
 80090c0:	f7ff fe30 	bl	8008d24 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	2200      	movs	r2, #0
 80090c8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80090cc:	e032      	b.n	8009134 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80090ce:	7afb      	ldrb	r3, [r7, #11]
 80090d0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80090d4:	b2db      	uxtb	r3, r3
 80090d6:	4619      	mov	r1, r3
 80090d8:	68f8      	ldr	r0, [r7, #12]
 80090da:	f000 f986 	bl	80093ea <USBD_CoreFindEP>
 80090de:	4603      	mov	r3, r0
 80090e0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80090e2:	7dfb      	ldrb	r3, [r7, #23]
 80090e4:	2bff      	cmp	r3, #255	@ 0xff
 80090e6:	d025      	beq.n	8009134 <USBD_LL_DataInStage+0x16c>
 80090e8:	7dfb      	ldrb	r3, [r7, #23]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d122      	bne.n	8009134 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090f4:	b2db      	uxtb	r3, r3
 80090f6:	2b03      	cmp	r3, #3
 80090f8:	d11c      	bne.n	8009134 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80090fa:	7dfa      	ldrb	r2, [r7, #23]
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	32ae      	adds	r2, #174	@ 0xae
 8009100:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009104:	695b      	ldr	r3, [r3, #20]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d014      	beq.n	8009134 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800910a:	7dfa      	ldrb	r2, [r7, #23]
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009112:	7dfa      	ldrb	r2, [r7, #23]
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	32ae      	adds	r2, #174	@ 0xae
 8009118:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800911c:	695b      	ldr	r3, [r3, #20]
 800911e:	7afa      	ldrb	r2, [r7, #11]
 8009120:	4611      	mov	r1, r2
 8009122:	68f8      	ldr	r0, [r7, #12]
 8009124:	4798      	blx	r3
 8009126:	4603      	mov	r3, r0
 8009128:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800912a:	7dbb      	ldrb	r3, [r7, #22]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d001      	beq.n	8009134 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8009130:	7dbb      	ldrb	r3, [r7, #22]
 8009132:	e000      	b.n	8009136 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8009134:	2300      	movs	r3, #0
}
 8009136:	4618      	mov	r0, r3
 8009138:	3718      	adds	r7, #24
 800913a:	46bd      	mov	sp, r7
 800913c:	bd80      	pop	{r7, pc}

0800913e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800913e:	b580      	push	{r7, lr}
 8009140:	b084      	sub	sp, #16
 8009142:	af00      	add	r7, sp, #0
 8009144:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009146:	2300      	movs	r3, #0
 8009148:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	2201      	movs	r2, #1
 800914e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2200      	movs	r2, #0
 8009156:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	2200      	movs	r2, #0
 800915e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2200      	movs	r2, #0
 8009164:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2200      	movs	r2, #0
 800916c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009176:	2b00      	cmp	r3, #0
 8009178:	d014      	beq.n	80091a4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009180:	685b      	ldr	r3, [r3, #4]
 8009182:	2b00      	cmp	r3, #0
 8009184:	d00e      	beq.n	80091a4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800918c:	685b      	ldr	r3, [r3, #4]
 800918e:	687a      	ldr	r2, [r7, #4]
 8009190:	6852      	ldr	r2, [r2, #4]
 8009192:	b2d2      	uxtb	r2, r2
 8009194:	4611      	mov	r1, r2
 8009196:	6878      	ldr	r0, [r7, #4]
 8009198:	4798      	blx	r3
 800919a:	4603      	mov	r3, r0
 800919c:	2b00      	cmp	r3, #0
 800919e:	d001      	beq.n	80091a4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80091a0:	2303      	movs	r3, #3
 80091a2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80091a4:	2340      	movs	r3, #64	@ 0x40
 80091a6:	2200      	movs	r2, #0
 80091a8:	2100      	movs	r1, #0
 80091aa:	6878      	ldr	r0, [r7, #4]
 80091ac:	f001 fc19 	bl	800a9e2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	2201      	movs	r2, #1
 80091b4:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2240      	movs	r2, #64	@ 0x40
 80091bc:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80091c0:	2340      	movs	r3, #64	@ 0x40
 80091c2:	2200      	movs	r2, #0
 80091c4:	2180      	movs	r1, #128	@ 0x80
 80091c6:	6878      	ldr	r0, [r7, #4]
 80091c8:	f001 fc0b 	bl	800a9e2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2201      	movs	r2, #1
 80091d0:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2240      	movs	r2, #64	@ 0x40
 80091d8:	841a      	strh	r2, [r3, #32]

  return ret;
 80091da:	7bfb      	ldrb	r3, [r7, #15]
}
 80091dc:	4618      	mov	r0, r3
 80091de:	3710      	adds	r7, #16
 80091e0:	46bd      	mov	sp, r7
 80091e2:	bd80      	pop	{r7, pc}

080091e4 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80091e4:	b480      	push	{r7}
 80091e6:	b083      	sub	sp, #12
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
 80091ec:	460b      	mov	r3, r1
 80091ee:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	78fa      	ldrb	r2, [r7, #3]
 80091f4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80091f6:	2300      	movs	r3, #0
}
 80091f8:	4618      	mov	r0, r3
 80091fa:	370c      	adds	r7, #12
 80091fc:	46bd      	mov	sp, r7
 80091fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009202:	4770      	bx	lr

08009204 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009204:	b480      	push	{r7}
 8009206:	b083      	sub	sp, #12
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009212:	b2db      	uxtb	r3, r3
 8009214:	2b04      	cmp	r3, #4
 8009216:	d006      	beq.n	8009226 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800921e:	b2da      	uxtb	r2, r3
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	2204      	movs	r2, #4
 800922a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800922e:	2300      	movs	r3, #0
}
 8009230:	4618      	mov	r0, r3
 8009232:	370c      	adds	r7, #12
 8009234:	46bd      	mov	sp, r7
 8009236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923a:	4770      	bx	lr

0800923c <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800923c:	b480      	push	{r7}
 800923e:	b083      	sub	sp, #12
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800924a:	b2db      	uxtb	r3, r3
 800924c:	2b04      	cmp	r3, #4
 800924e:	d106      	bne.n	800925e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8009256:	b2da      	uxtb	r2, r3
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800925e:	2300      	movs	r3, #0
}
 8009260:	4618      	mov	r0, r3
 8009262:	370c      	adds	r7, #12
 8009264:	46bd      	mov	sp, r7
 8009266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926a:	4770      	bx	lr

0800926c <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800926c:	b580      	push	{r7, lr}
 800926e:	b082      	sub	sp, #8
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800927a:	b2db      	uxtb	r3, r3
 800927c:	2b03      	cmp	r3, #3
 800927e:	d110      	bne.n	80092a2 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009286:	2b00      	cmp	r3, #0
 8009288:	d00b      	beq.n	80092a2 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009290:	69db      	ldr	r3, [r3, #28]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d005      	beq.n	80092a2 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800929c:	69db      	ldr	r3, [r3, #28]
 800929e:	6878      	ldr	r0, [r7, #4]
 80092a0:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80092a2:	2300      	movs	r3, #0
}
 80092a4:	4618      	mov	r0, r3
 80092a6:	3708      	adds	r7, #8
 80092a8:	46bd      	mov	sp, r7
 80092aa:	bd80      	pop	{r7, pc}

080092ac <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80092ac:	b580      	push	{r7, lr}
 80092ae:	b082      	sub	sp, #8
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
 80092b4:	460b      	mov	r3, r1
 80092b6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	32ae      	adds	r2, #174	@ 0xae
 80092c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d101      	bne.n	80092ce <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80092ca:	2303      	movs	r3, #3
 80092cc:	e01c      	b.n	8009308 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80092d4:	b2db      	uxtb	r3, r3
 80092d6:	2b03      	cmp	r3, #3
 80092d8:	d115      	bne.n	8009306 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	32ae      	adds	r2, #174	@ 0xae
 80092e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092e8:	6a1b      	ldr	r3, [r3, #32]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d00b      	beq.n	8009306 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	32ae      	adds	r2, #174	@ 0xae
 80092f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092fc:	6a1b      	ldr	r3, [r3, #32]
 80092fe:	78fa      	ldrb	r2, [r7, #3]
 8009300:	4611      	mov	r1, r2
 8009302:	6878      	ldr	r0, [r7, #4]
 8009304:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009306:	2300      	movs	r3, #0
}
 8009308:	4618      	mov	r0, r3
 800930a:	3708      	adds	r7, #8
 800930c:	46bd      	mov	sp, r7
 800930e:	bd80      	pop	{r7, pc}

08009310 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009310:	b580      	push	{r7, lr}
 8009312:	b082      	sub	sp, #8
 8009314:	af00      	add	r7, sp, #0
 8009316:	6078      	str	r0, [r7, #4]
 8009318:	460b      	mov	r3, r1
 800931a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	32ae      	adds	r2, #174	@ 0xae
 8009326:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800932a:	2b00      	cmp	r3, #0
 800932c:	d101      	bne.n	8009332 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800932e:	2303      	movs	r3, #3
 8009330:	e01c      	b.n	800936c <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009338:	b2db      	uxtb	r3, r3
 800933a:	2b03      	cmp	r3, #3
 800933c:	d115      	bne.n	800936a <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	32ae      	adds	r2, #174	@ 0xae
 8009348:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800934c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800934e:	2b00      	cmp	r3, #0
 8009350:	d00b      	beq.n	800936a <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	32ae      	adds	r2, #174	@ 0xae
 800935c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009362:	78fa      	ldrb	r2, [r7, #3]
 8009364:	4611      	mov	r1, r2
 8009366:	6878      	ldr	r0, [r7, #4]
 8009368:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800936a:	2300      	movs	r3, #0
}
 800936c:	4618      	mov	r0, r3
 800936e:	3708      	adds	r7, #8
 8009370:	46bd      	mov	sp, r7
 8009372:	bd80      	pop	{r7, pc}

08009374 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009374:	b480      	push	{r7}
 8009376:	b083      	sub	sp, #12
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800937c:	2300      	movs	r3, #0
}
 800937e:	4618      	mov	r0, r3
 8009380:	370c      	adds	r7, #12
 8009382:	46bd      	mov	sp, r7
 8009384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009388:	4770      	bx	lr

0800938a <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800938a:	b580      	push	{r7, lr}
 800938c:	b084      	sub	sp, #16
 800938e:	af00      	add	r7, sp, #0
 8009390:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009392:	2300      	movs	r3, #0
 8009394:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	2201      	movs	r2, #1
 800939a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d00e      	beq.n	80093c6 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80093ae:	685b      	ldr	r3, [r3, #4]
 80093b0:	687a      	ldr	r2, [r7, #4]
 80093b2:	6852      	ldr	r2, [r2, #4]
 80093b4:	b2d2      	uxtb	r2, r2
 80093b6:	4611      	mov	r1, r2
 80093b8:	6878      	ldr	r0, [r7, #4]
 80093ba:	4798      	blx	r3
 80093bc:	4603      	mov	r3, r0
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d001      	beq.n	80093c6 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80093c2:	2303      	movs	r3, #3
 80093c4:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80093c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80093c8:	4618      	mov	r0, r3
 80093ca:	3710      	adds	r7, #16
 80093cc:	46bd      	mov	sp, r7
 80093ce:	bd80      	pop	{r7, pc}

080093d0 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80093d0:	b480      	push	{r7}
 80093d2:	b083      	sub	sp, #12
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
 80093d8:	460b      	mov	r3, r1
 80093da:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80093dc:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80093de:	4618      	mov	r0, r3
 80093e0:	370c      	adds	r7, #12
 80093e2:	46bd      	mov	sp, r7
 80093e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e8:	4770      	bx	lr

080093ea <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80093ea:	b480      	push	{r7}
 80093ec:	b083      	sub	sp, #12
 80093ee:	af00      	add	r7, sp, #0
 80093f0:	6078      	str	r0, [r7, #4]
 80093f2:	460b      	mov	r3, r1
 80093f4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80093f6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80093f8:	4618      	mov	r0, r3
 80093fa:	370c      	adds	r7, #12
 80093fc:	46bd      	mov	sp, r7
 80093fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009402:	4770      	bx	lr

08009404 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b086      	sub	sp, #24
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
 800940c:	460b      	mov	r3, r1
 800940e:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8009418:	2300      	movs	r3, #0
 800941a:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	885b      	ldrh	r3, [r3, #2]
 8009420:	b29b      	uxth	r3, r3
 8009422:	68fa      	ldr	r2, [r7, #12]
 8009424:	7812      	ldrb	r2, [r2, #0]
 8009426:	4293      	cmp	r3, r2
 8009428:	d91f      	bls.n	800946a <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	781b      	ldrb	r3, [r3, #0]
 800942e:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009430:	e013      	b.n	800945a <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009432:	f107 030a 	add.w	r3, r7, #10
 8009436:	4619      	mov	r1, r3
 8009438:	6978      	ldr	r0, [r7, #20]
 800943a:	f000 f81b 	bl	8009474 <USBD_GetNextDesc>
 800943e:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009440:	697b      	ldr	r3, [r7, #20]
 8009442:	785b      	ldrb	r3, [r3, #1]
 8009444:	2b05      	cmp	r3, #5
 8009446:	d108      	bne.n	800945a <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009448:	697b      	ldr	r3, [r7, #20]
 800944a:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800944c:	693b      	ldr	r3, [r7, #16]
 800944e:	789b      	ldrb	r3, [r3, #2]
 8009450:	78fa      	ldrb	r2, [r7, #3]
 8009452:	429a      	cmp	r2, r3
 8009454:	d008      	beq.n	8009468 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009456:	2300      	movs	r3, #0
 8009458:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	885b      	ldrh	r3, [r3, #2]
 800945e:	b29a      	uxth	r2, r3
 8009460:	897b      	ldrh	r3, [r7, #10]
 8009462:	429a      	cmp	r2, r3
 8009464:	d8e5      	bhi.n	8009432 <USBD_GetEpDesc+0x2e>
 8009466:	e000      	b.n	800946a <USBD_GetEpDesc+0x66>
          break;
 8009468:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800946a:	693b      	ldr	r3, [r7, #16]
}
 800946c:	4618      	mov	r0, r3
 800946e:	3718      	adds	r7, #24
 8009470:	46bd      	mov	sp, r7
 8009472:	bd80      	pop	{r7, pc}

08009474 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009474:	b480      	push	{r7}
 8009476:	b085      	sub	sp, #20
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
 800947c:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009482:	683b      	ldr	r3, [r7, #0]
 8009484:	881b      	ldrh	r3, [r3, #0]
 8009486:	68fa      	ldr	r2, [r7, #12]
 8009488:	7812      	ldrb	r2, [r2, #0]
 800948a:	4413      	add	r3, r2
 800948c:	b29a      	uxth	r2, r3
 800948e:	683b      	ldr	r3, [r7, #0]
 8009490:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	781b      	ldrb	r3, [r3, #0]
 8009496:	461a      	mov	r2, r3
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	4413      	add	r3, r2
 800949c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800949e:	68fb      	ldr	r3, [r7, #12]
}
 80094a0:	4618      	mov	r0, r3
 80094a2:	3714      	adds	r7, #20
 80094a4:	46bd      	mov	sp, r7
 80094a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094aa:	4770      	bx	lr

080094ac <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80094ac:	b480      	push	{r7}
 80094ae:	b087      	sub	sp, #28
 80094b0:	af00      	add	r7, sp, #0
 80094b2:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80094b8:	697b      	ldr	r3, [r7, #20]
 80094ba:	781b      	ldrb	r3, [r3, #0]
 80094bc:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80094be:	697b      	ldr	r3, [r7, #20]
 80094c0:	3301      	adds	r3, #1
 80094c2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80094c4:	697b      	ldr	r3, [r7, #20]
 80094c6:	781b      	ldrb	r3, [r3, #0]
 80094c8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80094ca:	8a3b      	ldrh	r3, [r7, #16]
 80094cc:	021b      	lsls	r3, r3, #8
 80094ce:	b21a      	sxth	r2, r3
 80094d0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80094d4:	4313      	orrs	r3, r2
 80094d6:	b21b      	sxth	r3, r3
 80094d8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80094da:	89fb      	ldrh	r3, [r7, #14]
}
 80094dc:	4618      	mov	r0, r3
 80094de:	371c      	adds	r7, #28
 80094e0:	46bd      	mov	sp, r7
 80094e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e6:	4770      	bx	lr

080094e8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80094e8:	b580      	push	{r7, lr}
 80094ea:	b084      	sub	sp, #16
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	6078      	str	r0, [r7, #4]
 80094f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80094f2:	2300      	movs	r3, #0
 80094f4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80094f6:	683b      	ldr	r3, [r7, #0]
 80094f8:	781b      	ldrb	r3, [r3, #0]
 80094fa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80094fe:	2b40      	cmp	r3, #64	@ 0x40
 8009500:	d005      	beq.n	800950e <USBD_StdDevReq+0x26>
 8009502:	2b40      	cmp	r3, #64	@ 0x40
 8009504:	d857      	bhi.n	80095b6 <USBD_StdDevReq+0xce>
 8009506:	2b00      	cmp	r3, #0
 8009508:	d00f      	beq.n	800952a <USBD_StdDevReq+0x42>
 800950a:	2b20      	cmp	r3, #32
 800950c:	d153      	bne.n	80095b6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	32ae      	adds	r2, #174	@ 0xae
 8009518:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800951c:	689b      	ldr	r3, [r3, #8]
 800951e:	6839      	ldr	r1, [r7, #0]
 8009520:	6878      	ldr	r0, [r7, #4]
 8009522:	4798      	blx	r3
 8009524:	4603      	mov	r3, r0
 8009526:	73fb      	strb	r3, [r7, #15]
      break;
 8009528:	e04a      	b.n	80095c0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800952a:	683b      	ldr	r3, [r7, #0]
 800952c:	785b      	ldrb	r3, [r3, #1]
 800952e:	2b09      	cmp	r3, #9
 8009530:	d83b      	bhi.n	80095aa <USBD_StdDevReq+0xc2>
 8009532:	a201      	add	r2, pc, #4	@ (adr r2, 8009538 <USBD_StdDevReq+0x50>)
 8009534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009538:	0800958d 	.word	0x0800958d
 800953c:	080095a1 	.word	0x080095a1
 8009540:	080095ab 	.word	0x080095ab
 8009544:	08009597 	.word	0x08009597
 8009548:	080095ab 	.word	0x080095ab
 800954c:	0800956b 	.word	0x0800956b
 8009550:	08009561 	.word	0x08009561
 8009554:	080095ab 	.word	0x080095ab
 8009558:	08009583 	.word	0x08009583
 800955c:	08009575 	.word	0x08009575
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009560:	6839      	ldr	r1, [r7, #0]
 8009562:	6878      	ldr	r0, [r7, #4]
 8009564:	f000 fa3e 	bl	80099e4 <USBD_GetDescriptor>
          break;
 8009568:	e024      	b.n	80095b4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800956a:	6839      	ldr	r1, [r7, #0]
 800956c:	6878      	ldr	r0, [r7, #4]
 800956e:	f000 fba3 	bl	8009cb8 <USBD_SetAddress>
          break;
 8009572:	e01f      	b.n	80095b4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009574:	6839      	ldr	r1, [r7, #0]
 8009576:	6878      	ldr	r0, [r7, #4]
 8009578:	f000 fbe2 	bl	8009d40 <USBD_SetConfig>
 800957c:	4603      	mov	r3, r0
 800957e:	73fb      	strb	r3, [r7, #15]
          break;
 8009580:	e018      	b.n	80095b4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009582:	6839      	ldr	r1, [r7, #0]
 8009584:	6878      	ldr	r0, [r7, #4]
 8009586:	f000 fc85 	bl	8009e94 <USBD_GetConfig>
          break;
 800958a:	e013      	b.n	80095b4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800958c:	6839      	ldr	r1, [r7, #0]
 800958e:	6878      	ldr	r0, [r7, #4]
 8009590:	f000 fcb6 	bl	8009f00 <USBD_GetStatus>
          break;
 8009594:	e00e      	b.n	80095b4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009596:	6839      	ldr	r1, [r7, #0]
 8009598:	6878      	ldr	r0, [r7, #4]
 800959a:	f000 fce5 	bl	8009f68 <USBD_SetFeature>
          break;
 800959e:	e009      	b.n	80095b4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80095a0:	6839      	ldr	r1, [r7, #0]
 80095a2:	6878      	ldr	r0, [r7, #4]
 80095a4:	f000 fd09 	bl	8009fba <USBD_ClrFeature>
          break;
 80095a8:	e004      	b.n	80095b4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80095aa:	6839      	ldr	r1, [r7, #0]
 80095ac:	6878      	ldr	r0, [r7, #4]
 80095ae:	f000 fd60 	bl	800a072 <USBD_CtlError>
          break;
 80095b2:	bf00      	nop
      }
      break;
 80095b4:	e004      	b.n	80095c0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80095b6:	6839      	ldr	r1, [r7, #0]
 80095b8:	6878      	ldr	r0, [r7, #4]
 80095ba:	f000 fd5a 	bl	800a072 <USBD_CtlError>
      break;
 80095be:	bf00      	nop
  }

  return ret;
 80095c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80095c2:	4618      	mov	r0, r3
 80095c4:	3710      	adds	r7, #16
 80095c6:	46bd      	mov	sp, r7
 80095c8:	bd80      	pop	{r7, pc}
 80095ca:	bf00      	nop

080095cc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	b084      	sub	sp, #16
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
 80095d4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80095d6:	2300      	movs	r3, #0
 80095d8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80095da:	683b      	ldr	r3, [r7, #0]
 80095dc:	781b      	ldrb	r3, [r3, #0]
 80095de:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80095e2:	2b40      	cmp	r3, #64	@ 0x40
 80095e4:	d005      	beq.n	80095f2 <USBD_StdItfReq+0x26>
 80095e6:	2b40      	cmp	r3, #64	@ 0x40
 80095e8:	d852      	bhi.n	8009690 <USBD_StdItfReq+0xc4>
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d001      	beq.n	80095f2 <USBD_StdItfReq+0x26>
 80095ee:	2b20      	cmp	r3, #32
 80095f0:	d14e      	bne.n	8009690 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80095f8:	b2db      	uxtb	r3, r3
 80095fa:	3b01      	subs	r3, #1
 80095fc:	2b02      	cmp	r3, #2
 80095fe:	d840      	bhi.n	8009682 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	889b      	ldrh	r3, [r3, #4]
 8009604:	b2db      	uxtb	r3, r3
 8009606:	2b01      	cmp	r3, #1
 8009608:	d836      	bhi.n	8009678 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800960a:	683b      	ldr	r3, [r7, #0]
 800960c:	889b      	ldrh	r3, [r3, #4]
 800960e:	b2db      	uxtb	r3, r3
 8009610:	4619      	mov	r1, r3
 8009612:	6878      	ldr	r0, [r7, #4]
 8009614:	f7ff fedc 	bl	80093d0 <USBD_CoreFindIF>
 8009618:	4603      	mov	r3, r0
 800961a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800961c:	7bbb      	ldrb	r3, [r7, #14]
 800961e:	2bff      	cmp	r3, #255	@ 0xff
 8009620:	d01d      	beq.n	800965e <USBD_StdItfReq+0x92>
 8009622:	7bbb      	ldrb	r3, [r7, #14]
 8009624:	2b00      	cmp	r3, #0
 8009626:	d11a      	bne.n	800965e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009628:	7bba      	ldrb	r2, [r7, #14]
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	32ae      	adds	r2, #174	@ 0xae
 800962e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009632:	689b      	ldr	r3, [r3, #8]
 8009634:	2b00      	cmp	r3, #0
 8009636:	d00f      	beq.n	8009658 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009638:	7bba      	ldrb	r2, [r7, #14]
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009640:	7bba      	ldrb	r2, [r7, #14]
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	32ae      	adds	r2, #174	@ 0xae
 8009646:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800964a:	689b      	ldr	r3, [r3, #8]
 800964c:	6839      	ldr	r1, [r7, #0]
 800964e:	6878      	ldr	r0, [r7, #4]
 8009650:	4798      	blx	r3
 8009652:	4603      	mov	r3, r0
 8009654:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009656:	e004      	b.n	8009662 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009658:	2303      	movs	r3, #3
 800965a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800965c:	e001      	b.n	8009662 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800965e:	2303      	movs	r3, #3
 8009660:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009662:	683b      	ldr	r3, [r7, #0]
 8009664:	88db      	ldrh	r3, [r3, #6]
 8009666:	2b00      	cmp	r3, #0
 8009668:	d110      	bne.n	800968c <USBD_StdItfReq+0xc0>
 800966a:	7bfb      	ldrb	r3, [r7, #15]
 800966c:	2b00      	cmp	r3, #0
 800966e:	d10d      	bne.n	800968c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009670:	6878      	ldr	r0, [r7, #4]
 8009672:	f000 fddc 	bl	800a22e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009676:	e009      	b.n	800968c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009678:	6839      	ldr	r1, [r7, #0]
 800967a:	6878      	ldr	r0, [r7, #4]
 800967c:	f000 fcf9 	bl	800a072 <USBD_CtlError>
          break;
 8009680:	e004      	b.n	800968c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009682:	6839      	ldr	r1, [r7, #0]
 8009684:	6878      	ldr	r0, [r7, #4]
 8009686:	f000 fcf4 	bl	800a072 <USBD_CtlError>
          break;
 800968a:	e000      	b.n	800968e <USBD_StdItfReq+0xc2>
          break;
 800968c:	bf00      	nop
      }
      break;
 800968e:	e004      	b.n	800969a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009690:	6839      	ldr	r1, [r7, #0]
 8009692:	6878      	ldr	r0, [r7, #4]
 8009694:	f000 fced 	bl	800a072 <USBD_CtlError>
      break;
 8009698:	bf00      	nop
  }

  return ret;
 800969a:	7bfb      	ldrb	r3, [r7, #15]
}
 800969c:	4618      	mov	r0, r3
 800969e:	3710      	adds	r7, #16
 80096a0:	46bd      	mov	sp, r7
 80096a2:	bd80      	pop	{r7, pc}

080096a4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b084      	sub	sp, #16
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
 80096ac:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80096ae:	2300      	movs	r3, #0
 80096b0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80096b2:	683b      	ldr	r3, [r7, #0]
 80096b4:	889b      	ldrh	r3, [r3, #4]
 80096b6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80096b8:	683b      	ldr	r3, [r7, #0]
 80096ba:	781b      	ldrb	r3, [r3, #0]
 80096bc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80096c0:	2b40      	cmp	r3, #64	@ 0x40
 80096c2:	d007      	beq.n	80096d4 <USBD_StdEPReq+0x30>
 80096c4:	2b40      	cmp	r3, #64	@ 0x40
 80096c6:	f200 8181 	bhi.w	80099cc <USBD_StdEPReq+0x328>
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d02a      	beq.n	8009724 <USBD_StdEPReq+0x80>
 80096ce:	2b20      	cmp	r3, #32
 80096d0:	f040 817c 	bne.w	80099cc <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80096d4:	7bbb      	ldrb	r3, [r7, #14]
 80096d6:	4619      	mov	r1, r3
 80096d8:	6878      	ldr	r0, [r7, #4]
 80096da:	f7ff fe86 	bl	80093ea <USBD_CoreFindEP>
 80096de:	4603      	mov	r3, r0
 80096e0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80096e2:	7b7b      	ldrb	r3, [r7, #13]
 80096e4:	2bff      	cmp	r3, #255	@ 0xff
 80096e6:	f000 8176 	beq.w	80099d6 <USBD_StdEPReq+0x332>
 80096ea:	7b7b      	ldrb	r3, [r7, #13]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	f040 8172 	bne.w	80099d6 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 80096f2:	7b7a      	ldrb	r2, [r7, #13]
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80096fa:	7b7a      	ldrb	r2, [r7, #13]
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	32ae      	adds	r2, #174	@ 0xae
 8009700:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009704:	689b      	ldr	r3, [r3, #8]
 8009706:	2b00      	cmp	r3, #0
 8009708:	f000 8165 	beq.w	80099d6 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800970c:	7b7a      	ldrb	r2, [r7, #13]
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	32ae      	adds	r2, #174	@ 0xae
 8009712:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009716:	689b      	ldr	r3, [r3, #8]
 8009718:	6839      	ldr	r1, [r7, #0]
 800971a:	6878      	ldr	r0, [r7, #4]
 800971c:	4798      	blx	r3
 800971e:	4603      	mov	r3, r0
 8009720:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009722:	e158      	b.n	80099d6 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	785b      	ldrb	r3, [r3, #1]
 8009728:	2b03      	cmp	r3, #3
 800972a:	d008      	beq.n	800973e <USBD_StdEPReq+0x9a>
 800972c:	2b03      	cmp	r3, #3
 800972e:	f300 8147 	bgt.w	80099c0 <USBD_StdEPReq+0x31c>
 8009732:	2b00      	cmp	r3, #0
 8009734:	f000 809b 	beq.w	800986e <USBD_StdEPReq+0x1ca>
 8009738:	2b01      	cmp	r3, #1
 800973a:	d03c      	beq.n	80097b6 <USBD_StdEPReq+0x112>
 800973c:	e140      	b.n	80099c0 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009744:	b2db      	uxtb	r3, r3
 8009746:	2b02      	cmp	r3, #2
 8009748:	d002      	beq.n	8009750 <USBD_StdEPReq+0xac>
 800974a:	2b03      	cmp	r3, #3
 800974c:	d016      	beq.n	800977c <USBD_StdEPReq+0xd8>
 800974e:	e02c      	b.n	80097aa <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009750:	7bbb      	ldrb	r3, [r7, #14]
 8009752:	2b00      	cmp	r3, #0
 8009754:	d00d      	beq.n	8009772 <USBD_StdEPReq+0xce>
 8009756:	7bbb      	ldrb	r3, [r7, #14]
 8009758:	2b80      	cmp	r3, #128	@ 0x80
 800975a:	d00a      	beq.n	8009772 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800975c:	7bbb      	ldrb	r3, [r7, #14]
 800975e:	4619      	mov	r1, r3
 8009760:	6878      	ldr	r0, [r7, #4]
 8009762:	f001 f983 	bl	800aa6c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009766:	2180      	movs	r1, #128	@ 0x80
 8009768:	6878      	ldr	r0, [r7, #4]
 800976a:	f001 f97f 	bl	800aa6c <USBD_LL_StallEP>
 800976e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009770:	e020      	b.n	80097b4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009772:	6839      	ldr	r1, [r7, #0]
 8009774:	6878      	ldr	r0, [r7, #4]
 8009776:	f000 fc7c 	bl	800a072 <USBD_CtlError>
              break;
 800977a:	e01b      	b.n	80097b4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	885b      	ldrh	r3, [r3, #2]
 8009780:	2b00      	cmp	r3, #0
 8009782:	d10e      	bne.n	80097a2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009784:	7bbb      	ldrb	r3, [r7, #14]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d00b      	beq.n	80097a2 <USBD_StdEPReq+0xfe>
 800978a:	7bbb      	ldrb	r3, [r7, #14]
 800978c:	2b80      	cmp	r3, #128	@ 0x80
 800978e:	d008      	beq.n	80097a2 <USBD_StdEPReq+0xfe>
 8009790:	683b      	ldr	r3, [r7, #0]
 8009792:	88db      	ldrh	r3, [r3, #6]
 8009794:	2b00      	cmp	r3, #0
 8009796:	d104      	bne.n	80097a2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009798:	7bbb      	ldrb	r3, [r7, #14]
 800979a:	4619      	mov	r1, r3
 800979c:	6878      	ldr	r0, [r7, #4]
 800979e:	f001 f965 	bl	800aa6c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80097a2:	6878      	ldr	r0, [r7, #4]
 80097a4:	f000 fd43 	bl	800a22e <USBD_CtlSendStatus>

              break;
 80097a8:	e004      	b.n	80097b4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80097aa:	6839      	ldr	r1, [r7, #0]
 80097ac:	6878      	ldr	r0, [r7, #4]
 80097ae:	f000 fc60 	bl	800a072 <USBD_CtlError>
              break;
 80097b2:	bf00      	nop
          }
          break;
 80097b4:	e109      	b.n	80099ca <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80097bc:	b2db      	uxtb	r3, r3
 80097be:	2b02      	cmp	r3, #2
 80097c0:	d002      	beq.n	80097c8 <USBD_StdEPReq+0x124>
 80097c2:	2b03      	cmp	r3, #3
 80097c4:	d016      	beq.n	80097f4 <USBD_StdEPReq+0x150>
 80097c6:	e04b      	b.n	8009860 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80097c8:	7bbb      	ldrb	r3, [r7, #14]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d00d      	beq.n	80097ea <USBD_StdEPReq+0x146>
 80097ce:	7bbb      	ldrb	r3, [r7, #14]
 80097d0:	2b80      	cmp	r3, #128	@ 0x80
 80097d2:	d00a      	beq.n	80097ea <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80097d4:	7bbb      	ldrb	r3, [r7, #14]
 80097d6:	4619      	mov	r1, r3
 80097d8:	6878      	ldr	r0, [r7, #4]
 80097da:	f001 f947 	bl	800aa6c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80097de:	2180      	movs	r1, #128	@ 0x80
 80097e0:	6878      	ldr	r0, [r7, #4]
 80097e2:	f001 f943 	bl	800aa6c <USBD_LL_StallEP>
 80097e6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80097e8:	e040      	b.n	800986c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80097ea:	6839      	ldr	r1, [r7, #0]
 80097ec:	6878      	ldr	r0, [r7, #4]
 80097ee:	f000 fc40 	bl	800a072 <USBD_CtlError>
              break;
 80097f2:	e03b      	b.n	800986c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80097f4:	683b      	ldr	r3, [r7, #0]
 80097f6:	885b      	ldrh	r3, [r3, #2]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d136      	bne.n	800986a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80097fc:	7bbb      	ldrb	r3, [r7, #14]
 80097fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009802:	2b00      	cmp	r3, #0
 8009804:	d004      	beq.n	8009810 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009806:	7bbb      	ldrb	r3, [r7, #14]
 8009808:	4619      	mov	r1, r3
 800980a:	6878      	ldr	r0, [r7, #4]
 800980c:	f001 f94d 	bl	800aaaa <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009810:	6878      	ldr	r0, [r7, #4]
 8009812:	f000 fd0c 	bl	800a22e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009816:	7bbb      	ldrb	r3, [r7, #14]
 8009818:	4619      	mov	r1, r3
 800981a:	6878      	ldr	r0, [r7, #4]
 800981c:	f7ff fde5 	bl	80093ea <USBD_CoreFindEP>
 8009820:	4603      	mov	r3, r0
 8009822:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009824:	7b7b      	ldrb	r3, [r7, #13]
 8009826:	2bff      	cmp	r3, #255	@ 0xff
 8009828:	d01f      	beq.n	800986a <USBD_StdEPReq+0x1c6>
 800982a:	7b7b      	ldrb	r3, [r7, #13]
 800982c:	2b00      	cmp	r3, #0
 800982e:	d11c      	bne.n	800986a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009830:	7b7a      	ldrb	r2, [r7, #13]
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009838:	7b7a      	ldrb	r2, [r7, #13]
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	32ae      	adds	r2, #174	@ 0xae
 800983e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009842:	689b      	ldr	r3, [r3, #8]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d010      	beq.n	800986a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009848:	7b7a      	ldrb	r2, [r7, #13]
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	32ae      	adds	r2, #174	@ 0xae
 800984e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009852:	689b      	ldr	r3, [r3, #8]
 8009854:	6839      	ldr	r1, [r7, #0]
 8009856:	6878      	ldr	r0, [r7, #4]
 8009858:	4798      	blx	r3
 800985a:	4603      	mov	r3, r0
 800985c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800985e:	e004      	b.n	800986a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009860:	6839      	ldr	r1, [r7, #0]
 8009862:	6878      	ldr	r0, [r7, #4]
 8009864:	f000 fc05 	bl	800a072 <USBD_CtlError>
              break;
 8009868:	e000      	b.n	800986c <USBD_StdEPReq+0x1c8>
              break;
 800986a:	bf00      	nop
          }
          break;
 800986c:	e0ad      	b.n	80099ca <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009874:	b2db      	uxtb	r3, r3
 8009876:	2b02      	cmp	r3, #2
 8009878:	d002      	beq.n	8009880 <USBD_StdEPReq+0x1dc>
 800987a:	2b03      	cmp	r3, #3
 800987c:	d033      	beq.n	80098e6 <USBD_StdEPReq+0x242>
 800987e:	e099      	b.n	80099b4 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009880:	7bbb      	ldrb	r3, [r7, #14]
 8009882:	2b00      	cmp	r3, #0
 8009884:	d007      	beq.n	8009896 <USBD_StdEPReq+0x1f2>
 8009886:	7bbb      	ldrb	r3, [r7, #14]
 8009888:	2b80      	cmp	r3, #128	@ 0x80
 800988a:	d004      	beq.n	8009896 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800988c:	6839      	ldr	r1, [r7, #0]
 800988e:	6878      	ldr	r0, [r7, #4]
 8009890:	f000 fbef 	bl	800a072 <USBD_CtlError>
                break;
 8009894:	e093      	b.n	80099be <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009896:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800989a:	2b00      	cmp	r3, #0
 800989c:	da0b      	bge.n	80098b6 <USBD_StdEPReq+0x212>
 800989e:	7bbb      	ldrb	r3, [r7, #14]
 80098a0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80098a4:	4613      	mov	r3, r2
 80098a6:	009b      	lsls	r3, r3, #2
 80098a8:	4413      	add	r3, r2
 80098aa:	009b      	lsls	r3, r3, #2
 80098ac:	3310      	adds	r3, #16
 80098ae:	687a      	ldr	r2, [r7, #4]
 80098b0:	4413      	add	r3, r2
 80098b2:	3304      	adds	r3, #4
 80098b4:	e00b      	b.n	80098ce <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80098b6:	7bbb      	ldrb	r3, [r7, #14]
 80098b8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80098bc:	4613      	mov	r3, r2
 80098be:	009b      	lsls	r3, r3, #2
 80098c0:	4413      	add	r3, r2
 80098c2:	009b      	lsls	r3, r3, #2
 80098c4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80098c8:	687a      	ldr	r2, [r7, #4]
 80098ca:	4413      	add	r3, r2
 80098cc:	3304      	adds	r3, #4
 80098ce:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80098d0:	68bb      	ldr	r3, [r7, #8]
 80098d2:	2200      	movs	r2, #0
 80098d4:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80098d6:	68bb      	ldr	r3, [r7, #8]
 80098d8:	330e      	adds	r3, #14
 80098da:	2202      	movs	r2, #2
 80098dc:	4619      	mov	r1, r3
 80098de:	6878      	ldr	r0, [r7, #4]
 80098e0:	f000 fc44 	bl	800a16c <USBD_CtlSendData>
              break;
 80098e4:	e06b      	b.n	80099be <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80098e6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	da11      	bge.n	8009912 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80098ee:	7bbb      	ldrb	r3, [r7, #14]
 80098f0:	f003 020f 	and.w	r2, r3, #15
 80098f4:	6879      	ldr	r1, [r7, #4]
 80098f6:	4613      	mov	r3, r2
 80098f8:	009b      	lsls	r3, r3, #2
 80098fa:	4413      	add	r3, r2
 80098fc:	009b      	lsls	r3, r3, #2
 80098fe:	440b      	add	r3, r1
 8009900:	3323      	adds	r3, #35	@ 0x23
 8009902:	781b      	ldrb	r3, [r3, #0]
 8009904:	2b00      	cmp	r3, #0
 8009906:	d117      	bne.n	8009938 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009908:	6839      	ldr	r1, [r7, #0]
 800990a:	6878      	ldr	r0, [r7, #4]
 800990c:	f000 fbb1 	bl	800a072 <USBD_CtlError>
                  break;
 8009910:	e055      	b.n	80099be <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009912:	7bbb      	ldrb	r3, [r7, #14]
 8009914:	f003 020f 	and.w	r2, r3, #15
 8009918:	6879      	ldr	r1, [r7, #4]
 800991a:	4613      	mov	r3, r2
 800991c:	009b      	lsls	r3, r3, #2
 800991e:	4413      	add	r3, r2
 8009920:	009b      	lsls	r3, r3, #2
 8009922:	440b      	add	r3, r1
 8009924:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009928:	781b      	ldrb	r3, [r3, #0]
 800992a:	2b00      	cmp	r3, #0
 800992c:	d104      	bne.n	8009938 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800992e:	6839      	ldr	r1, [r7, #0]
 8009930:	6878      	ldr	r0, [r7, #4]
 8009932:	f000 fb9e 	bl	800a072 <USBD_CtlError>
                  break;
 8009936:	e042      	b.n	80099be <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009938:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800993c:	2b00      	cmp	r3, #0
 800993e:	da0b      	bge.n	8009958 <USBD_StdEPReq+0x2b4>
 8009940:	7bbb      	ldrb	r3, [r7, #14]
 8009942:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009946:	4613      	mov	r3, r2
 8009948:	009b      	lsls	r3, r3, #2
 800994a:	4413      	add	r3, r2
 800994c:	009b      	lsls	r3, r3, #2
 800994e:	3310      	adds	r3, #16
 8009950:	687a      	ldr	r2, [r7, #4]
 8009952:	4413      	add	r3, r2
 8009954:	3304      	adds	r3, #4
 8009956:	e00b      	b.n	8009970 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009958:	7bbb      	ldrb	r3, [r7, #14]
 800995a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800995e:	4613      	mov	r3, r2
 8009960:	009b      	lsls	r3, r3, #2
 8009962:	4413      	add	r3, r2
 8009964:	009b      	lsls	r3, r3, #2
 8009966:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800996a:	687a      	ldr	r2, [r7, #4]
 800996c:	4413      	add	r3, r2
 800996e:	3304      	adds	r3, #4
 8009970:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009972:	7bbb      	ldrb	r3, [r7, #14]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d002      	beq.n	800997e <USBD_StdEPReq+0x2da>
 8009978:	7bbb      	ldrb	r3, [r7, #14]
 800997a:	2b80      	cmp	r3, #128	@ 0x80
 800997c:	d103      	bne.n	8009986 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800997e:	68bb      	ldr	r3, [r7, #8]
 8009980:	2200      	movs	r2, #0
 8009982:	739a      	strb	r2, [r3, #14]
 8009984:	e00e      	b.n	80099a4 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009986:	7bbb      	ldrb	r3, [r7, #14]
 8009988:	4619      	mov	r1, r3
 800998a:	6878      	ldr	r0, [r7, #4]
 800998c:	f001 f8ac 	bl	800aae8 <USBD_LL_IsStallEP>
 8009990:	4603      	mov	r3, r0
 8009992:	2b00      	cmp	r3, #0
 8009994:	d003      	beq.n	800999e <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8009996:	68bb      	ldr	r3, [r7, #8]
 8009998:	2201      	movs	r2, #1
 800999a:	739a      	strb	r2, [r3, #14]
 800999c:	e002      	b.n	80099a4 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800999e:	68bb      	ldr	r3, [r7, #8]
 80099a0:	2200      	movs	r2, #0
 80099a2:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80099a4:	68bb      	ldr	r3, [r7, #8]
 80099a6:	330e      	adds	r3, #14
 80099a8:	2202      	movs	r2, #2
 80099aa:	4619      	mov	r1, r3
 80099ac:	6878      	ldr	r0, [r7, #4]
 80099ae:	f000 fbdd 	bl	800a16c <USBD_CtlSendData>
              break;
 80099b2:	e004      	b.n	80099be <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 80099b4:	6839      	ldr	r1, [r7, #0]
 80099b6:	6878      	ldr	r0, [r7, #4]
 80099b8:	f000 fb5b 	bl	800a072 <USBD_CtlError>
              break;
 80099bc:	bf00      	nop
          }
          break;
 80099be:	e004      	b.n	80099ca <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 80099c0:	6839      	ldr	r1, [r7, #0]
 80099c2:	6878      	ldr	r0, [r7, #4]
 80099c4:	f000 fb55 	bl	800a072 <USBD_CtlError>
          break;
 80099c8:	bf00      	nop
      }
      break;
 80099ca:	e005      	b.n	80099d8 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 80099cc:	6839      	ldr	r1, [r7, #0]
 80099ce:	6878      	ldr	r0, [r7, #4]
 80099d0:	f000 fb4f 	bl	800a072 <USBD_CtlError>
      break;
 80099d4:	e000      	b.n	80099d8 <USBD_StdEPReq+0x334>
      break;
 80099d6:	bf00      	nop
  }

  return ret;
 80099d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80099da:	4618      	mov	r0, r3
 80099dc:	3710      	adds	r7, #16
 80099de:	46bd      	mov	sp, r7
 80099e0:	bd80      	pop	{r7, pc}
	...

080099e4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80099e4:	b580      	push	{r7, lr}
 80099e6:	b084      	sub	sp, #16
 80099e8:	af00      	add	r7, sp, #0
 80099ea:	6078      	str	r0, [r7, #4]
 80099ec:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80099ee:	2300      	movs	r3, #0
 80099f0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80099f2:	2300      	movs	r3, #0
 80099f4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80099f6:	2300      	movs	r3, #0
 80099f8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80099fa:	683b      	ldr	r3, [r7, #0]
 80099fc:	885b      	ldrh	r3, [r3, #2]
 80099fe:	0a1b      	lsrs	r3, r3, #8
 8009a00:	b29b      	uxth	r3, r3
 8009a02:	3b01      	subs	r3, #1
 8009a04:	2b06      	cmp	r3, #6
 8009a06:	f200 8128 	bhi.w	8009c5a <USBD_GetDescriptor+0x276>
 8009a0a:	a201      	add	r2, pc, #4	@ (adr r2, 8009a10 <USBD_GetDescriptor+0x2c>)
 8009a0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a10:	08009a2d 	.word	0x08009a2d
 8009a14:	08009a45 	.word	0x08009a45
 8009a18:	08009a85 	.word	0x08009a85
 8009a1c:	08009c5b 	.word	0x08009c5b
 8009a20:	08009c5b 	.word	0x08009c5b
 8009a24:	08009bfb 	.word	0x08009bfb
 8009a28:	08009c27 	.word	0x08009c27
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	687a      	ldr	r2, [r7, #4]
 8009a36:	7c12      	ldrb	r2, [r2, #16]
 8009a38:	f107 0108 	add.w	r1, r7, #8
 8009a3c:	4610      	mov	r0, r2
 8009a3e:	4798      	blx	r3
 8009a40:	60f8      	str	r0, [r7, #12]
      break;
 8009a42:	e112      	b.n	8009c6a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	7c1b      	ldrb	r3, [r3, #16]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d10d      	bne.n	8009a68 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a54:	f107 0208 	add.w	r2, r7, #8
 8009a58:	4610      	mov	r0, r2
 8009a5a:	4798      	blx	r3
 8009a5c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	3301      	adds	r3, #1
 8009a62:	2202      	movs	r2, #2
 8009a64:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009a66:	e100      	b.n	8009c6a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a70:	f107 0208 	add.w	r2, r7, #8
 8009a74:	4610      	mov	r0, r2
 8009a76:	4798      	blx	r3
 8009a78:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	3301      	adds	r3, #1
 8009a7e:	2202      	movs	r2, #2
 8009a80:	701a      	strb	r2, [r3, #0]
      break;
 8009a82:	e0f2      	b.n	8009c6a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009a84:	683b      	ldr	r3, [r7, #0]
 8009a86:	885b      	ldrh	r3, [r3, #2]
 8009a88:	b2db      	uxtb	r3, r3
 8009a8a:	2b05      	cmp	r3, #5
 8009a8c:	f200 80ac 	bhi.w	8009be8 <USBD_GetDescriptor+0x204>
 8009a90:	a201      	add	r2, pc, #4	@ (adr r2, 8009a98 <USBD_GetDescriptor+0xb4>)
 8009a92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a96:	bf00      	nop
 8009a98:	08009ab1 	.word	0x08009ab1
 8009a9c:	08009ae5 	.word	0x08009ae5
 8009aa0:	08009b19 	.word	0x08009b19
 8009aa4:	08009b4d 	.word	0x08009b4d
 8009aa8:	08009b81 	.word	0x08009b81
 8009aac:	08009bb5 	.word	0x08009bb5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ab6:	685b      	ldr	r3, [r3, #4]
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d00b      	beq.n	8009ad4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ac2:	685b      	ldr	r3, [r3, #4]
 8009ac4:	687a      	ldr	r2, [r7, #4]
 8009ac6:	7c12      	ldrb	r2, [r2, #16]
 8009ac8:	f107 0108 	add.w	r1, r7, #8
 8009acc:	4610      	mov	r0, r2
 8009ace:	4798      	blx	r3
 8009ad0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009ad2:	e091      	b.n	8009bf8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ad4:	6839      	ldr	r1, [r7, #0]
 8009ad6:	6878      	ldr	r0, [r7, #4]
 8009ad8:	f000 facb 	bl	800a072 <USBD_CtlError>
            err++;
 8009adc:	7afb      	ldrb	r3, [r7, #11]
 8009ade:	3301      	adds	r3, #1
 8009ae0:	72fb      	strb	r3, [r7, #11]
          break;
 8009ae2:	e089      	b.n	8009bf8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009aea:	689b      	ldr	r3, [r3, #8]
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d00b      	beq.n	8009b08 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009af6:	689b      	ldr	r3, [r3, #8]
 8009af8:	687a      	ldr	r2, [r7, #4]
 8009afa:	7c12      	ldrb	r2, [r2, #16]
 8009afc:	f107 0108 	add.w	r1, r7, #8
 8009b00:	4610      	mov	r0, r2
 8009b02:	4798      	blx	r3
 8009b04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009b06:	e077      	b.n	8009bf8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009b08:	6839      	ldr	r1, [r7, #0]
 8009b0a:	6878      	ldr	r0, [r7, #4]
 8009b0c:	f000 fab1 	bl	800a072 <USBD_CtlError>
            err++;
 8009b10:	7afb      	ldrb	r3, [r7, #11]
 8009b12:	3301      	adds	r3, #1
 8009b14:	72fb      	strb	r3, [r7, #11]
          break;
 8009b16:	e06f      	b.n	8009bf8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b1e:	68db      	ldr	r3, [r3, #12]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d00b      	beq.n	8009b3c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b2a:	68db      	ldr	r3, [r3, #12]
 8009b2c:	687a      	ldr	r2, [r7, #4]
 8009b2e:	7c12      	ldrb	r2, [r2, #16]
 8009b30:	f107 0108 	add.w	r1, r7, #8
 8009b34:	4610      	mov	r0, r2
 8009b36:	4798      	blx	r3
 8009b38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009b3a:	e05d      	b.n	8009bf8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009b3c:	6839      	ldr	r1, [r7, #0]
 8009b3e:	6878      	ldr	r0, [r7, #4]
 8009b40:	f000 fa97 	bl	800a072 <USBD_CtlError>
            err++;
 8009b44:	7afb      	ldrb	r3, [r7, #11]
 8009b46:	3301      	adds	r3, #1
 8009b48:	72fb      	strb	r3, [r7, #11]
          break;
 8009b4a:	e055      	b.n	8009bf8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b52:	691b      	ldr	r3, [r3, #16]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d00b      	beq.n	8009b70 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b5e:	691b      	ldr	r3, [r3, #16]
 8009b60:	687a      	ldr	r2, [r7, #4]
 8009b62:	7c12      	ldrb	r2, [r2, #16]
 8009b64:	f107 0108 	add.w	r1, r7, #8
 8009b68:	4610      	mov	r0, r2
 8009b6a:	4798      	blx	r3
 8009b6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009b6e:	e043      	b.n	8009bf8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009b70:	6839      	ldr	r1, [r7, #0]
 8009b72:	6878      	ldr	r0, [r7, #4]
 8009b74:	f000 fa7d 	bl	800a072 <USBD_CtlError>
            err++;
 8009b78:	7afb      	ldrb	r3, [r7, #11]
 8009b7a:	3301      	adds	r3, #1
 8009b7c:	72fb      	strb	r3, [r7, #11]
          break;
 8009b7e:	e03b      	b.n	8009bf8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b86:	695b      	ldr	r3, [r3, #20]
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d00b      	beq.n	8009ba4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b92:	695b      	ldr	r3, [r3, #20]
 8009b94:	687a      	ldr	r2, [r7, #4]
 8009b96:	7c12      	ldrb	r2, [r2, #16]
 8009b98:	f107 0108 	add.w	r1, r7, #8
 8009b9c:	4610      	mov	r0, r2
 8009b9e:	4798      	blx	r3
 8009ba0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009ba2:	e029      	b.n	8009bf8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ba4:	6839      	ldr	r1, [r7, #0]
 8009ba6:	6878      	ldr	r0, [r7, #4]
 8009ba8:	f000 fa63 	bl	800a072 <USBD_CtlError>
            err++;
 8009bac:	7afb      	ldrb	r3, [r7, #11]
 8009bae:	3301      	adds	r3, #1
 8009bb0:	72fb      	strb	r3, [r7, #11]
          break;
 8009bb2:	e021      	b.n	8009bf8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009bba:	699b      	ldr	r3, [r3, #24]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d00b      	beq.n	8009bd8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009bc6:	699b      	ldr	r3, [r3, #24]
 8009bc8:	687a      	ldr	r2, [r7, #4]
 8009bca:	7c12      	ldrb	r2, [r2, #16]
 8009bcc:	f107 0108 	add.w	r1, r7, #8
 8009bd0:	4610      	mov	r0, r2
 8009bd2:	4798      	blx	r3
 8009bd4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009bd6:	e00f      	b.n	8009bf8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009bd8:	6839      	ldr	r1, [r7, #0]
 8009bda:	6878      	ldr	r0, [r7, #4]
 8009bdc:	f000 fa49 	bl	800a072 <USBD_CtlError>
            err++;
 8009be0:	7afb      	ldrb	r3, [r7, #11]
 8009be2:	3301      	adds	r3, #1
 8009be4:	72fb      	strb	r3, [r7, #11]
          break;
 8009be6:	e007      	b.n	8009bf8 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009be8:	6839      	ldr	r1, [r7, #0]
 8009bea:	6878      	ldr	r0, [r7, #4]
 8009bec:	f000 fa41 	bl	800a072 <USBD_CtlError>
          err++;
 8009bf0:	7afb      	ldrb	r3, [r7, #11]
 8009bf2:	3301      	adds	r3, #1
 8009bf4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009bf6:	bf00      	nop
      }
      break;
 8009bf8:	e037      	b.n	8009c6a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	7c1b      	ldrb	r3, [r3, #16]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d109      	bne.n	8009c16 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c0a:	f107 0208 	add.w	r2, r7, #8
 8009c0e:	4610      	mov	r0, r2
 8009c10:	4798      	blx	r3
 8009c12:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009c14:	e029      	b.n	8009c6a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009c16:	6839      	ldr	r1, [r7, #0]
 8009c18:	6878      	ldr	r0, [r7, #4]
 8009c1a:	f000 fa2a 	bl	800a072 <USBD_CtlError>
        err++;
 8009c1e:	7afb      	ldrb	r3, [r7, #11]
 8009c20:	3301      	adds	r3, #1
 8009c22:	72fb      	strb	r3, [r7, #11]
      break;
 8009c24:	e021      	b.n	8009c6a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	7c1b      	ldrb	r3, [r3, #16]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d10d      	bne.n	8009c4a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c36:	f107 0208 	add.w	r2, r7, #8
 8009c3a:	4610      	mov	r0, r2
 8009c3c:	4798      	blx	r3
 8009c3e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	3301      	adds	r3, #1
 8009c44:	2207      	movs	r2, #7
 8009c46:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009c48:	e00f      	b.n	8009c6a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009c4a:	6839      	ldr	r1, [r7, #0]
 8009c4c:	6878      	ldr	r0, [r7, #4]
 8009c4e:	f000 fa10 	bl	800a072 <USBD_CtlError>
        err++;
 8009c52:	7afb      	ldrb	r3, [r7, #11]
 8009c54:	3301      	adds	r3, #1
 8009c56:	72fb      	strb	r3, [r7, #11]
      break;
 8009c58:	e007      	b.n	8009c6a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009c5a:	6839      	ldr	r1, [r7, #0]
 8009c5c:	6878      	ldr	r0, [r7, #4]
 8009c5e:	f000 fa08 	bl	800a072 <USBD_CtlError>
      err++;
 8009c62:	7afb      	ldrb	r3, [r7, #11]
 8009c64:	3301      	adds	r3, #1
 8009c66:	72fb      	strb	r3, [r7, #11]
      break;
 8009c68:	bf00      	nop
  }

  if (err != 0U)
 8009c6a:	7afb      	ldrb	r3, [r7, #11]
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d11e      	bne.n	8009cae <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8009c70:	683b      	ldr	r3, [r7, #0]
 8009c72:	88db      	ldrh	r3, [r3, #6]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d016      	beq.n	8009ca6 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009c78:	893b      	ldrh	r3, [r7, #8]
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d00e      	beq.n	8009c9c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8009c7e:	683b      	ldr	r3, [r7, #0]
 8009c80:	88da      	ldrh	r2, [r3, #6]
 8009c82:	893b      	ldrh	r3, [r7, #8]
 8009c84:	4293      	cmp	r3, r2
 8009c86:	bf28      	it	cs
 8009c88:	4613      	movcs	r3, r2
 8009c8a:	b29b      	uxth	r3, r3
 8009c8c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009c8e:	893b      	ldrh	r3, [r7, #8]
 8009c90:	461a      	mov	r2, r3
 8009c92:	68f9      	ldr	r1, [r7, #12]
 8009c94:	6878      	ldr	r0, [r7, #4]
 8009c96:	f000 fa69 	bl	800a16c <USBD_CtlSendData>
 8009c9a:	e009      	b.n	8009cb0 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009c9c:	6839      	ldr	r1, [r7, #0]
 8009c9e:	6878      	ldr	r0, [r7, #4]
 8009ca0:	f000 f9e7 	bl	800a072 <USBD_CtlError>
 8009ca4:	e004      	b.n	8009cb0 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009ca6:	6878      	ldr	r0, [r7, #4]
 8009ca8:	f000 fac1 	bl	800a22e <USBD_CtlSendStatus>
 8009cac:	e000      	b.n	8009cb0 <USBD_GetDescriptor+0x2cc>
    return;
 8009cae:	bf00      	nop
  }
}
 8009cb0:	3710      	adds	r7, #16
 8009cb2:	46bd      	mov	sp, r7
 8009cb4:	bd80      	pop	{r7, pc}
 8009cb6:	bf00      	nop

08009cb8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009cb8:	b580      	push	{r7, lr}
 8009cba:	b084      	sub	sp, #16
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	6078      	str	r0, [r7, #4]
 8009cc0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009cc2:	683b      	ldr	r3, [r7, #0]
 8009cc4:	889b      	ldrh	r3, [r3, #4]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d131      	bne.n	8009d2e <USBD_SetAddress+0x76>
 8009cca:	683b      	ldr	r3, [r7, #0]
 8009ccc:	88db      	ldrh	r3, [r3, #6]
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d12d      	bne.n	8009d2e <USBD_SetAddress+0x76>
 8009cd2:	683b      	ldr	r3, [r7, #0]
 8009cd4:	885b      	ldrh	r3, [r3, #2]
 8009cd6:	2b7f      	cmp	r3, #127	@ 0x7f
 8009cd8:	d829      	bhi.n	8009d2e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009cda:	683b      	ldr	r3, [r7, #0]
 8009cdc:	885b      	ldrh	r3, [r3, #2]
 8009cde:	b2db      	uxtb	r3, r3
 8009ce0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009ce4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009cec:	b2db      	uxtb	r3, r3
 8009cee:	2b03      	cmp	r3, #3
 8009cf0:	d104      	bne.n	8009cfc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009cf2:	6839      	ldr	r1, [r7, #0]
 8009cf4:	6878      	ldr	r0, [r7, #4]
 8009cf6:	f000 f9bc 	bl	800a072 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009cfa:	e01d      	b.n	8009d38 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	7bfa      	ldrb	r2, [r7, #15]
 8009d00:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009d04:	7bfb      	ldrb	r3, [r7, #15]
 8009d06:	4619      	mov	r1, r3
 8009d08:	6878      	ldr	r0, [r7, #4]
 8009d0a:	f000 ff19 	bl	800ab40 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009d0e:	6878      	ldr	r0, [r7, #4]
 8009d10:	f000 fa8d 	bl	800a22e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009d14:	7bfb      	ldrb	r3, [r7, #15]
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d004      	beq.n	8009d24 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	2202      	movs	r2, #2
 8009d1e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d22:	e009      	b.n	8009d38 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	2201      	movs	r2, #1
 8009d28:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d2c:	e004      	b.n	8009d38 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009d2e:	6839      	ldr	r1, [r7, #0]
 8009d30:	6878      	ldr	r0, [r7, #4]
 8009d32:	f000 f99e 	bl	800a072 <USBD_CtlError>
  }
}
 8009d36:	bf00      	nop
 8009d38:	bf00      	nop
 8009d3a:	3710      	adds	r7, #16
 8009d3c:	46bd      	mov	sp, r7
 8009d3e:	bd80      	pop	{r7, pc}

08009d40 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d40:	b580      	push	{r7, lr}
 8009d42:	b084      	sub	sp, #16
 8009d44:	af00      	add	r7, sp, #0
 8009d46:	6078      	str	r0, [r7, #4]
 8009d48:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009d4e:	683b      	ldr	r3, [r7, #0]
 8009d50:	885b      	ldrh	r3, [r3, #2]
 8009d52:	b2da      	uxtb	r2, r3
 8009d54:	4b4e      	ldr	r3, [pc, #312]	@ (8009e90 <USBD_SetConfig+0x150>)
 8009d56:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009d58:	4b4d      	ldr	r3, [pc, #308]	@ (8009e90 <USBD_SetConfig+0x150>)
 8009d5a:	781b      	ldrb	r3, [r3, #0]
 8009d5c:	2b01      	cmp	r3, #1
 8009d5e:	d905      	bls.n	8009d6c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009d60:	6839      	ldr	r1, [r7, #0]
 8009d62:	6878      	ldr	r0, [r7, #4]
 8009d64:	f000 f985 	bl	800a072 <USBD_CtlError>
    return USBD_FAIL;
 8009d68:	2303      	movs	r3, #3
 8009d6a:	e08c      	b.n	8009e86 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d72:	b2db      	uxtb	r3, r3
 8009d74:	2b02      	cmp	r3, #2
 8009d76:	d002      	beq.n	8009d7e <USBD_SetConfig+0x3e>
 8009d78:	2b03      	cmp	r3, #3
 8009d7a:	d029      	beq.n	8009dd0 <USBD_SetConfig+0x90>
 8009d7c:	e075      	b.n	8009e6a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009d7e:	4b44      	ldr	r3, [pc, #272]	@ (8009e90 <USBD_SetConfig+0x150>)
 8009d80:	781b      	ldrb	r3, [r3, #0]
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d020      	beq.n	8009dc8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009d86:	4b42      	ldr	r3, [pc, #264]	@ (8009e90 <USBD_SetConfig+0x150>)
 8009d88:	781b      	ldrb	r3, [r3, #0]
 8009d8a:	461a      	mov	r2, r3
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009d90:	4b3f      	ldr	r3, [pc, #252]	@ (8009e90 <USBD_SetConfig+0x150>)
 8009d92:	781b      	ldrb	r3, [r3, #0]
 8009d94:	4619      	mov	r1, r3
 8009d96:	6878      	ldr	r0, [r7, #4]
 8009d98:	f7fe ffcf 	bl	8008d3a <USBD_SetClassConfig>
 8009d9c:	4603      	mov	r3, r0
 8009d9e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009da0:	7bfb      	ldrb	r3, [r7, #15]
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d008      	beq.n	8009db8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009da6:	6839      	ldr	r1, [r7, #0]
 8009da8:	6878      	ldr	r0, [r7, #4]
 8009daa:	f000 f962 	bl	800a072 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2202      	movs	r2, #2
 8009db2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009db6:	e065      	b.n	8009e84 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009db8:	6878      	ldr	r0, [r7, #4]
 8009dba:	f000 fa38 	bl	800a22e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	2203      	movs	r2, #3
 8009dc2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009dc6:	e05d      	b.n	8009e84 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009dc8:	6878      	ldr	r0, [r7, #4]
 8009dca:	f000 fa30 	bl	800a22e <USBD_CtlSendStatus>
      break;
 8009dce:	e059      	b.n	8009e84 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009dd0:	4b2f      	ldr	r3, [pc, #188]	@ (8009e90 <USBD_SetConfig+0x150>)
 8009dd2:	781b      	ldrb	r3, [r3, #0]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d112      	bne.n	8009dfe <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	2202      	movs	r2, #2
 8009ddc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009de0:	4b2b      	ldr	r3, [pc, #172]	@ (8009e90 <USBD_SetConfig+0x150>)
 8009de2:	781b      	ldrb	r3, [r3, #0]
 8009de4:	461a      	mov	r2, r3
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009dea:	4b29      	ldr	r3, [pc, #164]	@ (8009e90 <USBD_SetConfig+0x150>)
 8009dec:	781b      	ldrb	r3, [r3, #0]
 8009dee:	4619      	mov	r1, r3
 8009df0:	6878      	ldr	r0, [r7, #4]
 8009df2:	f7fe ffbe 	bl	8008d72 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009df6:	6878      	ldr	r0, [r7, #4]
 8009df8:	f000 fa19 	bl	800a22e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009dfc:	e042      	b.n	8009e84 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009dfe:	4b24      	ldr	r3, [pc, #144]	@ (8009e90 <USBD_SetConfig+0x150>)
 8009e00:	781b      	ldrb	r3, [r3, #0]
 8009e02:	461a      	mov	r2, r3
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	685b      	ldr	r3, [r3, #4]
 8009e08:	429a      	cmp	r2, r3
 8009e0a:	d02a      	beq.n	8009e62 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	685b      	ldr	r3, [r3, #4]
 8009e10:	b2db      	uxtb	r3, r3
 8009e12:	4619      	mov	r1, r3
 8009e14:	6878      	ldr	r0, [r7, #4]
 8009e16:	f7fe ffac 	bl	8008d72 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009e1a:	4b1d      	ldr	r3, [pc, #116]	@ (8009e90 <USBD_SetConfig+0x150>)
 8009e1c:	781b      	ldrb	r3, [r3, #0]
 8009e1e:	461a      	mov	r2, r3
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009e24:	4b1a      	ldr	r3, [pc, #104]	@ (8009e90 <USBD_SetConfig+0x150>)
 8009e26:	781b      	ldrb	r3, [r3, #0]
 8009e28:	4619      	mov	r1, r3
 8009e2a:	6878      	ldr	r0, [r7, #4]
 8009e2c:	f7fe ff85 	bl	8008d3a <USBD_SetClassConfig>
 8009e30:	4603      	mov	r3, r0
 8009e32:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009e34:	7bfb      	ldrb	r3, [r7, #15]
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d00f      	beq.n	8009e5a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009e3a:	6839      	ldr	r1, [r7, #0]
 8009e3c:	6878      	ldr	r0, [r7, #4]
 8009e3e:	f000 f918 	bl	800a072 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	685b      	ldr	r3, [r3, #4]
 8009e46:	b2db      	uxtb	r3, r3
 8009e48:	4619      	mov	r1, r3
 8009e4a:	6878      	ldr	r0, [r7, #4]
 8009e4c:	f7fe ff91 	bl	8008d72 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	2202      	movs	r2, #2
 8009e54:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009e58:	e014      	b.n	8009e84 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009e5a:	6878      	ldr	r0, [r7, #4]
 8009e5c:	f000 f9e7 	bl	800a22e <USBD_CtlSendStatus>
      break;
 8009e60:	e010      	b.n	8009e84 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009e62:	6878      	ldr	r0, [r7, #4]
 8009e64:	f000 f9e3 	bl	800a22e <USBD_CtlSendStatus>
      break;
 8009e68:	e00c      	b.n	8009e84 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009e6a:	6839      	ldr	r1, [r7, #0]
 8009e6c:	6878      	ldr	r0, [r7, #4]
 8009e6e:	f000 f900 	bl	800a072 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009e72:	4b07      	ldr	r3, [pc, #28]	@ (8009e90 <USBD_SetConfig+0x150>)
 8009e74:	781b      	ldrb	r3, [r3, #0]
 8009e76:	4619      	mov	r1, r3
 8009e78:	6878      	ldr	r0, [r7, #4]
 8009e7a:	f7fe ff7a 	bl	8008d72 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009e7e:	2303      	movs	r3, #3
 8009e80:	73fb      	strb	r3, [r7, #15]
      break;
 8009e82:	bf00      	nop
  }

  return ret;
 8009e84:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e86:	4618      	mov	r0, r3
 8009e88:	3710      	adds	r7, #16
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	bd80      	pop	{r7, pc}
 8009e8e:	bf00      	nop
 8009e90:	20000a78 	.word	0x20000a78

08009e94 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e94:	b580      	push	{r7, lr}
 8009e96:	b082      	sub	sp, #8
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	6078      	str	r0, [r7, #4]
 8009e9c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009e9e:	683b      	ldr	r3, [r7, #0]
 8009ea0:	88db      	ldrh	r3, [r3, #6]
 8009ea2:	2b01      	cmp	r3, #1
 8009ea4:	d004      	beq.n	8009eb0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009ea6:	6839      	ldr	r1, [r7, #0]
 8009ea8:	6878      	ldr	r0, [r7, #4]
 8009eaa:	f000 f8e2 	bl	800a072 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009eae:	e023      	b.n	8009ef8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009eb6:	b2db      	uxtb	r3, r3
 8009eb8:	2b02      	cmp	r3, #2
 8009eba:	dc02      	bgt.n	8009ec2 <USBD_GetConfig+0x2e>
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	dc03      	bgt.n	8009ec8 <USBD_GetConfig+0x34>
 8009ec0:	e015      	b.n	8009eee <USBD_GetConfig+0x5a>
 8009ec2:	2b03      	cmp	r3, #3
 8009ec4:	d00b      	beq.n	8009ede <USBD_GetConfig+0x4a>
 8009ec6:	e012      	b.n	8009eee <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	2200      	movs	r2, #0
 8009ecc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	3308      	adds	r3, #8
 8009ed2:	2201      	movs	r2, #1
 8009ed4:	4619      	mov	r1, r3
 8009ed6:	6878      	ldr	r0, [r7, #4]
 8009ed8:	f000 f948 	bl	800a16c <USBD_CtlSendData>
        break;
 8009edc:	e00c      	b.n	8009ef8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	3304      	adds	r3, #4
 8009ee2:	2201      	movs	r2, #1
 8009ee4:	4619      	mov	r1, r3
 8009ee6:	6878      	ldr	r0, [r7, #4]
 8009ee8:	f000 f940 	bl	800a16c <USBD_CtlSendData>
        break;
 8009eec:	e004      	b.n	8009ef8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009eee:	6839      	ldr	r1, [r7, #0]
 8009ef0:	6878      	ldr	r0, [r7, #4]
 8009ef2:	f000 f8be 	bl	800a072 <USBD_CtlError>
        break;
 8009ef6:	bf00      	nop
}
 8009ef8:	bf00      	nop
 8009efa:	3708      	adds	r7, #8
 8009efc:	46bd      	mov	sp, r7
 8009efe:	bd80      	pop	{r7, pc}

08009f00 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f00:	b580      	push	{r7, lr}
 8009f02:	b082      	sub	sp, #8
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	6078      	str	r0, [r7, #4]
 8009f08:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f10:	b2db      	uxtb	r3, r3
 8009f12:	3b01      	subs	r3, #1
 8009f14:	2b02      	cmp	r3, #2
 8009f16:	d81e      	bhi.n	8009f56 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009f18:	683b      	ldr	r3, [r7, #0]
 8009f1a:	88db      	ldrh	r3, [r3, #6]
 8009f1c:	2b02      	cmp	r3, #2
 8009f1e:	d004      	beq.n	8009f2a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009f20:	6839      	ldr	r1, [r7, #0]
 8009f22:	6878      	ldr	r0, [r7, #4]
 8009f24:	f000 f8a5 	bl	800a072 <USBD_CtlError>
        break;
 8009f28:	e01a      	b.n	8009f60 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	2201      	movs	r2, #1
 8009f2e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d005      	beq.n	8009f46 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	68db      	ldr	r3, [r3, #12]
 8009f3e:	f043 0202 	orr.w	r2, r3, #2
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	330c      	adds	r3, #12
 8009f4a:	2202      	movs	r2, #2
 8009f4c:	4619      	mov	r1, r3
 8009f4e:	6878      	ldr	r0, [r7, #4]
 8009f50:	f000 f90c 	bl	800a16c <USBD_CtlSendData>
      break;
 8009f54:	e004      	b.n	8009f60 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009f56:	6839      	ldr	r1, [r7, #0]
 8009f58:	6878      	ldr	r0, [r7, #4]
 8009f5a:	f000 f88a 	bl	800a072 <USBD_CtlError>
      break;
 8009f5e:	bf00      	nop
  }
}
 8009f60:	bf00      	nop
 8009f62:	3708      	adds	r7, #8
 8009f64:	46bd      	mov	sp, r7
 8009f66:	bd80      	pop	{r7, pc}

08009f68 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f68:	b580      	push	{r7, lr}
 8009f6a:	b082      	sub	sp, #8
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	6078      	str	r0, [r7, #4]
 8009f70:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009f72:	683b      	ldr	r3, [r7, #0]
 8009f74:	885b      	ldrh	r3, [r3, #2]
 8009f76:	2b01      	cmp	r3, #1
 8009f78:	d107      	bne.n	8009f8a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	2201      	movs	r2, #1
 8009f7e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009f82:	6878      	ldr	r0, [r7, #4]
 8009f84:	f000 f953 	bl	800a22e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009f88:	e013      	b.n	8009fb2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009f8a:	683b      	ldr	r3, [r7, #0]
 8009f8c:	885b      	ldrh	r3, [r3, #2]
 8009f8e:	2b02      	cmp	r3, #2
 8009f90:	d10b      	bne.n	8009faa <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8009f92:	683b      	ldr	r3, [r7, #0]
 8009f94:	889b      	ldrh	r3, [r3, #4]
 8009f96:	0a1b      	lsrs	r3, r3, #8
 8009f98:	b29b      	uxth	r3, r3
 8009f9a:	b2da      	uxtb	r2, r3
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009fa2:	6878      	ldr	r0, [r7, #4]
 8009fa4:	f000 f943 	bl	800a22e <USBD_CtlSendStatus>
}
 8009fa8:	e003      	b.n	8009fb2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009faa:	6839      	ldr	r1, [r7, #0]
 8009fac:	6878      	ldr	r0, [r7, #4]
 8009fae:	f000 f860 	bl	800a072 <USBD_CtlError>
}
 8009fb2:	bf00      	nop
 8009fb4:	3708      	adds	r7, #8
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	bd80      	pop	{r7, pc}

08009fba <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009fba:	b580      	push	{r7, lr}
 8009fbc:	b082      	sub	sp, #8
 8009fbe:	af00      	add	r7, sp, #0
 8009fc0:	6078      	str	r0, [r7, #4]
 8009fc2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009fca:	b2db      	uxtb	r3, r3
 8009fcc:	3b01      	subs	r3, #1
 8009fce:	2b02      	cmp	r3, #2
 8009fd0:	d80b      	bhi.n	8009fea <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009fd2:	683b      	ldr	r3, [r7, #0]
 8009fd4:	885b      	ldrh	r3, [r3, #2]
 8009fd6:	2b01      	cmp	r3, #1
 8009fd8:	d10c      	bne.n	8009ff4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	2200      	movs	r2, #0
 8009fde:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009fe2:	6878      	ldr	r0, [r7, #4]
 8009fe4:	f000 f923 	bl	800a22e <USBD_CtlSendStatus>
      }
      break;
 8009fe8:	e004      	b.n	8009ff4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009fea:	6839      	ldr	r1, [r7, #0]
 8009fec:	6878      	ldr	r0, [r7, #4]
 8009fee:	f000 f840 	bl	800a072 <USBD_CtlError>
      break;
 8009ff2:	e000      	b.n	8009ff6 <USBD_ClrFeature+0x3c>
      break;
 8009ff4:	bf00      	nop
  }
}
 8009ff6:	bf00      	nop
 8009ff8:	3708      	adds	r7, #8
 8009ffa:	46bd      	mov	sp, r7
 8009ffc:	bd80      	pop	{r7, pc}

08009ffe <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009ffe:	b580      	push	{r7, lr}
 800a000:	b084      	sub	sp, #16
 800a002:	af00      	add	r7, sp, #0
 800a004:	6078      	str	r0, [r7, #4]
 800a006:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a008:	683b      	ldr	r3, [r7, #0]
 800a00a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	781a      	ldrb	r2, [r3, #0]
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	3301      	adds	r3, #1
 800a018:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	781a      	ldrb	r2, [r3, #0]
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	3301      	adds	r3, #1
 800a026:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a028:	68f8      	ldr	r0, [r7, #12]
 800a02a:	f7ff fa3f 	bl	80094ac <SWAPBYTE>
 800a02e:	4603      	mov	r3, r0
 800a030:	461a      	mov	r2, r3
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	3301      	adds	r3, #1
 800a03a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	3301      	adds	r3, #1
 800a040:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a042:	68f8      	ldr	r0, [r7, #12]
 800a044:	f7ff fa32 	bl	80094ac <SWAPBYTE>
 800a048:	4603      	mov	r3, r0
 800a04a:	461a      	mov	r2, r3
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	3301      	adds	r3, #1
 800a054:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	3301      	adds	r3, #1
 800a05a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a05c:	68f8      	ldr	r0, [r7, #12]
 800a05e:	f7ff fa25 	bl	80094ac <SWAPBYTE>
 800a062:	4603      	mov	r3, r0
 800a064:	461a      	mov	r2, r3
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	80da      	strh	r2, [r3, #6]
}
 800a06a:	bf00      	nop
 800a06c:	3710      	adds	r7, #16
 800a06e:	46bd      	mov	sp, r7
 800a070:	bd80      	pop	{r7, pc}

0800a072 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a072:	b580      	push	{r7, lr}
 800a074:	b082      	sub	sp, #8
 800a076:	af00      	add	r7, sp, #0
 800a078:	6078      	str	r0, [r7, #4]
 800a07a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a07c:	2180      	movs	r1, #128	@ 0x80
 800a07e:	6878      	ldr	r0, [r7, #4]
 800a080:	f000 fcf4 	bl	800aa6c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a084:	2100      	movs	r1, #0
 800a086:	6878      	ldr	r0, [r7, #4]
 800a088:	f000 fcf0 	bl	800aa6c <USBD_LL_StallEP>
}
 800a08c:	bf00      	nop
 800a08e:	3708      	adds	r7, #8
 800a090:	46bd      	mov	sp, r7
 800a092:	bd80      	pop	{r7, pc}

0800a094 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a094:	b580      	push	{r7, lr}
 800a096:	b086      	sub	sp, #24
 800a098:	af00      	add	r7, sp, #0
 800a09a:	60f8      	str	r0, [r7, #12]
 800a09c:	60b9      	str	r1, [r7, #8]
 800a09e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d042      	beq.n	800a130 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800a0ae:	6938      	ldr	r0, [r7, #16]
 800a0b0:	f000 f842 	bl	800a138 <USBD_GetLen>
 800a0b4:	4603      	mov	r3, r0
 800a0b6:	3301      	adds	r3, #1
 800a0b8:	005b      	lsls	r3, r3, #1
 800a0ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a0be:	d808      	bhi.n	800a0d2 <USBD_GetString+0x3e>
 800a0c0:	6938      	ldr	r0, [r7, #16]
 800a0c2:	f000 f839 	bl	800a138 <USBD_GetLen>
 800a0c6:	4603      	mov	r3, r0
 800a0c8:	3301      	adds	r3, #1
 800a0ca:	b29b      	uxth	r3, r3
 800a0cc:	005b      	lsls	r3, r3, #1
 800a0ce:	b29a      	uxth	r2, r3
 800a0d0:	e001      	b.n	800a0d6 <USBD_GetString+0x42>
 800a0d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a0da:	7dfb      	ldrb	r3, [r7, #23]
 800a0dc:	68ba      	ldr	r2, [r7, #8]
 800a0de:	4413      	add	r3, r2
 800a0e0:	687a      	ldr	r2, [r7, #4]
 800a0e2:	7812      	ldrb	r2, [r2, #0]
 800a0e4:	701a      	strb	r2, [r3, #0]
  idx++;
 800a0e6:	7dfb      	ldrb	r3, [r7, #23]
 800a0e8:	3301      	adds	r3, #1
 800a0ea:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a0ec:	7dfb      	ldrb	r3, [r7, #23]
 800a0ee:	68ba      	ldr	r2, [r7, #8]
 800a0f0:	4413      	add	r3, r2
 800a0f2:	2203      	movs	r2, #3
 800a0f4:	701a      	strb	r2, [r3, #0]
  idx++;
 800a0f6:	7dfb      	ldrb	r3, [r7, #23]
 800a0f8:	3301      	adds	r3, #1
 800a0fa:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a0fc:	e013      	b.n	800a126 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800a0fe:	7dfb      	ldrb	r3, [r7, #23]
 800a100:	68ba      	ldr	r2, [r7, #8]
 800a102:	4413      	add	r3, r2
 800a104:	693a      	ldr	r2, [r7, #16]
 800a106:	7812      	ldrb	r2, [r2, #0]
 800a108:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a10a:	693b      	ldr	r3, [r7, #16]
 800a10c:	3301      	adds	r3, #1
 800a10e:	613b      	str	r3, [r7, #16]
    idx++;
 800a110:	7dfb      	ldrb	r3, [r7, #23]
 800a112:	3301      	adds	r3, #1
 800a114:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a116:	7dfb      	ldrb	r3, [r7, #23]
 800a118:	68ba      	ldr	r2, [r7, #8]
 800a11a:	4413      	add	r3, r2
 800a11c:	2200      	movs	r2, #0
 800a11e:	701a      	strb	r2, [r3, #0]
    idx++;
 800a120:	7dfb      	ldrb	r3, [r7, #23]
 800a122:	3301      	adds	r3, #1
 800a124:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a126:	693b      	ldr	r3, [r7, #16]
 800a128:	781b      	ldrb	r3, [r3, #0]
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d1e7      	bne.n	800a0fe <USBD_GetString+0x6a>
 800a12e:	e000      	b.n	800a132 <USBD_GetString+0x9e>
    return;
 800a130:	bf00      	nop
  }
}
 800a132:	3718      	adds	r7, #24
 800a134:	46bd      	mov	sp, r7
 800a136:	bd80      	pop	{r7, pc}

0800a138 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a138:	b480      	push	{r7}
 800a13a:	b085      	sub	sp, #20
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a140:	2300      	movs	r3, #0
 800a142:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a148:	e005      	b.n	800a156 <USBD_GetLen+0x1e>
  {
    len++;
 800a14a:	7bfb      	ldrb	r3, [r7, #15]
 800a14c:	3301      	adds	r3, #1
 800a14e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a150:	68bb      	ldr	r3, [r7, #8]
 800a152:	3301      	adds	r3, #1
 800a154:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a156:	68bb      	ldr	r3, [r7, #8]
 800a158:	781b      	ldrb	r3, [r3, #0]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d1f5      	bne.n	800a14a <USBD_GetLen+0x12>
  }

  return len;
 800a15e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a160:	4618      	mov	r0, r3
 800a162:	3714      	adds	r7, #20
 800a164:	46bd      	mov	sp, r7
 800a166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16a:	4770      	bx	lr

0800a16c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a16c:	b580      	push	{r7, lr}
 800a16e:	b084      	sub	sp, #16
 800a170:	af00      	add	r7, sp, #0
 800a172:	60f8      	str	r0, [r7, #12]
 800a174:	60b9      	str	r1, [r7, #8]
 800a176:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	2202      	movs	r2, #2
 800a17c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	687a      	ldr	r2, [r7, #4]
 800a184:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	68ba      	ldr	r2, [r7, #8]
 800a18a:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	687a      	ldr	r2, [r7, #4]
 800a190:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	68ba      	ldr	r2, [r7, #8]
 800a196:	2100      	movs	r1, #0
 800a198:	68f8      	ldr	r0, [r7, #12]
 800a19a:	f000 fcf0 	bl	800ab7e <USBD_LL_Transmit>

  return USBD_OK;
 800a19e:	2300      	movs	r3, #0
}
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	3710      	adds	r7, #16
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	bd80      	pop	{r7, pc}

0800a1a8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a1a8:	b580      	push	{r7, lr}
 800a1aa:	b084      	sub	sp, #16
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	60f8      	str	r0, [r7, #12]
 800a1b0:	60b9      	str	r1, [r7, #8]
 800a1b2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	68ba      	ldr	r2, [r7, #8]
 800a1b8:	2100      	movs	r1, #0
 800a1ba:	68f8      	ldr	r0, [r7, #12]
 800a1bc:	f000 fcdf 	bl	800ab7e <USBD_LL_Transmit>

  return USBD_OK;
 800a1c0:	2300      	movs	r3, #0
}
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	3710      	adds	r7, #16
 800a1c6:	46bd      	mov	sp, r7
 800a1c8:	bd80      	pop	{r7, pc}

0800a1ca <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a1ca:	b580      	push	{r7, lr}
 800a1cc:	b084      	sub	sp, #16
 800a1ce:	af00      	add	r7, sp, #0
 800a1d0:	60f8      	str	r0, [r7, #12]
 800a1d2:	60b9      	str	r1, [r7, #8]
 800a1d4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	2203      	movs	r2, #3
 800a1da:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	687a      	ldr	r2, [r7, #4]
 800a1e2:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	68ba      	ldr	r2, [r7, #8]
 800a1ea:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	687a      	ldr	r2, [r7, #4]
 800a1f2:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	68ba      	ldr	r2, [r7, #8]
 800a1fa:	2100      	movs	r1, #0
 800a1fc:	68f8      	ldr	r0, [r7, #12]
 800a1fe:	f000 fcdf 	bl	800abc0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a202:	2300      	movs	r3, #0
}
 800a204:	4618      	mov	r0, r3
 800a206:	3710      	adds	r7, #16
 800a208:	46bd      	mov	sp, r7
 800a20a:	bd80      	pop	{r7, pc}

0800a20c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a20c:	b580      	push	{r7, lr}
 800a20e:	b084      	sub	sp, #16
 800a210:	af00      	add	r7, sp, #0
 800a212:	60f8      	str	r0, [r7, #12]
 800a214:	60b9      	str	r1, [r7, #8]
 800a216:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	68ba      	ldr	r2, [r7, #8]
 800a21c:	2100      	movs	r1, #0
 800a21e:	68f8      	ldr	r0, [r7, #12]
 800a220:	f000 fcce 	bl	800abc0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a224:	2300      	movs	r3, #0
}
 800a226:	4618      	mov	r0, r3
 800a228:	3710      	adds	r7, #16
 800a22a:	46bd      	mov	sp, r7
 800a22c:	bd80      	pop	{r7, pc}

0800a22e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a22e:	b580      	push	{r7, lr}
 800a230:	b082      	sub	sp, #8
 800a232:	af00      	add	r7, sp, #0
 800a234:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	2204      	movs	r2, #4
 800a23a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a23e:	2300      	movs	r3, #0
 800a240:	2200      	movs	r2, #0
 800a242:	2100      	movs	r1, #0
 800a244:	6878      	ldr	r0, [r7, #4]
 800a246:	f000 fc9a 	bl	800ab7e <USBD_LL_Transmit>

  return USBD_OK;
 800a24a:	2300      	movs	r3, #0
}
 800a24c:	4618      	mov	r0, r3
 800a24e:	3708      	adds	r7, #8
 800a250:	46bd      	mov	sp, r7
 800a252:	bd80      	pop	{r7, pc}

0800a254 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a254:	b580      	push	{r7, lr}
 800a256:	b082      	sub	sp, #8
 800a258:	af00      	add	r7, sp, #0
 800a25a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2205      	movs	r2, #5
 800a260:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a264:	2300      	movs	r3, #0
 800a266:	2200      	movs	r2, #0
 800a268:	2100      	movs	r1, #0
 800a26a:	6878      	ldr	r0, [r7, #4]
 800a26c:	f000 fca8 	bl	800abc0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a270:	2300      	movs	r3, #0
}
 800a272:	4618      	mov	r0, r3
 800a274:	3708      	adds	r7, #8
 800a276:	46bd      	mov	sp, r7
 800a278:	bd80      	pop	{r7, pc}
	...

0800a27c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a27c:	b580      	push	{r7, lr}
 800a27e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a280:	2200      	movs	r2, #0
 800a282:	4912      	ldr	r1, [pc, #72]	@ (800a2cc <MX_USB_DEVICE_Init+0x50>)
 800a284:	4812      	ldr	r0, [pc, #72]	@ (800a2d0 <MX_USB_DEVICE_Init+0x54>)
 800a286:	f7fe fcdb 	bl	8008c40 <USBD_Init>
 800a28a:	4603      	mov	r3, r0
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d001      	beq.n	800a294 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a290:	f7f7 f88a 	bl	80013a8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a294:	490f      	ldr	r1, [pc, #60]	@ (800a2d4 <MX_USB_DEVICE_Init+0x58>)
 800a296:	480e      	ldr	r0, [pc, #56]	@ (800a2d0 <MX_USB_DEVICE_Init+0x54>)
 800a298:	f7fe fd02 	bl	8008ca0 <USBD_RegisterClass>
 800a29c:	4603      	mov	r3, r0
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d001      	beq.n	800a2a6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a2a2:	f7f7 f881 	bl	80013a8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a2a6:	490c      	ldr	r1, [pc, #48]	@ (800a2d8 <MX_USB_DEVICE_Init+0x5c>)
 800a2a8:	4809      	ldr	r0, [pc, #36]	@ (800a2d0 <MX_USB_DEVICE_Init+0x54>)
 800a2aa:	f7fe fbf9 	bl	8008aa0 <USBD_CDC_RegisterInterface>
 800a2ae:	4603      	mov	r3, r0
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d001      	beq.n	800a2b8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a2b4:	f7f7 f878 	bl	80013a8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a2b8:	4805      	ldr	r0, [pc, #20]	@ (800a2d0 <MX_USB_DEVICE_Init+0x54>)
 800a2ba:	f7fe fd27 	bl	8008d0c <USBD_Start>
 800a2be:	4603      	mov	r3, r0
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d001      	beq.n	800a2c8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a2c4:	f7f7 f870 	bl	80013a8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a2c8:	bf00      	nop
 800a2ca:	bd80      	pop	{r7, pc}
 800a2cc:	200000ac 	.word	0x200000ac
 800a2d0:	20000a7c 	.word	0x20000a7c
 800a2d4:	20000018 	.word	0x20000018
 800a2d8:	20000098 	.word	0x20000098

0800a2dc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a2dc:	b580      	push	{r7, lr}
 800a2de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a2e0:	2200      	movs	r2, #0
 800a2e2:	4905      	ldr	r1, [pc, #20]	@ (800a2f8 <CDC_Init_FS+0x1c>)
 800a2e4:	4805      	ldr	r0, [pc, #20]	@ (800a2fc <CDC_Init_FS+0x20>)
 800a2e6:	f7fe fbf5 	bl	8008ad4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a2ea:	4905      	ldr	r1, [pc, #20]	@ (800a300 <CDC_Init_FS+0x24>)
 800a2ec:	4803      	ldr	r0, [pc, #12]	@ (800a2fc <CDC_Init_FS+0x20>)
 800a2ee:	f7fe fc13 	bl	8008b18 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a2f2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a2f4:	4618      	mov	r0, r3
 800a2f6:	bd80      	pop	{r7, pc}
 800a2f8:	20001558 	.word	0x20001558
 800a2fc:	20000a7c 	.word	0x20000a7c
 800a300:	20000d58 	.word	0x20000d58

0800a304 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a304:	b480      	push	{r7}
 800a306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a308:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a30a:	4618      	mov	r0, r3
 800a30c:	46bd      	mov	sp, r7
 800a30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a312:	4770      	bx	lr

0800a314 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a314:	b480      	push	{r7}
 800a316:	b083      	sub	sp, #12
 800a318:	af00      	add	r7, sp, #0
 800a31a:	4603      	mov	r3, r0
 800a31c:	6039      	str	r1, [r7, #0]
 800a31e:	71fb      	strb	r3, [r7, #7]
 800a320:	4613      	mov	r3, r2
 800a322:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a324:	79fb      	ldrb	r3, [r7, #7]
 800a326:	2b23      	cmp	r3, #35	@ 0x23
 800a328:	d84a      	bhi.n	800a3c0 <CDC_Control_FS+0xac>
 800a32a:	a201      	add	r2, pc, #4	@ (adr r2, 800a330 <CDC_Control_FS+0x1c>)
 800a32c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a330:	0800a3c1 	.word	0x0800a3c1
 800a334:	0800a3c1 	.word	0x0800a3c1
 800a338:	0800a3c1 	.word	0x0800a3c1
 800a33c:	0800a3c1 	.word	0x0800a3c1
 800a340:	0800a3c1 	.word	0x0800a3c1
 800a344:	0800a3c1 	.word	0x0800a3c1
 800a348:	0800a3c1 	.word	0x0800a3c1
 800a34c:	0800a3c1 	.word	0x0800a3c1
 800a350:	0800a3c1 	.word	0x0800a3c1
 800a354:	0800a3c1 	.word	0x0800a3c1
 800a358:	0800a3c1 	.word	0x0800a3c1
 800a35c:	0800a3c1 	.word	0x0800a3c1
 800a360:	0800a3c1 	.word	0x0800a3c1
 800a364:	0800a3c1 	.word	0x0800a3c1
 800a368:	0800a3c1 	.word	0x0800a3c1
 800a36c:	0800a3c1 	.word	0x0800a3c1
 800a370:	0800a3c1 	.word	0x0800a3c1
 800a374:	0800a3c1 	.word	0x0800a3c1
 800a378:	0800a3c1 	.word	0x0800a3c1
 800a37c:	0800a3c1 	.word	0x0800a3c1
 800a380:	0800a3c1 	.word	0x0800a3c1
 800a384:	0800a3c1 	.word	0x0800a3c1
 800a388:	0800a3c1 	.word	0x0800a3c1
 800a38c:	0800a3c1 	.word	0x0800a3c1
 800a390:	0800a3c1 	.word	0x0800a3c1
 800a394:	0800a3c1 	.word	0x0800a3c1
 800a398:	0800a3c1 	.word	0x0800a3c1
 800a39c:	0800a3c1 	.word	0x0800a3c1
 800a3a0:	0800a3c1 	.word	0x0800a3c1
 800a3a4:	0800a3c1 	.word	0x0800a3c1
 800a3a8:	0800a3c1 	.word	0x0800a3c1
 800a3ac:	0800a3c1 	.word	0x0800a3c1
 800a3b0:	0800a3c1 	.word	0x0800a3c1
 800a3b4:	0800a3c1 	.word	0x0800a3c1
 800a3b8:	0800a3c1 	.word	0x0800a3c1
 800a3bc:	0800a3c1 	.word	0x0800a3c1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a3c0:	bf00      	nop
  }

  return (USBD_OK);
 800a3c2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a3c4:	4618      	mov	r0, r3
 800a3c6:	370c      	adds	r7, #12
 800a3c8:	46bd      	mov	sp, r7
 800a3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ce:	4770      	bx	lr

0800a3d0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a3d0:	b580      	push	{r7, lr}
 800a3d2:	b082      	sub	sp, #8
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	6078      	str	r0, [r7, #4]
 800a3d8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a3da:	6879      	ldr	r1, [r7, #4]
 800a3dc:	4805      	ldr	r0, [pc, #20]	@ (800a3f4 <CDC_Receive_FS+0x24>)
 800a3de:	f7fe fb9b 	bl	8008b18 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a3e2:	4804      	ldr	r0, [pc, #16]	@ (800a3f4 <CDC_Receive_FS+0x24>)
 800a3e4:	f7fe fbf6 	bl	8008bd4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a3e8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	3708      	adds	r7, #8
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	bd80      	pop	{r7, pc}
 800a3f2:	bf00      	nop
 800a3f4:	20000a7c 	.word	0x20000a7c

0800a3f8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a3f8:	b580      	push	{r7, lr}
 800a3fa:	b084      	sub	sp, #16
 800a3fc:	af00      	add	r7, sp, #0
 800a3fe:	6078      	str	r0, [r7, #4]
 800a400:	460b      	mov	r3, r1
 800a402:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a404:	2300      	movs	r3, #0
 800a406:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a408:	4b0d      	ldr	r3, [pc, #52]	@ (800a440 <CDC_Transmit_FS+0x48>)
 800a40a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a40e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a410:	68bb      	ldr	r3, [r7, #8]
 800a412:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a416:	2b00      	cmp	r3, #0
 800a418:	d001      	beq.n	800a41e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a41a:	2301      	movs	r3, #1
 800a41c:	e00b      	b.n	800a436 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a41e:	887b      	ldrh	r3, [r7, #2]
 800a420:	461a      	mov	r2, r3
 800a422:	6879      	ldr	r1, [r7, #4]
 800a424:	4806      	ldr	r0, [pc, #24]	@ (800a440 <CDC_Transmit_FS+0x48>)
 800a426:	f7fe fb55 	bl	8008ad4 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a42a:	4805      	ldr	r0, [pc, #20]	@ (800a440 <CDC_Transmit_FS+0x48>)
 800a42c:	f7fe fb92 	bl	8008b54 <USBD_CDC_TransmitPacket>
 800a430:	4603      	mov	r3, r0
 800a432:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a434:	7bfb      	ldrb	r3, [r7, #15]
}
 800a436:	4618      	mov	r0, r3
 800a438:	3710      	adds	r7, #16
 800a43a:	46bd      	mov	sp, r7
 800a43c:	bd80      	pop	{r7, pc}
 800a43e:	bf00      	nop
 800a440:	20000a7c 	.word	0x20000a7c

0800a444 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a444:	b480      	push	{r7}
 800a446:	b087      	sub	sp, #28
 800a448:	af00      	add	r7, sp, #0
 800a44a:	60f8      	str	r0, [r7, #12]
 800a44c:	60b9      	str	r1, [r7, #8]
 800a44e:	4613      	mov	r3, r2
 800a450:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a452:	2300      	movs	r3, #0
 800a454:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a456:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a45a:	4618      	mov	r0, r3
 800a45c:	371c      	adds	r7, #28
 800a45e:	46bd      	mov	sp, r7
 800a460:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a464:	4770      	bx	lr
	...

0800a468 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a468:	b480      	push	{r7}
 800a46a:	b083      	sub	sp, #12
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	4603      	mov	r3, r0
 800a470:	6039      	str	r1, [r7, #0]
 800a472:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	2212      	movs	r2, #18
 800a478:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a47a:	4b03      	ldr	r3, [pc, #12]	@ (800a488 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a47c:	4618      	mov	r0, r3
 800a47e:	370c      	adds	r7, #12
 800a480:	46bd      	mov	sp, r7
 800a482:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a486:	4770      	bx	lr
 800a488:	200000c8 	.word	0x200000c8

0800a48c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a48c:	b480      	push	{r7}
 800a48e:	b083      	sub	sp, #12
 800a490:	af00      	add	r7, sp, #0
 800a492:	4603      	mov	r3, r0
 800a494:	6039      	str	r1, [r7, #0]
 800a496:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a498:	683b      	ldr	r3, [r7, #0]
 800a49a:	2204      	movs	r2, #4
 800a49c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a49e:	4b03      	ldr	r3, [pc, #12]	@ (800a4ac <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a4a0:	4618      	mov	r0, r3
 800a4a2:	370c      	adds	r7, #12
 800a4a4:	46bd      	mov	sp, r7
 800a4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4aa:	4770      	bx	lr
 800a4ac:	200000dc 	.word	0x200000dc

0800a4b0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a4b0:	b580      	push	{r7, lr}
 800a4b2:	b082      	sub	sp, #8
 800a4b4:	af00      	add	r7, sp, #0
 800a4b6:	4603      	mov	r3, r0
 800a4b8:	6039      	str	r1, [r7, #0]
 800a4ba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a4bc:	79fb      	ldrb	r3, [r7, #7]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d105      	bne.n	800a4ce <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a4c2:	683a      	ldr	r2, [r7, #0]
 800a4c4:	4907      	ldr	r1, [pc, #28]	@ (800a4e4 <USBD_FS_ProductStrDescriptor+0x34>)
 800a4c6:	4808      	ldr	r0, [pc, #32]	@ (800a4e8 <USBD_FS_ProductStrDescriptor+0x38>)
 800a4c8:	f7ff fde4 	bl	800a094 <USBD_GetString>
 800a4cc:	e004      	b.n	800a4d8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a4ce:	683a      	ldr	r2, [r7, #0]
 800a4d0:	4904      	ldr	r1, [pc, #16]	@ (800a4e4 <USBD_FS_ProductStrDescriptor+0x34>)
 800a4d2:	4805      	ldr	r0, [pc, #20]	@ (800a4e8 <USBD_FS_ProductStrDescriptor+0x38>)
 800a4d4:	f7ff fdde 	bl	800a094 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a4d8:	4b02      	ldr	r3, [pc, #8]	@ (800a4e4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a4da:	4618      	mov	r0, r3
 800a4dc:	3708      	adds	r7, #8
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	bd80      	pop	{r7, pc}
 800a4e2:	bf00      	nop
 800a4e4:	20001d58 	.word	0x20001d58
 800a4e8:	0800bb34 	.word	0x0800bb34

0800a4ec <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	b082      	sub	sp, #8
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	4603      	mov	r3, r0
 800a4f4:	6039      	str	r1, [r7, #0]
 800a4f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a4f8:	683a      	ldr	r2, [r7, #0]
 800a4fa:	4904      	ldr	r1, [pc, #16]	@ (800a50c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a4fc:	4804      	ldr	r0, [pc, #16]	@ (800a510 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a4fe:	f7ff fdc9 	bl	800a094 <USBD_GetString>
  return USBD_StrDesc;
 800a502:	4b02      	ldr	r3, [pc, #8]	@ (800a50c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a504:	4618      	mov	r0, r3
 800a506:	3708      	adds	r7, #8
 800a508:	46bd      	mov	sp, r7
 800a50a:	bd80      	pop	{r7, pc}
 800a50c:	20001d58 	.word	0x20001d58
 800a510:	0800bb4c 	.word	0x0800bb4c

0800a514 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a514:	b580      	push	{r7, lr}
 800a516:	b082      	sub	sp, #8
 800a518:	af00      	add	r7, sp, #0
 800a51a:	4603      	mov	r3, r0
 800a51c:	6039      	str	r1, [r7, #0]
 800a51e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a520:	683b      	ldr	r3, [r7, #0]
 800a522:	221a      	movs	r2, #26
 800a524:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a526:	f000 f843 	bl	800a5b0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a52a:	4b02      	ldr	r3, [pc, #8]	@ (800a534 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a52c:	4618      	mov	r0, r3
 800a52e:	3708      	adds	r7, #8
 800a530:	46bd      	mov	sp, r7
 800a532:	bd80      	pop	{r7, pc}
 800a534:	200000e0 	.word	0x200000e0

0800a538 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a538:	b580      	push	{r7, lr}
 800a53a:	b082      	sub	sp, #8
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	4603      	mov	r3, r0
 800a540:	6039      	str	r1, [r7, #0]
 800a542:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a544:	79fb      	ldrb	r3, [r7, #7]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d105      	bne.n	800a556 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a54a:	683a      	ldr	r2, [r7, #0]
 800a54c:	4907      	ldr	r1, [pc, #28]	@ (800a56c <USBD_FS_ConfigStrDescriptor+0x34>)
 800a54e:	4808      	ldr	r0, [pc, #32]	@ (800a570 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a550:	f7ff fda0 	bl	800a094 <USBD_GetString>
 800a554:	e004      	b.n	800a560 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a556:	683a      	ldr	r2, [r7, #0]
 800a558:	4904      	ldr	r1, [pc, #16]	@ (800a56c <USBD_FS_ConfigStrDescriptor+0x34>)
 800a55a:	4805      	ldr	r0, [pc, #20]	@ (800a570 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a55c:	f7ff fd9a 	bl	800a094 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a560:	4b02      	ldr	r3, [pc, #8]	@ (800a56c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a562:	4618      	mov	r0, r3
 800a564:	3708      	adds	r7, #8
 800a566:	46bd      	mov	sp, r7
 800a568:	bd80      	pop	{r7, pc}
 800a56a:	bf00      	nop
 800a56c:	20001d58 	.word	0x20001d58
 800a570:	0800bb60 	.word	0x0800bb60

0800a574 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a574:	b580      	push	{r7, lr}
 800a576:	b082      	sub	sp, #8
 800a578:	af00      	add	r7, sp, #0
 800a57a:	4603      	mov	r3, r0
 800a57c:	6039      	str	r1, [r7, #0]
 800a57e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a580:	79fb      	ldrb	r3, [r7, #7]
 800a582:	2b00      	cmp	r3, #0
 800a584:	d105      	bne.n	800a592 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a586:	683a      	ldr	r2, [r7, #0]
 800a588:	4907      	ldr	r1, [pc, #28]	@ (800a5a8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a58a:	4808      	ldr	r0, [pc, #32]	@ (800a5ac <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a58c:	f7ff fd82 	bl	800a094 <USBD_GetString>
 800a590:	e004      	b.n	800a59c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a592:	683a      	ldr	r2, [r7, #0]
 800a594:	4904      	ldr	r1, [pc, #16]	@ (800a5a8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a596:	4805      	ldr	r0, [pc, #20]	@ (800a5ac <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a598:	f7ff fd7c 	bl	800a094 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a59c:	4b02      	ldr	r3, [pc, #8]	@ (800a5a8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a59e:	4618      	mov	r0, r3
 800a5a0:	3708      	adds	r7, #8
 800a5a2:	46bd      	mov	sp, r7
 800a5a4:	bd80      	pop	{r7, pc}
 800a5a6:	bf00      	nop
 800a5a8:	20001d58 	.word	0x20001d58
 800a5ac:	0800bb6c 	.word	0x0800bb6c

0800a5b0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a5b0:	b580      	push	{r7, lr}
 800a5b2:	b084      	sub	sp, #16
 800a5b4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a5b6:	4b0f      	ldr	r3, [pc, #60]	@ (800a5f4 <Get_SerialNum+0x44>)
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a5bc:	4b0e      	ldr	r3, [pc, #56]	@ (800a5f8 <Get_SerialNum+0x48>)
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a5c2:	4b0e      	ldr	r3, [pc, #56]	@ (800a5fc <Get_SerialNum+0x4c>)
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a5c8:	68fa      	ldr	r2, [r7, #12]
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	4413      	add	r3, r2
 800a5ce:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d009      	beq.n	800a5ea <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a5d6:	2208      	movs	r2, #8
 800a5d8:	4909      	ldr	r1, [pc, #36]	@ (800a600 <Get_SerialNum+0x50>)
 800a5da:	68f8      	ldr	r0, [r7, #12]
 800a5dc:	f000 f814 	bl	800a608 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a5e0:	2204      	movs	r2, #4
 800a5e2:	4908      	ldr	r1, [pc, #32]	@ (800a604 <Get_SerialNum+0x54>)
 800a5e4:	68b8      	ldr	r0, [r7, #8]
 800a5e6:	f000 f80f 	bl	800a608 <IntToUnicode>
  }
}
 800a5ea:	bf00      	nop
 800a5ec:	3710      	adds	r7, #16
 800a5ee:	46bd      	mov	sp, r7
 800a5f0:	bd80      	pop	{r7, pc}
 800a5f2:	bf00      	nop
 800a5f4:	1fff7a10 	.word	0x1fff7a10
 800a5f8:	1fff7a14 	.word	0x1fff7a14
 800a5fc:	1fff7a18 	.word	0x1fff7a18
 800a600:	200000e2 	.word	0x200000e2
 800a604:	200000f2 	.word	0x200000f2

0800a608 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a608:	b480      	push	{r7}
 800a60a:	b087      	sub	sp, #28
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	60f8      	str	r0, [r7, #12]
 800a610:	60b9      	str	r1, [r7, #8]
 800a612:	4613      	mov	r3, r2
 800a614:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a616:	2300      	movs	r3, #0
 800a618:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a61a:	2300      	movs	r3, #0
 800a61c:	75fb      	strb	r3, [r7, #23]
 800a61e:	e027      	b.n	800a670 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	0f1b      	lsrs	r3, r3, #28
 800a624:	2b09      	cmp	r3, #9
 800a626:	d80b      	bhi.n	800a640 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	0f1b      	lsrs	r3, r3, #28
 800a62c:	b2da      	uxtb	r2, r3
 800a62e:	7dfb      	ldrb	r3, [r7, #23]
 800a630:	005b      	lsls	r3, r3, #1
 800a632:	4619      	mov	r1, r3
 800a634:	68bb      	ldr	r3, [r7, #8]
 800a636:	440b      	add	r3, r1
 800a638:	3230      	adds	r2, #48	@ 0x30
 800a63a:	b2d2      	uxtb	r2, r2
 800a63c:	701a      	strb	r2, [r3, #0]
 800a63e:	e00a      	b.n	800a656 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	0f1b      	lsrs	r3, r3, #28
 800a644:	b2da      	uxtb	r2, r3
 800a646:	7dfb      	ldrb	r3, [r7, #23]
 800a648:	005b      	lsls	r3, r3, #1
 800a64a:	4619      	mov	r1, r3
 800a64c:	68bb      	ldr	r3, [r7, #8]
 800a64e:	440b      	add	r3, r1
 800a650:	3237      	adds	r2, #55	@ 0x37
 800a652:	b2d2      	uxtb	r2, r2
 800a654:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	011b      	lsls	r3, r3, #4
 800a65a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a65c:	7dfb      	ldrb	r3, [r7, #23]
 800a65e:	005b      	lsls	r3, r3, #1
 800a660:	3301      	adds	r3, #1
 800a662:	68ba      	ldr	r2, [r7, #8]
 800a664:	4413      	add	r3, r2
 800a666:	2200      	movs	r2, #0
 800a668:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a66a:	7dfb      	ldrb	r3, [r7, #23]
 800a66c:	3301      	adds	r3, #1
 800a66e:	75fb      	strb	r3, [r7, #23]
 800a670:	7dfa      	ldrb	r2, [r7, #23]
 800a672:	79fb      	ldrb	r3, [r7, #7]
 800a674:	429a      	cmp	r2, r3
 800a676:	d3d3      	bcc.n	800a620 <IntToUnicode+0x18>
  }
}
 800a678:	bf00      	nop
 800a67a:	bf00      	nop
 800a67c:	371c      	adds	r7, #28
 800a67e:	46bd      	mov	sp, r7
 800a680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a684:	4770      	bx	lr
	...

0800a688 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	b08a      	sub	sp, #40	@ 0x28
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a690:	f107 0314 	add.w	r3, r7, #20
 800a694:	2200      	movs	r2, #0
 800a696:	601a      	str	r2, [r3, #0]
 800a698:	605a      	str	r2, [r3, #4]
 800a69a:	609a      	str	r2, [r3, #8]
 800a69c:	60da      	str	r2, [r3, #12]
 800a69e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a6a8:	d13a      	bne.n	800a720 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	613b      	str	r3, [r7, #16]
 800a6ae:	4b1e      	ldr	r3, [pc, #120]	@ (800a728 <HAL_PCD_MspInit+0xa0>)
 800a6b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6b2:	4a1d      	ldr	r2, [pc, #116]	@ (800a728 <HAL_PCD_MspInit+0xa0>)
 800a6b4:	f043 0301 	orr.w	r3, r3, #1
 800a6b8:	6313      	str	r3, [r2, #48]	@ 0x30
 800a6ba:	4b1b      	ldr	r3, [pc, #108]	@ (800a728 <HAL_PCD_MspInit+0xa0>)
 800a6bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6be:	f003 0301 	and.w	r3, r3, #1
 800a6c2:	613b      	str	r3, [r7, #16]
 800a6c4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a6c6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a6ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a6cc:	2302      	movs	r3, #2
 800a6ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a6d0:	2300      	movs	r3, #0
 800a6d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a6d4:	2303      	movs	r3, #3
 800a6d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a6d8:	230a      	movs	r3, #10
 800a6da:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a6dc:	f107 0314 	add.w	r3, r7, #20
 800a6e0:	4619      	mov	r1, r3
 800a6e2:	4812      	ldr	r0, [pc, #72]	@ (800a72c <HAL_PCD_MspInit+0xa4>)
 800a6e4:	f7f8 fd78 	bl	80031d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a6e8:	4b0f      	ldr	r3, [pc, #60]	@ (800a728 <HAL_PCD_MspInit+0xa0>)
 800a6ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a6ec:	4a0e      	ldr	r2, [pc, #56]	@ (800a728 <HAL_PCD_MspInit+0xa0>)
 800a6ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a6f2:	6353      	str	r3, [r2, #52]	@ 0x34
 800a6f4:	2300      	movs	r3, #0
 800a6f6:	60fb      	str	r3, [r7, #12]
 800a6f8:	4b0b      	ldr	r3, [pc, #44]	@ (800a728 <HAL_PCD_MspInit+0xa0>)
 800a6fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a6fc:	4a0a      	ldr	r2, [pc, #40]	@ (800a728 <HAL_PCD_MspInit+0xa0>)
 800a6fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a702:	6453      	str	r3, [r2, #68]	@ 0x44
 800a704:	4b08      	ldr	r3, [pc, #32]	@ (800a728 <HAL_PCD_MspInit+0xa0>)
 800a706:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a708:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a70c:	60fb      	str	r3, [r7, #12]
 800a70e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a710:	2200      	movs	r2, #0
 800a712:	2100      	movs	r1, #0
 800a714:	2043      	movs	r0, #67	@ 0x43
 800a716:	f7f8 fc96 	bl	8003046 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a71a:	2043      	movs	r0, #67	@ 0x43
 800a71c:	f7f8 fcaf 	bl	800307e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a720:	bf00      	nop
 800a722:	3728      	adds	r7, #40	@ 0x28
 800a724:	46bd      	mov	sp, r7
 800a726:	bd80      	pop	{r7, pc}
 800a728:	40023800 	.word	0x40023800
 800a72c:	40020000 	.word	0x40020000

0800a730 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a730:	b580      	push	{r7, lr}
 800a732:	b082      	sub	sp, #8
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a744:	4619      	mov	r1, r3
 800a746:	4610      	mov	r0, r2
 800a748:	f7fe fb2d 	bl	8008da6 <USBD_LL_SetupStage>
}
 800a74c:	bf00      	nop
 800a74e:	3708      	adds	r7, #8
 800a750:	46bd      	mov	sp, r7
 800a752:	bd80      	pop	{r7, pc}

0800a754 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b082      	sub	sp, #8
 800a758:	af00      	add	r7, sp, #0
 800a75a:	6078      	str	r0, [r7, #4]
 800a75c:	460b      	mov	r3, r1
 800a75e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a766:	78fa      	ldrb	r2, [r7, #3]
 800a768:	6879      	ldr	r1, [r7, #4]
 800a76a:	4613      	mov	r3, r2
 800a76c:	00db      	lsls	r3, r3, #3
 800a76e:	4413      	add	r3, r2
 800a770:	009b      	lsls	r3, r3, #2
 800a772:	440b      	add	r3, r1
 800a774:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a778:	681a      	ldr	r2, [r3, #0]
 800a77a:	78fb      	ldrb	r3, [r7, #3]
 800a77c:	4619      	mov	r1, r3
 800a77e:	f7fe fb67 	bl	8008e50 <USBD_LL_DataOutStage>
}
 800a782:	bf00      	nop
 800a784:	3708      	adds	r7, #8
 800a786:	46bd      	mov	sp, r7
 800a788:	bd80      	pop	{r7, pc}

0800a78a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a78a:	b580      	push	{r7, lr}
 800a78c:	b082      	sub	sp, #8
 800a78e:	af00      	add	r7, sp, #0
 800a790:	6078      	str	r0, [r7, #4]
 800a792:	460b      	mov	r3, r1
 800a794:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a79c:	78fa      	ldrb	r2, [r7, #3]
 800a79e:	6879      	ldr	r1, [r7, #4]
 800a7a0:	4613      	mov	r3, r2
 800a7a2:	00db      	lsls	r3, r3, #3
 800a7a4:	4413      	add	r3, r2
 800a7a6:	009b      	lsls	r3, r3, #2
 800a7a8:	440b      	add	r3, r1
 800a7aa:	3320      	adds	r3, #32
 800a7ac:	681a      	ldr	r2, [r3, #0]
 800a7ae:	78fb      	ldrb	r3, [r7, #3]
 800a7b0:	4619      	mov	r1, r3
 800a7b2:	f7fe fc09 	bl	8008fc8 <USBD_LL_DataInStage>
}
 800a7b6:	bf00      	nop
 800a7b8:	3708      	adds	r7, #8
 800a7ba:	46bd      	mov	sp, r7
 800a7bc:	bd80      	pop	{r7, pc}

0800a7be <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7be:	b580      	push	{r7, lr}
 800a7c0:	b082      	sub	sp, #8
 800a7c2:	af00      	add	r7, sp, #0
 800a7c4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a7cc:	4618      	mov	r0, r3
 800a7ce:	f7fe fd4d 	bl	800926c <USBD_LL_SOF>
}
 800a7d2:	bf00      	nop
 800a7d4:	3708      	adds	r7, #8
 800a7d6:	46bd      	mov	sp, r7
 800a7d8:	bd80      	pop	{r7, pc}

0800a7da <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7da:	b580      	push	{r7, lr}
 800a7dc:	b084      	sub	sp, #16
 800a7de:	af00      	add	r7, sp, #0
 800a7e0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a7e2:	2301      	movs	r3, #1
 800a7e4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	79db      	ldrb	r3, [r3, #7]
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d102      	bne.n	800a7f4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800a7ee:	2300      	movs	r3, #0
 800a7f0:	73fb      	strb	r3, [r7, #15]
 800a7f2:	e008      	b.n	800a806 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	79db      	ldrb	r3, [r3, #7]
 800a7f8:	2b02      	cmp	r3, #2
 800a7fa:	d102      	bne.n	800a802 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800a7fc:	2301      	movs	r3, #1
 800a7fe:	73fb      	strb	r3, [r7, #15]
 800a800:	e001      	b.n	800a806 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800a802:	f7f6 fdd1 	bl	80013a8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a80c:	7bfa      	ldrb	r2, [r7, #15]
 800a80e:	4611      	mov	r1, r2
 800a810:	4618      	mov	r0, r3
 800a812:	f7fe fce7 	bl	80091e4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a81c:	4618      	mov	r0, r3
 800a81e:	f7fe fc8e 	bl	800913e <USBD_LL_Reset>
}
 800a822:	bf00      	nop
 800a824:	3710      	adds	r7, #16
 800a826:	46bd      	mov	sp, r7
 800a828:	bd80      	pop	{r7, pc}
	...

0800a82c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a82c:	b580      	push	{r7, lr}
 800a82e:	b082      	sub	sp, #8
 800a830:	af00      	add	r7, sp, #0
 800a832:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a83a:	4618      	mov	r0, r3
 800a83c:	f7fe fce2 	bl	8009204 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	687a      	ldr	r2, [r7, #4]
 800a84c:	6812      	ldr	r2, [r2, #0]
 800a84e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a852:	f043 0301 	orr.w	r3, r3, #1
 800a856:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	7adb      	ldrb	r3, [r3, #11]
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d005      	beq.n	800a86c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a860:	4b04      	ldr	r3, [pc, #16]	@ (800a874 <HAL_PCD_SuspendCallback+0x48>)
 800a862:	691b      	ldr	r3, [r3, #16]
 800a864:	4a03      	ldr	r2, [pc, #12]	@ (800a874 <HAL_PCD_SuspendCallback+0x48>)
 800a866:	f043 0306 	orr.w	r3, r3, #6
 800a86a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a86c:	bf00      	nop
 800a86e:	3708      	adds	r7, #8
 800a870:	46bd      	mov	sp, r7
 800a872:	bd80      	pop	{r7, pc}
 800a874:	e000ed00 	.word	0xe000ed00

0800a878 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a878:	b580      	push	{r7, lr}
 800a87a:	b082      	sub	sp, #8
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a886:	4618      	mov	r0, r3
 800a888:	f7fe fcd8 	bl	800923c <USBD_LL_Resume>
}
 800a88c:	bf00      	nop
 800a88e:	3708      	adds	r7, #8
 800a890:	46bd      	mov	sp, r7
 800a892:	bd80      	pop	{r7, pc}

0800a894 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a894:	b580      	push	{r7, lr}
 800a896:	b082      	sub	sp, #8
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
 800a89c:	460b      	mov	r3, r1
 800a89e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a8a6:	78fa      	ldrb	r2, [r7, #3]
 800a8a8:	4611      	mov	r1, r2
 800a8aa:	4618      	mov	r0, r3
 800a8ac:	f7fe fd30 	bl	8009310 <USBD_LL_IsoOUTIncomplete>
}
 800a8b0:	bf00      	nop
 800a8b2:	3708      	adds	r7, #8
 800a8b4:	46bd      	mov	sp, r7
 800a8b6:	bd80      	pop	{r7, pc}

0800a8b8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a8b8:	b580      	push	{r7, lr}
 800a8ba:	b082      	sub	sp, #8
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	6078      	str	r0, [r7, #4]
 800a8c0:	460b      	mov	r3, r1
 800a8c2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a8ca:	78fa      	ldrb	r2, [r7, #3]
 800a8cc:	4611      	mov	r1, r2
 800a8ce:	4618      	mov	r0, r3
 800a8d0:	f7fe fcec 	bl	80092ac <USBD_LL_IsoINIncomplete>
}
 800a8d4:	bf00      	nop
 800a8d6:	3708      	adds	r7, #8
 800a8d8:	46bd      	mov	sp, r7
 800a8da:	bd80      	pop	{r7, pc}

0800a8dc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a8dc:	b580      	push	{r7, lr}
 800a8de:	b082      	sub	sp, #8
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	f7fe fd42 	bl	8009374 <USBD_LL_DevConnected>
}
 800a8f0:	bf00      	nop
 800a8f2:	3708      	adds	r7, #8
 800a8f4:	46bd      	mov	sp, r7
 800a8f6:	bd80      	pop	{r7, pc}

0800a8f8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a8f8:	b580      	push	{r7, lr}
 800a8fa:	b082      	sub	sp, #8
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a906:	4618      	mov	r0, r3
 800a908:	f7fe fd3f 	bl	800938a <USBD_LL_DevDisconnected>
}
 800a90c:	bf00      	nop
 800a90e:	3708      	adds	r7, #8
 800a910:	46bd      	mov	sp, r7
 800a912:	bd80      	pop	{r7, pc}

0800a914 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a914:	b580      	push	{r7, lr}
 800a916:	b082      	sub	sp, #8
 800a918:	af00      	add	r7, sp, #0
 800a91a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	781b      	ldrb	r3, [r3, #0]
 800a920:	2b00      	cmp	r3, #0
 800a922:	d13c      	bne.n	800a99e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a924:	4a20      	ldr	r2, [pc, #128]	@ (800a9a8 <USBD_LL_Init+0x94>)
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	4a1e      	ldr	r2, [pc, #120]	@ (800a9a8 <USBD_LL_Init+0x94>)
 800a930:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a934:	4b1c      	ldr	r3, [pc, #112]	@ (800a9a8 <USBD_LL_Init+0x94>)
 800a936:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a93a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800a93c:	4b1a      	ldr	r3, [pc, #104]	@ (800a9a8 <USBD_LL_Init+0x94>)
 800a93e:	2204      	movs	r2, #4
 800a940:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a942:	4b19      	ldr	r3, [pc, #100]	@ (800a9a8 <USBD_LL_Init+0x94>)
 800a944:	2202      	movs	r2, #2
 800a946:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a948:	4b17      	ldr	r3, [pc, #92]	@ (800a9a8 <USBD_LL_Init+0x94>)
 800a94a:	2200      	movs	r2, #0
 800a94c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a94e:	4b16      	ldr	r3, [pc, #88]	@ (800a9a8 <USBD_LL_Init+0x94>)
 800a950:	2202      	movs	r2, #2
 800a952:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a954:	4b14      	ldr	r3, [pc, #80]	@ (800a9a8 <USBD_LL_Init+0x94>)
 800a956:	2200      	movs	r2, #0
 800a958:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a95a:	4b13      	ldr	r3, [pc, #76]	@ (800a9a8 <USBD_LL_Init+0x94>)
 800a95c:	2200      	movs	r2, #0
 800a95e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a960:	4b11      	ldr	r3, [pc, #68]	@ (800a9a8 <USBD_LL_Init+0x94>)
 800a962:	2200      	movs	r2, #0
 800a964:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800a966:	4b10      	ldr	r3, [pc, #64]	@ (800a9a8 <USBD_LL_Init+0x94>)
 800a968:	2200      	movs	r2, #0
 800a96a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a96c:	4b0e      	ldr	r3, [pc, #56]	@ (800a9a8 <USBD_LL_Init+0x94>)
 800a96e:	2200      	movs	r2, #0
 800a970:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a972:	480d      	ldr	r0, [pc, #52]	@ (800a9a8 <USBD_LL_Init+0x94>)
 800a974:	f7f9 fa83 	bl	8003e7e <HAL_PCD_Init>
 800a978:	4603      	mov	r3, r0
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d001      	beq.n	800a982 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800a97e:	f7f6 fd13 	bl	80013a8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a982:	2180      	movs	r1, #128	@ 0x80
 800a984:	4808      	ldr	r0, [pc, #32]	@ (800a9a8 <USBD_LL_Init+0x94>)
 800a986:	f7fa fcb0 	bl	80052ea <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a98a:	2240      	movs	r2, #64	@ 0x40
 800a98c:	2100      	movs	r1, #0
 800a98e:	4806      	ldr	r0, [pc, #24]	@ (800a9a8 <USBD_LL_Init+0x94>)
 800a990:	f7fa fc64 	bl	800525c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a994:	2280      	movs	r2, #128	@ 0x80
 800a996:	2101      	movs	r1, #1
 800a998:	4803      	ldr	r0, [pc, #12]	@ (800a9a8 <USBD_LL_Init+0x94>)
 800a99a:	f7fa fc5f 	bl	800525c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a99e:	2300      	movs	r3, #0
}
 800a9a0:	4618      	mov	r0, r3
 800a9a2:	3708      	adds	r7, #8
 800a9a4:	46bd      	mov	sp, r7
 800a9a6:	bd80      	pop	{r7, pc}
 800a9a8:	20001f58 	.word	0x20001f58

0800a9ac <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a9ac:	b580      	push	{r7, lr}
 800a9ae:	b084      	sub	sp, #16
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9b8:	2300      	movs	r3, #0
 800a9ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a9c2:	4618      	mov	r0, r3
 800a9c4:	f7f9 fb6a 	bl	800409c <HAL_PCD_Start>
 800a9c8:	4603      	mov	r3, r0
 800a9ca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a9cc:	7bfb      	ldrb	r3, [r7, #15]
 800a9ce:	4618      	mov	r0, r3
 800a9d0:	f000 f942 	bl	800ac58 <USBD_Get_USB_Status>
 800a9d4:	4603      	mov	r3, r0
 800a9d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a9d8:	7bbb      	ldrb	r3, [r7, #14]
}
 800a9da:	4618      	mov	r0, r3
 800a9dc:	3710      	adds	r7, #16
 800a9de:	46bd      	mov	sp, r7
 800a9e0:	bd80      	pop	{r7, pc}

0800a9e2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a9e2:	b580      	push	{r7, lr}
 800a9e4:	b084      	sub	sp, #16
 800a9e6:	af00      	add	r7, sp, #0
 800a9e8:	6078      	str	r0, [r7, #4]
 800a9ea:	4608      	mov	r0, r1
 800a9ec:	4611      	mov	r1, r2
 800a9ee:	461a      	mov	r2, r3
 800a9f0:	4603      	mov	r3, r0
 800a9f2:	70fb      	strb	r3, [r7, #3]
 800a9f4:	460b      	mov	r3, r1
 800a9f6:	70bb      	strb	r3, [r7, #2]
 800a9f8:	4613      	mov	r3, r2
 800a9fa:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa00:	2300      	movs	r3, #0
 800aa02:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800aa0a:	78bb      	ldrb	r3, [r7, #2]
 800aa0c:	883a      	ldrh	r2, [r7, #0]
 800aa0e:	78f9      	ldrb	r1, [r7, #3]
 800aa10:	f7fa f83e 	bl	8004a90 <HAL_PCD_EP_Open>
 800aa14:	4603      	mov	r3, r0
 800aa16:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa18:	7bfb      	ldrb	r3, [r7, #15]
 800aa1a:	4618      	mov	r0, r3
 800aa1c:	f000 f91c 	bl	800ac58 <USBD_Get_USB_Status>
 800aa20:	4603      	mov	r3, r0
 800aa22:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa24:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa26:	4618      	mov	r0, r3
 800aa28:	3710      	adds	r7, #16
 800aa2a:	46bd      	mov	sp, r7
 800aa2c:	bd80      	pop	{r7, pc}

0800aa2e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aa2e:	b580      	push	{r7, lr}
 800aa30:	b084      	sub	sp, #16
 800aa32:	af00      	add	r7, sp, #0
 800aa34:	6078      	str	r0, [r7, #4]
 800aa36:	460b      	mov	r3, r1
 800aa38:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa3e:	2300      	movs	r3, #0
 800aa40:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aa48:	78fa      	ldrb	r2, [r7, #3]
 800aa4a:	4611      	mov	r1, r2
 800aa4c:	4618      	mov	r0, r3
 800aa4e:	f7fa f889 	bl	8004b64 <HAL_PCD_EP_Close>
 800aa52:	4603      	mov	r3, r0
 800aa54:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa56:	7bfb      	ldrb	r3, [r7, #15]
 800aa58:	4618      	mov	r0, r3
 800aa5a:	f000 f8fd 	bl	800ac58 <USBD_Get_USB_Status>
 800aa5e:	4603      	mov	r3, r0
 800aa60:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa62:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa64:	4618      	mov	r0, r3
 800aa66:	3710      	adds	r7, #16
 800aa68:	46bd      	mov	sp, r7
 800aa6a:	bd80      	pop	{r7, pc}

0800aa6c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aa6c:	b580      	push	{r7, lr}
 800aa6e:	b084      	sub	sp, #16
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	6078      	str	r0, [r7, #4]
 800aa74:	460b      	mov	r3, r1
 800aa76:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa78:	2300      	movs	r3, #0
 800aa7a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aa86:	78fa      	ldrb	r2, [r7, #3]
 800aa88:	4611      	mov	r1, r2
 800aa8a:	4618      	mov	r0, r3
 800aa8c:	f7fa f941 	bl	8004d12 <HAL_PCD_EP_SetStall>
 800aa90:	4603      	mov	r3, r0
 800aa92:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa94:	7bfb      	ldrb	r3, [r7, #15]
 800aa96:	4618      	mov	r0, r3
 800aa98:	f000 f8de 	bl	800ac58 <USBD_Get_USB_Status>
 800aa9c:	4603      	mov	r3, r0
 800aa9e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aaa0:	7bbb      	ldrb	r3, [r7, #14]
}
 800aaa2:	4618      	mov	r0, r3
 800aaa4:	3710      	adds	r7, #16
 800aaa6:	46bd      	mov	sp, r7
 800aaa8:	bd80      	pop	{r7, pc}

0800aaaa <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aaaa:	b580      	push	{r7, lr}
 800aaac:	b084      	sub	sp, #16
 800aaae:	af00      	add	r7, sp, #0
 800aab0:	6078      	str	r0, [r7, #4]
 800aab2:	460b      	mov	r3, r1
 800aab4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aab6:	2300      	movs	r3, #0
 800aab8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aaba:	2300      	movs	r3, #0
 800aabc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aac4:	78fa      	ldrb	r2, [r7, #3]
 800aac6:	4611      	mov	r1, r2
 800aac8:	4618      	mov	r0, r3
 800aaca:	f7fa f985 	bl	8004dd8 <HAL_PCD_EP_ClrStall>
 800aace:	4603      	mov	r3, r0
 800aad0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aad2:	7bfb      	ldrb	r3, [r7, #15]
 800aad4:	4618      	mov	r0, r3
 800aad6:	f000 f8bf 	bl	800ac58 <USBD_Get_USB_Status>
 800aada:	4603      	mov	r3, r0
 800aadc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aade:	7bbb      	ldrb	r3, [r7, #14]
}
 800aae0:	4618      	mov	r0, r3
 800aae2:	3710      	adds	r7, #16
 800aae4:	46bd      	mov	sp, r7
 800aae6:	bd80      	pop	{r7, pc}

0800aae8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aae8:	b480      	push	{r7}
 800aaea:	b085      	sub	sp, #20
 800aaec:	af00      	add	r7, sp, #0
 800aaee:	6078      	str	r0, [r7, #4]
 800aaf0:	460b      	mov	r3, r1
 800aaf2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aafa:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800aafc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	da0b      	bge.n	800ab1c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ab04:	78fb      	ldrb	r3, [r7, #3]
 800ab06:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ab0a:	68f9      	ldr	r1, [r7, #12]
 800ab0c:	4613      	mov	r3, r2
 800ab0e:	00db      	lsls	r3, r3, #3
 800ab10:	4413      	add	r3, r2
 800ab12:	009b      	lsls	r3, r3, #2
 800ab14:	440b      	add	r3, r1
 800ab16:	3316      	adds	r3, #22
 800ab18:	781b      	ldrb	r3, [r3, #0]
 800ab1a:	e00b      	b.n	800ab34 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ab1c:	78fb      	ldrb	r3, [r7, #3]
 800ab1e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ab22:	68f9      	ldr	r1, [r7, #12]
 800ab24:	4613      	mov	r3, r2
 800ab26:	00db      	lsls	r3, r3, #3
 800ab28:	4413      	add	r3, r2
 800ab2a:	009b      	lsls	r3, r3, #2
 800ab2c:	440b      	add	r3, r1
 800ab2e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800ab32:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ab34:	4618      	mov	r0, r3
 800ab36:	3714      	adds	r7, #20
 800ab38:	46bd      	mov	sp, r7
 800ab3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3e:	4770      	bx	lr

0800ab40 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ab40:	b580      	push	{r7, lr}
 800ab42:	b084      	sub	sp, #16
 800ab44:	af00      	add	r7, sp, #0
 800ab46:	6078      	str	r0, [r7, #4]
 800ab48:	460b      	mov	r3, r1
 800ab4a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab4c:	2300      	movs	r3, #0
 800ab4e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab50:	2300      	movs	r3, #0
 800ab52:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ab5a:	78fa      	ldrb	r2, [r7, #3]
 800ab5c:	4611      	mov	r1, r2
 800ab5e:	4618      	mov	r0, r3
 800ab60:	f7f9 ff72 	bl	8004a48 <HAL_PCD_SetAddress>
 800ab64:	4603      	mov	r3, r0
 800ab66:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab68:	7bfb      	ldrb	r3, [r7, #15]
 800ab6a:	4618      	mov	r0, r3
 800ab6c:	f000 f874 	bl	800ac58 <USBD_Get_USB_Status>
 800ab70:	4603      	mov	r3, r0
 800ab72:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab74:	7bbb      	ldrb	r3, [r7, #14]
}
 800ab76:	4618      	mov	r0, r3
 800ab78:	3710      	adds	r7, #16
 800ab7a:	46bd      	mov	sp, r7
 800ab7c:	bd80      	pop	{r7, pc}

0800ab7e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ab7e:	b580      	push	{r7, lr}
 800ab80:	b086      	sub	sp, #24
 800ab82:	af00      	add	r7, sp, #0
 800ab84:	60f8      	str	r0, [r7, #12]
 800ab86:	607a      	str	r2, [r7, #4]
 800ab88:	603b      	str	r3, [r7, #0]
 800ab8a:	460b      	mov	r3, r1
 800ab8c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab8e:	2300      	movs	r3, #0
 800ab90:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab92:	2300      	movs	r3, #0
 800ab94:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ab9c:	7af9      	ldrb	r1, [r7, #11]
 800ab9e:	683b      	ldr	r3, [r7, #0]
 800aba0:	687a      	ldr	r2, [r7, #4]
 800aba2:	f7fa f87c 	bl	8004c9e <HAL_PCD_EP_Transmit>
 800aba6:	4603      	mov	r3, r0
 800aba8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800abaa:	7dfb      	ldrb	r3, [r7, #23]
 800abac:	4618      	mov	r0, r3
 800abae:	f000 f853 	bl	800ac58 <USBD_Get_USB_Status>
 800abb2:	4603      	mov	r3, r0
 800abb4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800abb6:	7dbb      	ldrb	r3, [r7, #22]
}
 800abb8:	4618      	mov	r0, r3
 800abba:	3718      	adds	r7, #24
 800abbc:	46bd      	mov	sp, r7
 800abbe:	bd80      	pop	{r7, pc}

0800abc0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800abc0:	b580      	push	{r7, lr}
 800abc2:	b086      	sub	sp, #24
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	60f8      	str	r0, [r7, #12]
 800abc8:	607a      	str	r2, [r7, #4]
 800abca:	603b      	str	r3, [r7, #0]
 800abcc:	460b      	mov	r3, r1
 800abce:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800abd0:	2300      	movs	r3, #0
 800abd2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800abd4:	2300      	movs	r3, #0
 800abd6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800abde:	7af9      	ldrb	r1, [r7, #11]
 800abe0:	683b      	ldr	r3, [r7, #0]
 800abe2:	687a      	ldr	r2, [r7, #4]
 800abe4:	f7fa f808 	bl	8004bf8 <HAL_PCD_EP_Receive>
 800abe8:	4603      	mov	r3, r0
 800abea:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800abec:	7dfb      	ldrb	r3, [r7, #23]
 800abee:	4618      	mov	r0, r3
 800abf0:	f000 f832 	bl	800ac58 <USBD_Get_USB_Status>
 800abf4:	4603      	mov	r3, r0
 800abf6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800abf8:	7dbb      	ldrb	r3, [r7, #22]
}
 800abfa:	4618      	mov	r0, r3
 800abfc:	3718      	adds	r7, #24
 800abfe:	46bd      	mov	sp, r7
 800ac00:	bd80      	pop	{r7, pc}

0800ac02 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ac02:	b580      	push	{r7, lr}
 800ac04:	b082      	sub	sp, #8
 800ac06:	af00      	add	r7, sp, #0
 800ac08:	6078      	str	r0, [r7, #4]
 800ac0a:	460b      	mov	r3, r1
 800ac0c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ac14:	78fa      	ldrb	r2, [r7, #3]
 800ac16:	4611      	mov	r1, r2
 800ac18:	4618      	mov	r0, r3
 800ac1a:	f7fa f828 	bl	8004c6e <HAL_PCD_EP_GetRxCount>
 800ac1e:	4603      	mov	r3, r0
}
 800ac20:	4618      	mov	r0, r3
 800ac22:	3708      	adds	r7, #8
 800ac24:	46bd      	mov	sp, r7
 800ac26:	bd80      	pop	{r7, pc}

0800ac28 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ac28:	b480      	push	{r7}
 800ac2a:	b083      	sub	sp, #12
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ac30:	4b03      	ldr	r3, [pc, #12]	@ (800ac40 <USBD_static_malloc+0x18>)
}
 800ac32:	4618      	mov	r0, r3
 800ac34:	370c      	adds	r7, #12
 800ac36:	46bd      	mov	sp, r7
 800ac38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac3c:	4770      	bx	lr
 800ac3e:	bf00      	nop
 800ac40:	2000243c 	.word	0x2000243c

0800ac44 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800ac44:	b480      	push	{r7}
 800ac46:	b083      	sub	sp, #12
 800ac48:	af00      	add	r7, sp, #0
 800ac4a:	6078      	str	r0, [r7, #4]

}
 800ac4c:	bf00      	nop
 800ac4e:	370c      	adds	r7, #12
 800ac50:	46bd      	mov	sp, r7
 800ac52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac56:	4770      	bx	lr

0800ac58 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ac58:	b480      	push	{r7}
 800ac5a:	b085      	sub	sp, #20
 800ac5c:	af00      	add	r7, sp, #0
 800ac5e:	4603      	mov	r3, r0
 800ac60:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac62:	2300      	movs	r3, #0
 800ac64:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ac66:	79fb      	ldrb	r3, [r7, #7]
 800ac68:	2b03      	cmp	r3, #3
 800ac6a:	d817      	bhi.n	800ac9c <USBD_Get_USB_Status+0x44>
 800ac6c:	a201      	add	r2, pc, #4	@ (adr r2, 800ac74 <USBD_Get_USB_Status+0x1c>)
 800ac6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac72:	bf00      	nop
 800ac74:	0800ac85 	.word	0x0800ac85
 800ac78:	0800ac8b 	.word	0x0800ac8b
 800ac7c:	0800ac91 	.word	0x0800ac91
 800ac80:	0800ac97 	.word	0x0800ac97
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ac84:	2300      	movs	r3, #0
 800ac86:	73fb      	strb	r3, [r7, #15]
    break;
 800ac88:	e00b      	b.n	800aca2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ac8a:	2303      	movs	r3, #3
 800ac8c:	73fb      	strb	r3, [r7, #15]
    break;
 800ac8e:	e008      	b.n	800aca2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ac90:	2301      	movs	r3, #1
 800ac92:	73fb      	strb	r3, [r7, #15]
    break;
 800ac94:	e005      	b.n	800aca2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ac96:	2303      	movs	r3, #3
 800ac98:	73fb      	strb	r3, [r7, #15]
    break;
 800ac9a:	e002      	b.n	800aca2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ac9c:	2303      	movs	r3, #3
 800ac9e:	73fb      	strb	r3, [r7, #15]
    break;
 800aca0:	bf00      	nop
  }
  return usb_status;
 800aca2:	7bfb      	ldrb	r3, [r7, #15]
}
 800aca4:	4618      	mov	r0, r3
 800aca6:	3714      	adds	r7, #20
 800aca8:	46bd      	mov	sp, r7
 800acaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acae:	4770      	bx	lr

0800acb0 <sniprintf>:
 800acb0:	b40c      	push	{r2, r3}
 800acb2:	b530      	push	{r4, r5, lr}
 800acb4:	4b17      	ldr	r3, [pc, #92]	@ (800ad14 <sniprintf+0x64>)
 800acb6:	1e0c      	subs	r4, r1, #0
 800acb8:	681d      	ldr	r5, [r3, #0]
 800acba:	b09d      	sub	sp, #116	@ 0x74
 800acbc:	da08      	bge.n	800acd0 <sniprintf+0x20>
 800acbe:	238b      	movs	r3, #139	@ 0x8b
 800acc0:	602b      	str	r3, [r5, #0]
 800acc2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800acc6:	b01d      	add	sp, #116	@ 0x74
 800acc8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800accc:	b002      	add	sp, #8
 800acce:	4770      	bx	lr
 800acd0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800acd4:	f8ad 3014 	strh.w	r3, [sp, #20]
 800acd8:	bf14      	ite	ne
 800acda:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800acde:	4623      	moveq	r3, r4
 800ace0:	9304      	str	r3, [sp, #16]
 800ace2:	9307      	str	r3, [sp, #28]
 800ace4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ace8:	9002      	str	r0, [sp, #8]
 800acea:	9006      	str	r0, [sp, #24]
 800acec:	f8ad 3016 	strh.w	r3, [sp, #22]
 800acf0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800acf2:	ab21      	add	r3, sp, #132	@ 0x84
 800acf4:	a902      	add	r1, sp, #8
 800acf6:	4628      	mov	r0, r5
 800acf8:	9301      	str	r3, [sp, #4]
 800acfa:	f000 f99d 	bl	800b038 <_svfiprintf_r>
 800acfe:	1c43      	adds	r3, r0, #1
 800ad00:	bfbc      	itt	lt
 800ad02:	238b      	movlt	r3, #139	@ 0x8b
 800ad04:	602b      	strlt	r3, [r5, #0]
 800ad06:	2c00      	cmp	r4, #0
 800ad08:	d0dd      	beq.n	800acc6 <sniprintf+0x16>
 800ad0a:	9b02      	ldr	r3, [sp, #8]
 800ad0c:	2200      	movs	r2, #0
 800ad0e:	701a      	strb	r2, [r3, #0]
 800ad10:	e7d9      	b.n	800acc6 <sniprintf+0x16>
 800ad12:	bf00      	nop
 800ad14:	200000fc 	.word	0x200000fc

0800ad18 <memset>:
 800ad18:	4402      	add	r2, r0
 800ad1a:	4603      	mov	r3, r0
 800ad1c:	4293      	cmp	r3, r2
 800ad1e:	d100      	bne.n	800ad22 <memset+0xa>
 800ad20:	4770      	bx	lr
 800ad22:	f803 1b01 	strb.w	r1, [r3], #1
 800ad26:	e7f9      	b.n	800ad1c <memset+0x4>

0800ad28 <__libc_init_array>:
 800ad28:	b570      	push	{r4, r5, r6, lr}
 800ad2a:	4d0d      	ldr	r5, [pc, #52]	@ (800ad60 <__libc_init_array+0x38>)
 800ad2c:	4c0d      	ldr	r4, [pc, #52]	@ (800ad64 <__libc_init_array+0x3c>)
 800ad2e:	1b64      	subs	r4, r4, r5
 800ad30:	10a4      	asrs	r4, r4, #2
 800ad32:	2600      	movs	r6, #0
 800ad34:	42a6      	cmp	r6, r4
 800ad36:	d109      	bne.n	800ad4c <__libc_init_array+0x24>
 800ad38:	4d0b      	ldr	r5, [pc, #44]	@ (800ad68 <__libc_init_array+0x40>)
 800ad3a:	4c0c      	ldr	r4, [pc, #48]	@ (800ad6c <__libc_init_array+0x44>)
 800ad3c:	f000 fc74 	bl	800b628 <_init>
 800ad40:	1b64      	subs	r4, r4, r5
 800ad42:	10a4      	asrs	r4, r4, #2
 800ad44:	2600      	movs	r6, #0
 800ad46:	42a6      	cmp	r6, r4
 800ad48:	d105      	bne.n	800ad56 <__libc_init_array+0x2e>
 800ad4a:	bd70      	pop	{r4, r5, r6, pc}
 800ad4c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad50:	4798      	blx	r3
 800ad52:	3601      	adds	r6, #1
 800ad54:	e7ee      	b.n	800ad34 <__libc_init_array+0xc>
 800ad56:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad5a:	4798      	blx	r3
 800ad5c:	3601      	adds	r6, #1
 800ad5e:	e7f2      	b.n	800ad46 <__libc_init_array+0x1e>
 800ad60:	0800c998 	.word	0x0800c998
 800ad64:	0800c998 	.word	0x0800c998
 800ad68:	0800c998 	.word	0x0800c998
 800ad6c:	0800c99c 	.word	0x0800c99c

0800ad70 <__retarget_lock_acquire_recursive>:
 800ad70:	4770      	bx	lr

0800ad72 <__retarget_lock_release_recursive>:
 800ad72:	4770      	bx	lr

0800ad74 <memcpy>:
 800ad74:	440a      	add	r2, r1
 800ad76:	4291      	cmp	r1, r2
 800ad78:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800ad7c:	d100      	bne.n	800ad80 <memcpy+0xc>
 800ad7e:	4770      	bx	lr
 800ad80:	b510      	push	{r4, lr}
 800ad82:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad86:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ad8a:	4291      	cmp	r1, r2
 800ad8c:	d1f9      	bne.n	800ad82 <memcpy+0xe>
 800ad8e:	bd10      	pop	{r4, pc}

0800ad90 <_free_r>:
 800ad90:	b538      	push	{r3, r4, r5, lr}
 800ad92:	4605      	mov	r5, r0
 800ad94:	2900      	cmp	r1, #0
 800ad96:	d041      	beq.n	800ae1c <_free_r+0x8c>
 800ad98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad9c:	1f0c      	subs	r4, r1, #4
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	bfb8      	it	lt
 800ada2:	18e4      	addlt	r4, r4, r3
 800ada4:	f000 f8e0 	bl	800af68 <__malloc_lock>
 800ada8:	4a1d      	ldr	r2, [pc, #116]	@ (800ae20 <_free_r+0x90>)
 800adaa:	6813      	ldr	r3, [r2, #0]
 800adac:	b933      	cbnz	r3, 800adbc <_free_r+0x2c>
 800adae:	6063      	str	r3, [r4, #4]
 800adb0:	6014      	str	r4, [r2, #0]
 800adb2:	4628      	mov	r0, r5
 800adb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800adb8:	f000 b8dc 	b.w	800af74 <__malloc_unlock>
 800adbc:	42a3      	cmp	r3, r4
 800adbe:	d908      	bls.n	800add2 <_free_r+0x42>
 800adc0:	6820      	ldr	r0, [r4, #0]
 800adc2:	1821      	adds	r1, r4, r0
 800adc4:	428b      	cmp	r3, r1
 800adc6:	bf01      	itttt	eq
 800adc8:	6819      	ldreq	r1, [r3, #0]
 800adca:	685b      	ldreq	r3, [r3, #4]
 800adcc:	1809      	addeq	r1, r1, r0
 800adce:	6021      	streq	r1, [r4, #0]
 800add0:	e7ed      	b.n	800adae <_free_r+0x1e>
 800add2:	461a      	mov	r2, r3
 800add4:	685b      	ldr	r3, [r3, #4]
 800add6:	b10b      	cbz	r3, 800addc <_free_r+0x4c>
 800add8:	42a3      	cmp	r3, r4
 800adda:	d9fa      	bls.n	800add2 <_free_r+0x42>
 800addc:	6811      	ldr	r1, [r2, #0]
 800adde:	1850      	adds	r0, r2, r1
 800ade0:	42a0      	cmp	r0, r4
 800ade2:	d10b      	bne.n	800adfc <_free_r+0x6c>
 800ade4:	6820      	ldr	r0, [r4, #0]
 800ade6:	4401      	add	r1, r0
 800ade8:	1850      	adds	r0, r2, r1
 800adea:	4283      	cmp	r3, r0
 800adec:	6011      	str	r1, [r2, #0]
 800adee:	d1e0      	bne.n	800adb2 <_free_r+0x22>
 800adf0:	6818      	ldr	r0, [r3, #0]
 800adf2:	685b      	ldr	r3, [r3, #4]
 800adf4:	6053      	str	r3, [r2, #4]
 800adf6:	4408      	add	r0, r1
 800adf8:	6010      	str	r0, [r2, #0]
 800adfa:	e7da      	b.n	800adb2 <_free_r+0x22>
 800adfc:	d902      	bls.n	800ae04 <_free_r+0x74>
 800adfe:	230c      	movs	r3, #12
 800ae00:	602b      	str	r3, [r5, #0]
 800ae02:	e7d6      	b.n	800adb2 <_free_r+0x22>
 800ae04:	6820      	ldr	r0, [r4, #0]
 800ae06:	1821      	adds	r1, r4, r0
 800ae08:	428b      	cmp	r3, r1
 800ae0a:	bf04      	itt	eq
 800ae0c:	6819      	ldreq	r1, [r3, #0]
 800ae0e:	685b      	ldreq	r3, [r3, #4]
 800ae10:	6063      	str	r3, [r4, #4]
 800ae12:	bf04      	itt	eq
 800ae14:	1809      	addeq	r1, r1, r0
 800ae16:	6021      	streq	r1, [r4, #0]
 800ae18:	6054      	str	r4, [r2, #4]
 800ae1a:	e7ca      	b.n	800adb2 <_free_r+0x22>
 800ae1c:	bd38      	pop	{r3, r4, r5, pc}
 800ae1e:	bf00      	nop
 800ae20:	200027a0 	.word	0x200027a0

0800ae24 <sbrk_aligned>:
 800ae24:	b570      	push	{r4, r5, r6, lr}
 800ae26:	4e0f      	ldr	r6, [pc, #60]	@ (800ae64 <sbrk_aligned+0x40>)
 800ae28:	460c      	mov	r4, r1
 800ae2a:	6831      	ldr	r1, [r6, #0]
 800ae2c:	4605      	mov	r5, r0
 800ae2e:	b911      	cbnz	r1, 800ae36 <sbrk_aligned+0x12>
 800ae30:	f000 fba6 	bl	800b580 <_sbrk_r>
 800ae34:	6030      	str	r0, [r6, #0]
 800ae36:	4621      	mov	r1, r4
 800ae38:	4628      	mov	r0, r5
 800ae3a:	f000 fba1 	bl	800b580 <_sbrk_r>
 800ae3e:	1c43      	adds	r3, r0, #1
 800ae40:	d103      	bne.n	800ae4a <sbrk_aligned+0x26>
 800ae42:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800ae46:	4620      	mov	r0, r4
 800ae48:	bd70      	pop	{r4, r5, r6, pc}
 800ae4a:	1cc4      	adds	r4, r0, #3
 800ae4c:	f024 0403 	bic.w	r4, r4, #3
 800ae50:	42a0      	cmp	r0, r4
 800ae52:	d0f8      	beq.n	800ae46 <sbrk_aligned+0x22>
 800ae54:	1a21      	subs	r1, r4, r0
 800ae56:	4628      	mov	r0, r5
 800ae58:	f000 fb92 	bl	800b580 <_sbrk_r>
 800ae5c:	3001      	adds	r0, #1
 800ae5e:	d1f2      	bne.n	800ae46 <sbrk_aligned+0x22>
 800ae60:	e7ef      	b.n	800ae42 <sbrk_aligned+0x1e>
 800ae62:	bf00      	nop
 800ae64:	2000279c 	.word	0x2000279c

0800ae68 <_malloc_r>:
 800ae68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae6c:	1ccd      	adds	r5, r1, #3
 800ae6e:	f025 0503 	bic.w	r5, r5, #3
 800ae72:	3508      	adds	r5, #8
 800ae74:	2d0c      	cmp	r5, #12
 800ae76:	bf38      	it	cc
 800ae78:	250c      	movcc	r5, #12
 800ae7a:	2d00      	cmp	r5, #0
 800ae7c:	4606      	mov	r6, r0
 800ae7e:	db01      	blt.n	800ae84 <_malloc_r+0x1c>
 800ae80:	42a9      	cmp	r1, r5
 800ae82:	d904      	bls.n	800ae8e <_malloc_r+0x26>
 800ae84:	230c      	movs	r3, #12
 800ae86:	6033      	str	r3, [r6, #0]
 800ae88:	2000      	movs	r0, #0
 800ae8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae8e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800af64 <_malloc_r+0xfc>
 800ae92:	f000 f869 	bl	800af68 <__malloc_lock>
 800ae96:	f8d8 3000 	ldr.w	r3, [r8]
 800ae9a:	461c      	mov	r4, r3
 800ae9c:	bb44      	cbnz	r4, 800aef0 <_malloc_r+0x88>
 800ae9e:	4629      	mov	r1, r5
 800aea0:	4630      	mov	r0, r6
 800aea2:	f7ff ffbf 	bl	800ae24 <sbrk_aligned>
 800aea6:	1c43      	adds	r3, r0, #1
 800aea8:	4604      	mov	r4, r0
 800aeaa:	d158      	bne.n	800af5e <_malloc_r+0xf6>
 800aeac:	f8d8 4000 	ldr.w	r4, [r8]
 800aeb0:	4627      	mov	r7, r4
 800aeb2:	2f00      	cmp	r7, #0
 800aeb4:	d143      	bne.n	800af3e <_malloc_r+0xd6>
 800aeb6:	2c00      	cmp	r4, #0
 800aeb8:	d04b      	beq.n	800af52 <_malloc_r+0xea>
 800aeba:	6823      	ldr	r3, [r4, #0]
 800aebc:	4639      	mov	r1, r7
 800aebe:	4630      	mov	r0, r6
 800aec0:	eb04 0903 	add.w	r9, r4, r3
 800aec4:	f000 fb5c 	bl	800b580 <_sbrk_r>
 800aec8:	4581      	cmp	r9, r0
 800aeca:	d142      	bne.n	800af52 <_malloc_r+0xea>
 800aecc:	6821      	ldr	r1, [r4, #0]
 800aece:	1a6d      	subs	r5, r5, r1
 800aed0:	4629      	mov	r1, r5
 800aed2:	4630      	mov	r0, r6
 800aed4:	f7ff ffa6 	bl	800ae24 <sbrk_aligned>
 800aed8:	3001      	adds	r0, #1
 800aeda:	d03a      	beq.n	800af52 <_malloc_r+0xea>
 800aedc:	6823      	ldr	r3, [r4, #0]
 800aede:	442b      	add	r3, r5
 800aee0:	6023      	str	r3, [r4, #0]
 800aee2:	f8d8 3000 	ldr.w	r3, [r8]
 800aee6:	685a      	ldr	r2, [r3, #4]
 800aee8:	bb62      	cbnz	r2, 800af44 <_malloc_r+0xdc>
 800aeea:	f8c8 7000 	str.w	r7, [r8]
 800aeee:	e00f      	b.n	800af10 <_malloc_r+0xa8>
 800aef0:	6822      	ldr	r2, [r4, #0]
 800aef2:	1b52      	subs	r2, r2, r5
 800aef4:	d420      	bmi.n	800af38 <_malloc_r+0xd0>
 800aef6:	2a0b      	cmp	r2, #11
 800aef8:	d917      	bls.n	800af2a <_malloc_r+0xc2>
 800aefa:	1961      	adds	r1, r4, r5
 800aefc:	42a3      	cmp	r3, r4
 800aefe:	6025      	str	r5, [r4, #0]
 800af00:	bf18      	it	ne
 800af02:	6059      	strne	r1, [r3, #4]
 800af04:	6863      	ldr	r3, [r4, #4]
 800af06:	bf08      	it	eq
 800af08:	f8c8 1000 	streq.w	r1, [r8]
 800af0c:	5162      	str	r2, [r4, r5]
 800af0e:	604b      	str	r3, [r1, #4]
 800af10:	4630      	mov	r0, r6
 800af12:	f000 f82f 	bl	800af74 <__malloc_unlock>
 800af16:	f104 000b 	add.w	r0, r4, #11
 800af1a:	1d23      	adds	r3, r4, #4
 800af1c:	f020 0007 	bic.w	r0, r0, #7
 800af20:	1ac2      	subs	r2, r0, r3
 800af22:	bf1c      	itt	ne
 800af24:	1a1b      	subne	r3, r3, r0
 800af26:	50a3      	strne	r3, [r4, r2]
 800af28:	e7af      	b.n	800ae8a <_malloc_r+0x22>
 800af2a:	6862      	ldr	r2, [r4, #4]
 800af2c:	42a3      	cmp	r3, r4
 800af2e:	bf0c      	ite	eq
 800af30:	f8c8 2000 	streq.w	r2, [r8]
 800af34:	605a      	strne	r2, [r3, #4]
 800af36:	e7eb      	b.n	800af10 <_malloc_r+0xa8>
 800af38:	4623      	mov	r3, r4
 800af3a:	6864      	ldr	r4, [r4, #4]
 800af3c:	e7ae      	b.n	800ae9c <_malloc_r+0x34>
 800af3e:	463c      	mov	r4, r7
 800af40:	687f      	ldr	r7, [r7, #4]
 800af42:	e7b6      	b.n	800aeb2 <_malloc_r+0x4a>
 800af44:	461a      	mov	r2, r3
 800af46:	685b      	ldr	r3, [r3, #4]
 800af48:	42a3      	cmp	r3, r4
 800af4a:	d1fb      	bne.n	800af44 <_malloc_r+0xdc>
 800af4c:	2300      	movs	r3, #0
 800af4e:	6053      	str	r3, [r2, #4]
 800af50:	e7de      	b.n	800af10 <_malloc_r+0xa8>
 800af52:	230c      	movs	r3, #12
 800af54:	6033      	str	r3, [r6, #0]
 800af56:	4630      	mov	r0, r6
 800af58:	f000 f80c 	bl	800af74 <__malloc_unlock>
 800af5c:	e794      	b.n	800ae88 <_malloc_r+0x20>
 800af5e:	6005      	str	r5, [r0, #0]
 800af60:	e7d6      	b.n	800af10 <_malloc_r+0xa8>
 800af62:	bf00      	nop
 800af64:	200027a0 	.word	0x200027a0

0800af68 <__malloc_lock>:
 800af68:	4801      	ldr	r0, [pc, #4]	@ (800af70 <__malloc_lock+0x8>)
 800af6a:	f7ff bf01 	b.w	800ad70 <__retarget_lock_acquire_recursive>
 800af6e:	bf00      	nop
 800af70:	20002798 	.word	0x20002798

0800af74 <__malloc_unlock>:
 800af74:	4801      	ldr	r0, [pc, #4]	@ (800af7c <__malloc_unlock+0x8>)
 800af76:	f7ff befc 	b.w	800ad72 <__retarget_lock_release_recursive>
 800af7a:	bf00      	nop
 800af7c:	20002798 	.word	0x20002798

0800af80 <__ssputs_r>:
 800af80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af84:	688e      	ldr	r6, [r1, #8]
 800af86:	461f      	mov	r7, r3
 800af88:	42be      	cmp	r6, r7
 800af8a:	680b      	ldr	r3, [r1, #0]
 800af8c:	4682      	mov	sl, r0
 800af8e:	460c      	mov	r4, r1
 800af90:	4690      	mov	r8, r2
 800af92:	d82d      	bhi.n	800aff0 <__ssputs_r+0x70>
 800af94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800af98:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800af9c:	d026      	beq.n	800afec <__ssputs_r+0x6c>
 800af9e:	6965      	ldr	r5, [r4, #20]
 800afa0:	6909      	ldr	r1, [r1, #16]
 800afa2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800afa6:	eba3 0901 	sub.w	r9, r3, r1
 800afaa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800afae:	1c7b      	adds	r3, r7, #1
 800afb0:	444b      	add	r3, r9
 800afb2:	106d      	asrs	r5, r5, #1
 800afb4:	429d      	cmp	r5, r3
 800afb6:	bf38      	it	cc
 800afb8:	461d      	movcc	r5, r3
 800afba:	0553      	lsls	r3, r2, #21
 800afbc:	d527      	bpl.n	800b00e <__ssputs_r+0x8e>
 800afbe:	4629      	mov	r1, r5
 800afc0:	f7ff ff52 	bl	800ae68 <_malloc_r>
 800afc4:	4606      	mov	r6, r0
 800afc6:	b360      	cbz	r0, 800b022 <__ssputs_r+0xa2>
 800afc8:	6921      	ldr	r1, [r4, #16]
 800afca:	464a      	mov	r2, r9
 800afcc:	f7ff fed2 	bl	800ad74 <memcpy>
 800afd0:	89a3      	ldrh	r3, [r4, #12]
 800afd2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800afd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800afda:	81a3      	strh	r3, [r4, #12]
 800afdc:	6126      	str	r6, [r4, #16]
 800afde:	6165      	str	r5, [r4, #20]
 800afe0:	444e      	add	r6, r9
 800afe2:	eba5 0509 	sub.w	r5, r5, r9
 800afe6:	6026      	str	r6, [r4, #0]
 800afe8:	60a5      	str	r5, [r4, #8]
 800afea:	463e      	mov	r6, r7
 800afec:	42be      	cmp	r6, r7
 800afee:	d900      	bls.n	800aff2 <__ssputs_r+0x72>
 800aff0:	463e      	mov	r6, r7
 800aff2:	6820      	ldr	r0, [r4, #0]
 800aff4:	4632      	mov	r2, r6
 800aff6:	4641      	mov	r1, r8
 800aff8:	f000 faa8 	bl	800b54c <memmove>
 800affc:	68a3      	ldr	r3, [r4, #8]
 800affe:	1b9b      	subs	r3, r3, r6
 800b000:	60a3      	str	r3, [r4, #8]
 800b002:	6823      	ldr	r3, [r4, #0]
 800b004:	4433      	add	r3, r6
 800b006:	6023      	str	r3, [r4, #0]
 800b008:	2000      	movs	r0, #0
 800b00a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b00e:	462a      	mov	r2, r5
 800b010:	f000 fac6 	bl	800b5a0 <_realloc_r>
 800b014:	4606      	mov	r6, r0
 800b016:	2800      	cmp	r0, #0
 800b018:	d1e0      	bne.n	800afdc <__ssputs_r+0x5c>
 800b01a:	6921      	ldr	r1, [r4, #16]
 800b01c:	4650      	mov	r0, sl
 800b01e:	f7ff feb7 	bl	800ad90 <_free_r>
 800b022:	230c      	movs	r3, #12
 800b024:	f8ca 3000 	str.w	r3, [sl]
 800b028:	89a3      	ldrh	r3, [r4, #12]
 800b02a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b02e:	81a3      	strh	r3, [r4, #12]
 800b030:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b034:	e7e9      	b.n	800b00a <__ssputs_r+0x8a>
	...

0800b038 <_svfiprintf_r>:
 800b038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b03c:	4698      	mov	r8, r3
 800b03e:	898b      	ldrh	r3, [r1, #12]
 800b040:	061b      	lsls	r3, r3, #24
 800b042:	b09d      	sub	sp, #116	@ 0x74
 800b044:	4607      	mov	r7, r0
 800b046:	460d      	mov	r5, r1
 800b048:	4614      	mov	r4, r2
 800b04a:	d510      	bpl.n	800b06e <_svfiprintf_r+0x36>
 800b04c:	690b      	ldr	r3, [r1, #16]
 800b04e:	b973      	cbnz	r3, 800b06e <_svfiprintf_r+0x36>
 800b050:	2140      	movs	r1, #64	@ 0x40
 800b052:	f7ff ff09 	bl	800ae68 <_malloc_r>
 800b056:	6028      	str	r0, [r5, #0]
 800b058:	6128      	str	r0, [r5, #16]
 800b05a:	b930      	cbnz	r0, 800b06a <_svfiprintf_r+0x32>
 800b05c:	230c      	movs	r3, #12
 800b05e:	603b      	str	r3, [r7, #0]
 800b060:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b064:	b01d      	add	sp, #116	@ 0x74
 800b066:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b06a:	2340      	movs	r3, #64	@ 0x40
 800b06c:	616b      	str	r3, [r5, #20]
 800b06e:	2300      	movs	r3, #0
 800b070:	9309      	str	r3, [sp, #36]	@ 0x24
 800b072:	2320      	movs	r3, #32
 800b074:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b078:	f8cd 800c 	str.w	r8, [sp, #12]
 800b07c:	2330      	movs	r3, #48	@ 0x30
 800b07e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b21c <_svfiprintf_r+0x1e4>
 800b082:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b086:	f04f 0901 	mov.w	r9, #1
 800b08a:	4623      	mov	r3, r4
 800b08c:	469a      	mov	sl, r3
 800b08e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b092:	b10a      	cbz	r2, 800b098 <_svfiprintf_r+0x60>
 800b094:	2a25      	cmp	r2, #37	@ 0x25
 800b096:	d1f9      	bne.n	800b08c <_svfiprintf_r+0x54>
 800b098:	ebba 0b04 	subs.w	fp, sl, r4
 800b09c:	d00b      	beq.n	800b0b6 <_svfiprintf_r+0x7e>
 800b09e:	465b      	mov	r3, fp
 800b0a0:	4622      	mov	r2, r4
 800b0a2:	4629      	mov	r1, r5
 800b0a4:	4638      	mov	r0, r7
 800b0a6:	f7ff ff6b 	bl	800af80 <__ssputs_r>
 800b0aa:	3001      	adds	r0, #1
 800b0ac:	f000 80a7 	beq.w	800b1fe <_svfiprintf_r+0x1c6>
 800b0b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b0b2:	445a      	add	r2, fp
 800b0b4:	9209      	str	r2, [sp, #36]	@ 0x24
 800b0b6:	f89a 3000 	ldrb.w	r3, [sl]
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	f000 809f 	beq.w	800b1fe <_svfiprintf_r+0x1c6>
 800b0c0:	2300      	movs	r3, #0
 800b0c2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b0c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b0ca:	f10a 0a01 	add.w	sl, sl, #1
 800b0ce:	9304      	str	r3, [sp, #16]
 800b0d0:	9307      	str	r3, [sp, #28]
 800b0d2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b0d6:	931a      	str	r3, [sp, #104]	@ 0x68
 800b0d8:	4654      	mov	r4, sl
 800b0da:	2205      	movs	r2, #5
 800b0dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0e0:	484e      	ldr	r0, [pc, #312]	@ (800b21c <_svfiprintf_r+0x1e4>)
 800b0e2:	f7f5 f885 	bl	80001f0 <memchr>
 800b0e6:	9a04      	ldr	r2, [sp, #16]
 800b0e8:	b9d8      	cbnz	r0, 800b122 <_svfiprintf_r+0xea>
 800b0ea:	06d0      	lsls	r0, r2, #27
 800b0ec:	bf44      	itt	mi
 800b0ee:	2320      	movmi	r3, #32
 800b0f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b0f4:	0711      	lsls	r1, r2, #28
 800b0f6:	bf44      	itt	mi
 800b0f8:	232b      	movmi	r3, #43	@ 0x2b
 800b0fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b0fe:	f89a 3000 	ldrb.w	r3, [sl]
 800b102:	2b2a      	cmp	r3, #42	@ 0x2a
 800b104:	d015      	beq.n	800b132 <_svfiprintf_r+0xfa>
 800b106:	9a07      	ldr	r2, [sp, #28]
 800b108:	4654      	mov	r4, sl
 800b10a:	2000      	movs	r0, #0
 800b10c:	f04f 0c0a 	mov.w	ip, #10
 800b110:	4621      	mov	r1, r4
 800b112:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b116:	3b30      	subs	r3, #48	@ 0x30
 800b118:	2b09      	cmp	r3, #9
 800b11a:	d94b      	bls.n	800b1b4 <_svfiprintf_r+0x17c>
 800b11c:	b1b0      	cbz	r0, 800b14c <_svfiprintf_r+0x114>
 800b11e:	9207      	str	r2, [sp, #28]
 800b120:	e014      	b.n	800b14c <_svfiprintf_r+0x114>
 800b122:	eba0 0308 	sub.w	r3, r0, r8
 800b126:	fa09 f303 	lsl.w	r3, r9, r3
 800b12a:	4313      	orrs	r3, r2
 800b12c:	9304      	str	r3, [sp, #16]
 800b12e:	46a2      	mov	sl, r4
 800b130:	e7d2      	b.n	800b0d8 <_svfiprintf_r+0xa0>
 800b132:	9b03      	ldr	r3, [sp, #12]
 800b134:	1d19      	adds	r1, r3, #4
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	9103      	str	r1, [sp, #12]
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	bfbb      	ittet	lt
 800b13e:	425b      	neglt	r3, r3
 800b140:	f042 0202 	orrlt.w	r2, r2, #2
 800b144:	9307      	strge	r3, [sp, #28]
 800b146:	9307      	strlt	r3, [sp, #28]
 800b148:	bfb8      	it	lt
 800b14a:	9204      	strlt	r2, [sp, #16]
 800b14c:	7823      	ldrb	r3, [r4, #0]
 800b14e:	2b2e      	cmp	r3, #46	@ 0x2e
 800b150:	d10a      	bne.n	800b168 <_svfiprintf_r+0x130>
 800b152:	7863      	ldrb	r3, [r4, #1]
 800b154:	2b2a      	cmp	r3, #42	@ 0x2a
 800b156:	d132      	bne.n	800b1be <_svfiprintf_r+0x186>
 800b158:	9b03      	ldr	r3, [sp, #12]
 800b15a:	1d1a      	adds	r2, r3, #4
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	9203      	str	r2, [sp, #12]
 800b160:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b164:	3402      	adds	r4, #2
 800b166:	9305      	str	r3, [sp, #20]
 800b168:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b22c <_svfiprintf_r+0x1f4>
 800b16c:	7821      	ldrb	r1, [r4, #0]
 800b16e:	2203      	movs	r2, #3
 800b170:	4650      	mov	r0, sl
 800b172:	f7f5 f83d 	bl	80001f0 <memchr>
 800b176:	b138      	cbz	r0, 800b188 <_svfiprintf_r+0x150>
 800b178:	9b04      	ldr	r3, [sp, #16]
 800b17a:	eba0 000a 	sub.w	r0, r0, sl
 800b17e:	2240      	movs	r2, #64	@ 0x40
 800b180:	4082      	lsls	r2, r0
 800b182:	4313      	orrs	r3, r2
 800b184:	3401      	adds	r4, #1
 800b186:	9304      	str	r3, [sp, #16]
 800b188:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b18c:	4824      	ldr	r0, [pc, #144]	@ (800b220 <_svfiprintf_r+0x1e8>)
 800b18e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b192:	2206      	movs	r2, #6
 800b194:	f7f5 f82c 	bl	80001f0 <memchr>
 800b198:	2800      	cmp	r0, #0
 800b19a:	d036      	beq.n	800b20a <_svfiprintf_r+0x1d2>
 800b19c:	4b21      	ldr	r3, [pc, #132]	@ (800b224 <_svfiprintf_r+0x1ec>)
 800b19e:	bb1b      	cbnz	r3, 800b1e8 <_svfiprintf_r+0x1b0>
 800b1a0:	9b03      	ldr	r3, [sp, #12]
 800b1a2:	3307      	adds	r3, #7
 800b1a4:	f023 0307 	bic.w	r3, r3, #7
 800b1a8:	3308      	adds	r3, #8
 800b1aa:	9303      	str	r3, [sp, #12]
 800b1ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1ae:	4433      	add	r3, r6
 800b1b0:	9309      	str	r3, [sp, #36]	@ 0x24
 800b1b2:	e76a      	b.n	800b08a <_svfiprintf_r+0x52>
 800b1b4:	fb0c 3202 	mla	r2, ip, r2, r3
 800b1b8:	460c      	mov	r4, r1
 800b1ba:	2001      	movs	r0, #1
 800b1bc:	e7a8      	b.n	800b110 <_svfiprintf_r+0xd8>
 800b1be:	2300      	movs	r3, #0
 800b1c0:	3401      	adds	r4, #1
 800b1c2:	9305      	str	r3, [sp, #20]
 800b1c4:	4619      	mov	r1, r3
 800b1c6:	f04f 0c0a 	mov.w	ip, #10
 800b1ca:	4620      	mov	r0, r4
 800b1cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b1d0:	3a30      	subs	r2, #48	@ 0x30
 800b1d2:	2a09      	cmp	r2, #9
 800b1d4:	d903      	bls.n	800b1de <_svfiprintf_r+0x1a6>
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d0c6      	beq.n	800b168 <_svfiprintf_r+0x130>
 800b1da:	9105      	str	r1, [sp, #20]
 800b1dc:	e7c4      	b.n	800b168 <_svfiprintf_r+0x130>
 800b1de:	fb0c 2101 	mla	r1, ip, r1, r2
 800b1e2:	4604      	mov	r4, r0
 800b1e4:	2301      	movs	r3, #1
 800b1e6:	e7f0      	b.n	800b1ca <_svfiprintf_r+0x192>
 800b1e8:	ab03      	add	r3, sp, #12
 800b1ea:	9300      	str	r3, [sp, #0]
 800b1ec:	462a      	mov	r2, r5
 800b1ee:	4b0e      	ldr	r3, [pc, #56]	@ (800b228 <_svfiprintf_r+0x1f0>)
 800b1f0:	a904      	add	r1, sp, #16
 800b1f2:	4638      	mov	r0, r7
 800b1f4:	f3af 8000 	nop.w
 800b1f8:	1c42      	adds	r2, r0, #1
 800b1fa:	4606      	mov	r6, r0
 800b1fc:	d1d6      	bne.n	800b1ac <_svfiprintf_r+0x174>
 800b1fe:	89ab      	ldrh	r3, [r5, #12]
 800b200:	065b      	lsls	r3, r3, #25
 800b202:	f53f af2d 	bmi.w	800b060 <_svfiprintf_r+0x28>
 800b206:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b208:	e72c      	b.n	800b064 <_svfiprintf_r+0x2c>
 800b20a:	ab03      	add	r3, sp, #12
 800b20c:	9300      	str	r3, [sp, #0]
 800b20e:	462a      	mov	r2, r5
 800b210:	4b05      	ldr	r3, [pc, #20]	@ (800b228 <_svfiprintf_r+0x1f0>)
 800b212:	a904      	add	r1, sp, #16
 800b214:	4638      	mov	r0, r7
 800b216:	f000 f879 	bl	800b30c <_printf_i>
 800b21a:	e7ed      	b.n	800b1f8 <_svfiprintf_r+0x1c0>
 800b21c:	0800c95c 	.word	0x0800c95c
 800b220:	0800c966 	.word	0x0800c966
 800b224:	00000000 	.word	0x00000000
 800b228:	0800af81 	.word	0x0800af81
 800b22c:	0800c962 	.word	0x0800c962

0800b230 <_printf_common>:
 800b230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b234:	4616      	mov	r6, r2
 800b236:	4698      	mov	r8, r3
 800b238:	688a      	ldr	r2, [r1, #8]
 800b23a:	690b      	ldr	r3, [r1, #16]
 800b23c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b240:	4293      	cmp	r3, r2
 800b242:	bfb8      	it	lt
 800b244:	4613      	movlt	r3, r2
 800b246:	6033      	str	r3, [r6, #0]
 800b248:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b24c:	4607      	mov	r7, r0
 800b24e:	460c      	mov	r4, r1
 800b250:	b10a      	cbz	r2, 800b256 <_printf_common+0x26>
 800b252:	3301      	adds	r3, #1
 800b254:	6033      	str	r3, [r6, #0]
 800b256:	6823      	ldr	r3, [r4, #0]
 800b258:	0699      	lsls	r1, r3, #26
 800b25a:	bf42      	ittt	mi
 800b25c:	6833      	ldrmi	r3, [r6, #0]
 800b25e:	3302      	addmi	r3, #2
 800b260:	6033      	strmi	r3, [r6, #0]
 800b262:	6825      	ldr	r5, [r4, #0]
 800b264:	f015 0506 	ands.w	r5, r5, #6
 800b268:	d106      	bne.n	800b278 <_printf_common+0x48>
 800b26a:	f104 0a19 	add.w	sl, r4, #25
 800b26e:	68e3      	ldr	r3, [r4, #12]
 800b270:	6832      	ldr	r2, [r6, #0]
 800b272:	1a9b      	subs	r3, r3, r2
 800b274:	42ab      	cmp	r3, r5
 800b276:	dc26      	bgt.n	800b2c6 <_printf_common+0x96>
 800b278:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b27c:	6822      	ldr	r2, [r4, #0]
 800b27e:	3b00      	subs	r3, #0
 800b280:	bf18      	it	ne
 800b282:	2301      	movne	r3, #1
 800b284:	0692      	lsls	r2, r2, #26
 800b286:	d42b      	bmi.n	800b2e0 <_printf_common+0xb0>
 800b288:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b28c:	4641      	mov	r1, r8
 800b28e:	4638      	mov	r0, r7
 800b290:	47c8      	blx	r9
 800b292:	3001      	adds	r0, #1
 800b294:	d01e      	beq.n	800b2d4 <_printf_common+0xa4>
 800b296:	6823      	ldr	r3, [r4, #0]
 800b298:	6922      	ldr	r2, [r4, #16]
 800b29a:	f003 0306 	and.w	r3, r3, #6
 800b29e:	2b04      	cmp	r3, #4
 800b2a0:	bf02      	ittt	eq
 800b2a2:	68e5      	ldreq	r5, [r4, #12]
 800b2a4:	6833      	ldreq	r3, [r6, #0]
 800b2a6:	1aed      	subeq	r5, r5, r3
 800b2a8:	68a3      	ldr	r3, [r4, #8]
 800b2aa:	bf0c      	ite	eq
 800b2ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b2b0:	2500      	movne	r5, #0
 800b2b2:	4293      	cmp	r3, r2
 800b2b4:	bfc4      	itt	gt
 800b2b6:	1a9b      	subgt	r3, r3, r2
 800b2b8:	18ed      	addgt	r5, r5, r3
 800b2ba:	2600      	movs	r6, #0
 800b2bc:	341a      	adds	r4, #26
 800b2be:	42b5      	cmp	r5, r6
 800b2c0:	d11a      	bne.n	800b2f8 <_printf_common+0xc8>
 800b2c2:	2000      	movs	r0, #0
 800b2c4:	e008      	b.n	800b2d8 <_printf_common+0xa8>
 800b2c6:	2301      	movs	r3, #1
 800b2c8:	4652      	mov	r2, sl
 800b2ca:	4641      	mov	r1, r8
 800b2cc:	4638      	mov	r0, r7
 800b2ce:	47c8      	blx	r9
 800b2d0:	3001      	adds	r0, #1
 800b2d2:	d103      	bne.n	800b2dc <_printf_common+0xac>
 800b2d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b2d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2dc:	3501      	adds	r5, #1
 800b2de:	e7c6      	b.n	800b26e <_printf_common+0x3e>
 800b2e0:	18e1      	adds	r1, r4, r3
 800b2e2:	1c5a      	adds	r2, r3, #1
 800b2e4:	2030      	movs	r0, #48	@ 0x30
 800b2e6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b2ea:	4422      	add	r2, r4
 800b2ec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b2f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b2f4:	3302      	adds	r3, #2
 800b2f6:	e7c7      	b.n	800b288 <_printf_common+0x58>
 800b2f8:	2301      	movs	r3, #1
 800b2fa:	4622      	mov	r2, r4
 800b2fc:	4641      	mov	r1, r8
 800b2fe:	4638      	mov	r0, r7
 800b300:	47c8      	blx	r9
 800b302:	3001      	adds	r0, #1
 800b304:	d0e6      	beq.n	800b2d4 <_printf_common+0xa4>
 800b306:	3601      	adds	r6, #1
 800b308:	e7d9      	b.n	800b2be <_printf_common+0x8e>
	...

0800b30c <_printf_i>:
 800b30c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b310:	7e0f      	ldrb	r7, [r1, #24]
 800b312:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b314:	2f78      	cmp	r7, #120	@ 0x78
 800b316:	4691      	mov	r9, r2
 800b318:	4680      	mov	r8, r0
 800b31a:	460c      	mov	r4, r1
 800b31c:	469a      	mov	sl, r3
 800b31e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b322:	d807      	bhi.n	800b334 <_printf_i+0x28>
 800b324:	2f62      	cmp	r7, #98	@ 0x62
 800b326:	d80a      	bhi.n	800b33e <_printf_i+0x32>
 800b328:	2f00      	cmp	r7, #0
 800b32a:	f000 80d2 	beq.w	800b4d2 <_printf_i+0x1c6>
 800b32e:	2f58      	cmp	r7, #88	@ 0x58
 800b330:	f000 80b9 	beq.w	800b4a6 <_printf_i+0x19a>
 800b334:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b338:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b33c:	e03a      	b.n	800b3b4 <_printf_i+0xa8>
 800b33e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b342:	2b15      	cmp	r3, #21
 800b344:	d8f6      	bhi.n	800b334 <_printf_i+0x28>
 800b346:	a101      	add	r1, pc, #4	@ (adr r1, 800b34c <_printf_i+0x40>)
 800b348:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b34c:	0800b3a5 	.word	0x0800b3a5
 800b350:	0800b3b9 	.word	0x0800b3b9
 800b354:	0800b335 	.word	0x0800b335
 800b358:	0800b335 	.word	0x0800b335
 800b35c:	0800b335 	.word	0x0800b335
 800b360:	0800b335 	.word	0x0800b335
 800b364:	0800b3b9 	.word	0x0800b3b9
 800b368:	0800b335 	.word	0x0800b335
 800b36c:	0800b335 	.word	0x0800b335
 800b370:	0800b335 	.word	0x0800b335
 800b374:	0800b335 	.word	0x0800b335
 800b378:	0800b4b9 	.word	0x0800b4b9
 800b37c:	0800b3e3 	.word	0x0800b3e3
 800b380:	0800b473 	.word	0x0800b473
 800b384:	0800b335 	.word	0x0800b335
 800b388:	0800b335 	.word	0x0800b335
 800b38c:	0800b4db 	.word	0x0800b4db
 800b390:	0800b335 	.word	0x0800b335
 800b394:	0800b3e3 	.word	0x0800b3e3
 800b398:	0800b335 	.word	0x0800b335
 800b39c:	0800b335 	.word	0x0800b335
 800b3a0:	0800b47b 	.word	0x0800b47b
 800b3a4:	6833      	ldr	r3, [r6, #0]
 800b3a6:	1d1a      	adds	r2, r3, #4
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	6032      	str	r2, [r6, #0]
 800b3ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b3b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b3b4:	2301      	movs	r3, #1
 800b3b6:	e09d      	b.n	800b4f4 <_printf_i+0x1e8>
 800b3b8:	6833      	ldr	r3, [r6, #0]
 800b3ba:	6820      	ldr	r0, [r4, #0]
 800b3bc:	1d19      	adds	r1, r3, #4
 800b3be:	6031      	str	r1, [r6, #0]
 800b3c0:	0606      	lsls	r6, r0, #24
 800b3c2:	d501      	bpl.n	800b3c8 <_printf_i+0xbc>
 800b3c4:	681d      	ldr	r5, [r3, #0]
 800b3c6:	e003      	b.n	800b3d0 <_printf_i+0xc4>
 800b3c8:	0645      	lsls	r5, r0, #25
 800b3ca:	d5fb      	bpl.n	800b3c4 <_printf_i+0xb8>
 800b3cc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b3d0:	2d00      	cmp	r5, #0
 800b3d2:	da03      	bge.n	800b3dc <_printf_i+0xd0>
 800b3d4:	232d      	movs	r3, #45	@ 0x2d
 800b3d6:	426d      	negs	r5, r5
 800b3d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b3dc:	4859      	ldr	r0, [pc, #356]	@ (800b544 <_printf_i+0x238>)
 800b3de:	230a      	movs	r3, #10
 800b3e0:	e011      	b.n	800b406 <_printf_i+0xfa>
 800b3e2:	6821      	ldr	r1, [r4, #0]
 800b3e4:	6833      	ldr	r3, [r6, #0]
 800b3e6:	0608      	lsls	r0, r1, #24
 800b3e8:	f853 5b04 	ldr.w	r5, [r3], #4
 800b3ec:	d402      	bmi.n	800b3f4 <_printf_i+0xe8>
 800b3ee:	0649      	lsls	r1, r1, #25
 800b3f0:	bf48      	it	mi
 800b3f2:	b2ad      	uxthmi	r5, r5
 800b3f4:	2f6f      	cmp	r7, #111	@ 0x6f
 800b3f6:	4853      	ldr	r0, [pc, #332]	@ (800b544 <_printf_i+0x238>)
 800b3f8:	6033      	str	r3, [r6, #0]
 800b3fa:	bf14      	ite	ne
 800b3fc:	230a      	movne	r3, #10
 800b3fe:	2308      	moveq	r3, #8
 800b400:	2100      	movs	r1, #0
 800b402:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b406:	6866      	ldr	r6, [r4, #4]
 800b408:	60a6      	str	r6, [r4, #8]
 800b40a:	2e00      	cmp	r6, #0
 800b40c:	bfa2      	ittt	ge
 800b40e:	6821      	ldrge	r1, [r4, #0]
 800b410:	f021 0104 	bicge.w	r1, r1, #4
 800b414:	6021      	strge	r1, [r4, #0]
 800b416:	b90d      	cbnz	r5, 800b41c <_printf_i+0x110>
 800b418:	2e00      	cmp	r6, #0
 800b41a:	d04b      	beq.n	800b4b4 <_printf_i+0x1a8>
 800b41c:	4616      	mov	r6, r2
 800b41e:	fbb5 f1f3 	udiv	r1, r5, r3
 800b422:	fb03 5711 	mls	r7, r3, r1, r5
 800b426:	5dc7      	ldrb	r7, [r0, r7]
 800b428:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b42c:	462f      	mov	r7, r5
 800b42e:	42bb      	cmp	r3, r7
 800b430:	460d      	mov	r5, r1
 800b432:	d9f4      	bls.n	800b41e <_printf_i+0x112>
 800b434:	2b08      	cmp	r3, #8
 800b436:	d10b      	bne.n	800b450 <_printf_i+0x144>
 800b438:	6823      	ldr	r3, [r4, #0]
 800b43a:	07df      	lsls	r7, r3, #31
 800b43c:	d508      	bpl.n	800b450 <_printf_i+0x144>
 800b43e:	6923      	ldr	r3, [r4, #16]
 800b440:	6861      	ldr	r1, [r4, #4]
 800b442:	4299      	cmp	r1, r3
 800b444:	bfde      	ittt	le
 800b446:	2330      	movle	r3, #48	@ 0x30
 800b448:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b44c:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800b450:	1b92      	subs	r2, r2, r6
 800b452:	6122      	str	r2, [r4, #16]
 800b454:	f8cd a000 	str.w	sl, [sp]
 800b458:	464b      	mov	r3, r9
 800b45a:	aa03      	add	r2, sp, #12
 800b45c:	4621      	mov	r1, r4
 800b45e:	4640      	mov	r0, r8
 800b460:	f7ff fee6 	bl	800b230 <_printf_common>
 800b464:	3001      	adds	r0, #1
 800b466:	d14a      	bne.n	800b4fe <_printf_i+0x1f2>
 800b468:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b46c:	b004      	add	sp, #16
 800b46e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b472:	6823      	ldr	r3, [r4, #0]
 800b474:	f043 0320 	orr.w	r3, r3, #32
 800b478:	6023      	str	r3, [r4, #0]
 800b47a:	4833      	ldr	r0, [pc, #204]	@ (800b548 <_printf_i+0x23c>)
 800b47c:	2778      	movs	r7, #120	@ 0x78
 800b47e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b482:	6823      	ldr	r3, [r4, #0]
 800b484:	6831      	ldr	r1, [r6, #0]
 800b486:	061f      	lsls	r7, r3, #24
 800b488:	f851 5b04 	ldr.w	r5, [r1], #4
 800b48c:	d402      	bmi.n	800b494 <_printf_i+0x188>
 800b48e:	065f      	lsls	r7, r3, #25
 800b490:	bf48      	it	mi
 800b492:	b2ad      	uxthmi	r5, r5
 800b494:	6031      	str	r1, [r6, #0]
 800b496:	07d9      	lsls	r1, r3, #31
 800b498:	bf44      	itt	mi
 800b49a:	f043 0320 	orrmi.w	r3, r3, #32
 800b49e:	6023      	strmi	r3, [r4, #0]
 800b4a0:	b11d      	cbz	r5, 800b4aa <_printf_i+0x19e>
 800b4a2:	2310      	movs	r3, #16
 800b4a4:	e7ac      	b.n	800b400 <_printf_i+0xf4>
 800b4a6:	4827      	ldr	r0, [pc, #156]	@ (800b544 <_printf_i+0x238>)
 800b4a8:	e7e9      	b.n	800b47e <_printf_i+0x172>
 800b4aa:	6823      	ldr	r3, [r4, #0]
 800b4ac:	f023 0320 	bic.w	r3, r3, #32
 800b4b0:	6023      	str	r3, [r4, #0]
 800b4b2:	e7f6      	b.n	800b4a2 <_printf_i+0x196>
 800b4b4:	4616      	mov	r6, r2
 800b4b6:	e7bd      	b.n	800b434 <_printf_i+0x128>
 800b4b8:	6833      	ldr	r3, [r6, #0]
 800b4ba:	6825      	ldr	r5, [r4, #0]
 800b4bc:	6961      	ldr	r1, [r4, #20]
 800b4be:	1d18      	adds	r0, r3, #4
 800b4c0:	6030      	str	r0, [r6, #0]
 800b4c2:	062e      	lsls	r6, r5, #24
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	d501      	bpl.n	800b4cc <_printf_i+0x1c0>
 800b4c8:	6019      	str	r1, [r3, #0]
 800b4ca:	e002      	b.n	800b4d2 <_printf_i+0x1c6>
 800b4cc:	0668      	lsls	r0, r5, #25
 800b4ce:	d5fb      	bpl.n	800b4c8 <_printf_i+0x1bc>
 800b4d0:	8019      	strh	r1, [r3, #0]
 800b4d2:	2300      	movs	r3, #0
 800b4d4:	6123      	str	r3, [r4, #16]
 800b4d6:	4616      	mov	r6, r2
 800b4d8:	e7bc      	b.n	800b454 <_printf_i+0x148>
 800b4da:	6833      	ldr	r3, [r6, #0]
 800b4dc:	1d1a      	adds	r2, r3, #4
 800b4de:	6032      	str	r2, [r6, #0]
 800b4e0:	681e      	ldr	r6, [r3, #0]
 800b4e2:	6862      	ldr	r2, [r4, #4]
 800b4e4:	2100      	movs	r1, #0
 800b4e6:	4630      	mov	r0, r6
 800b4e8:	f7f4 fe82 	bl	80001f0 <memchr>
 800b4ec:	b108      	cbz	r0, 800b4f2 <_printf_i+0x1e6>
 800b4ee:	1b80      	subs	r0, r0, r6
 800b4f0:	6060      	str	r0, [r4, #4]
 800b4f2:	6863      	ldr	r3, [r4, #4]
 800b4f4:	6123      	str	r3, [r4, #16]
 800b4f6:	2300      	movs	r3, #0
 800b4f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b4fc:	e7aa      	b.n	800b454 <_printf_i+0x148>
 800b4fe:	6923      	ldr	r3, [r4, #16]
 800b500:	4632      	mov	r2, r6
 800b502:	4649      	mov	r1, r9
 800b504:	4640      	mov	r0, r8
 800b506:	47d0      	blx	sl
 800b508:	3001      	adds	r0, #1
 800b50a:	d0ad      	beq.n	800b468 <_printf_i+0x15c>
 800b50c:	6823      	ldr	r3, [r4, #0]
 800b50e:	079b      	lsls	r3, r3, #30
 800b510:	d413      	bmi.n	800b53a <_printf_i+0x22e>
 800b512:	68e0      	ldr	r0, [r4, #12]
 800b514:	9b03      	ldr	r3, [sp, #12]
 800b516:	4298      	cmp	r0, r3
 800b518:	bfb8      	it	lt
 800b51a:	4618      	movlt	r0, r3
 800b51c:	e7a6      	b.n	800b46c <_printf_i+0x160>
 800b51e:	2301      	movs	r3, #1
 800b520:	4632      	mov	r2, r6
 800b522:	4649      	mov	r1, r9
 800b524:	4640      	mov	r0, r8
 800b526:	47d0      	blx	sl
 800b528:	3001      	adds	r0, #1
 800b52a:	d09d      	beq.n	800b468 <_printf_i+0x15c>
 800b52c:	3501      	adds	r5, #1
 800b52e:	68e3      	ldr	r3, [r4, #12]
 800b530:	9903      	ldr	r1, [sp, #12]
 800b532:	1a5b      	subs	r3, r3, r1
 800b534:	42ab      	cmp	r3, r5
 800b536:	dcf2      	bgt.n	800b51e <_printf_i+0x212>
 800b538:	e7eb      	b.n	800b512 <_printf_i+0x206>
 800b53a:	2500      	movs	r5, #0
 800b53c:	f104 0619 	add.w	r6, r4, #25
 800b540:	e7f5      	b.n	800b52e <_printf_i+0x222>
 800b542:	bf00      	nop
 800b544:	0800c96d 	.word	0x0800c96d
 800b548:	0800c97e 	.word	0x0800c97e

0800b54c <memmove>:
 800b54c:	4288      	cmp	r0, r1
 800b54e:	b510      	push	{r4, lr}
 800b550:	eb01 0402 	add.w	r4, r1, r2
 800b554:	d902      	bls.n	800b55c <memmove+0x10>
 800b556:	4284      	cmp	r4, r0
 800b558:	4623      	mov	r3, r4
 800b55a:	d807      	bhi.n	800b56c <memmove+0x20>
 800b55c:	1e43      	subs	r3, r0, #1
 800b55e:	42a1      	cmp	r1, r4
 800b560:	d008      	beq.n	800b574 <memmove+0x28>
 800b562:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b566:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b56a:	e7f8      	b.n	800b55e <memmove+0x12>
 800b56c:	4402      	add	r2, r0
 800b56e:	4601      	mov	r1, r0
 800b570:	428a      	cmp	r2, r1
 800b572:	d100      	bne.n	800b576 <memmove+0x2a>
 800b574:	bd10      	pop	{r4, pc}
 800b576:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b57a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b57e:	e7f7      	b.n	800b570 <memmove+0x24>

0800b580 <_sbrk_r>:
 800b580:	b538      	push	{r3, r4, r5, lr}
 800b582:	4d06      	ldr	r5, [pc, #24]	@ (800b59c <_sbrk_r+0x1c>)
 800b584:	2300      	movs	r3, #0
 800b586:	4604      	mov	r4, r0
 800b588:	4608      	mov	r0, r1
 800b58a:	602b      	str	r3, [r5, #0]
 800b58c:	f000 f83e 	bl	800b60c <_sbrk>
 800b590:	1c43      	adds	r3, r0, #1
 800b592:	d102      	bne.n	800b59a <_sbrk_r+0x1a>
 800b594:	682b      	ldr	r3, [r5, #0]
 800b596:	b103      	cbz	r3, 800b59a <_sbrk_r+0x1a>
 800b598:	6023      	str	r3, [r4, #0]
 800b59a:	bd38      	pop	{r3, r4, r5, pc}
 800b59c:	20002794 	.word	0x20002794

0800b5a0 <_realloc_r>:
 800b5a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5a4:	4680      	mov	r8, r0
 800b5a6:	4615      	mov	r5, r2
 800b5a8:	460c      	mov	r4, r1
 800b5aa:	b921      	cbnz	r1, 800b5b6 <_realloc_r+0x16>
 800b5ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b5b0:	4611      	mov	r1, r2
 800b5b2:	f7ff bc59 	b.w	800ae68 <_malloc_r>
 800b5b6:	b92a      	cbnz	r2, 800b5c4 <_realloc_r+0x24>
 800b5b8:	f7ff fbea 	bl	800ad90 <_free_r>
 800b5bc:	2400      	movs	r4, #0
 800b5be:	4620      	mov	r0, r4
 800b5c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5c4:	f000 f81a 	bl	800b5fc <_malloc_usable_size_r>
 800b5c8:	4285      	cmp	r5, r0
 800b5ca:	4606      	mov	r6, r0
 800b5cc:	d802      	bhi.n	800b5d4 <_realloc_r+0x34>
 800b5ce:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b5d2:	d8f4      	bhi.n	800b5be <_realloc_r+0x1e>
 800b5d4:	4629      	mov	r1, r5
 800b5d6:	4640      	mov	r0, r8
 800b5d8:	f7ff fc46 	bl	800ae68 <_malloc_r>
 800b5dc:	4607      	mov	r7, r0
 800b5de:	2800      	cmp	r0, #0
 800b5e0:	d0ec      	beq.n	800b5bc <_realloc_r+0x1c>
 800b5e2:	42b5      	cmp	r5, r6
 800b5e4:	462a      	mov	r2, r5
 800b5e6:	4621      	mov	r1, r4
 800b5e8:	bf28      	it	cs
 800b5ea:	4632      	movcs	r2, r6
 800b5ec:	f7ff fbc2 	bl	800ad74 <memcpy>
 800b5f0:	4621      	mov	r1, r4
 800b5f2:	4640      	mov	r0, r8
 800b5f4:	f7ff fbcc 	bl	800ad90 <_free_r>
 800b5f8:	463c      	mov	r4, r7
 800b5fa:	e7e0      	b.n	800b5be <_realloc_r+0x1e>

0800b5fc <_malloc_usable_size_r>:
 800b5fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b600:	1f18      	subs	r0, r3, #4
 800b602:	2b00      	cmp	r3, #0
 800b604:	bfbc      	itt	lt
 800b606:	580b      	ldrlt	r3, [r1, r0]
 800b608:	18c0      	addlt	r0, r0, r3
 800b60a:	4770      	bx	lr

0800b60c <_sbrk>:
 800b60c:	4a04      	ldr	r2, [pc, #16]	@ (800b620 <_sbrk+0x14>)
 800b60e:	6811      	ldr	r1, [r2, #0]
 800b610:	4603      	mov	r3, r0
 800b612:	b909      	cbnz	r1, 800b618 <_sbrk+0xc>
 800b614:	4903      	ldr	r1, [pc, #12]	@ (800b624 <_sbrk+0x18>)
 800b616:	6011      	str	r1, [r2, #0]
 800b618:	6810      	ldr	r0, [r2, #0]
 800b61a:	4403      	add	r3, r0
 800b61c:	6013      	str	r3, [r2, #0]
 800b61e:	4770      	bx	lr
 800b620:	200027a4 	.word	0x200027a4
 800b624:	200027a8 	.word	0x200027a8

0800b628 <_init>:
 800b628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b62a:	bf00      	nop
 800b62c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b62e:	bc08      	pop	{r3}
 800b630:	469e      	mov	lr, r3
 800b632:	4770      	bx	lr

0800b634 <_fini>:
 800b634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b636:	bf00      	nop
 800b638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b63a:	bc08      	pop	{r3}
 800b63c:	469e      	mov	lr, r3
 800b63e:	4770      	bx	lr
