Analysis & Synthesis report for top
Mon Apr 17 11:36:52 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|sdram_core:sdram_core_m0|state
 11. State Machine - |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state
 12. State Machine - |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state
 13. State Machine - |top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|state_next
 14. State Machine - |top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|state_main
 15. State Machine - |top|mark_fifo:mark_m0|mark_add:mark_add_m0|state
 16. State Machine - |top|keyfilter:u_keyfilter2|current_state
 17. State Machine - |top|keyfilter:u_keyfilter|current_state
 18. Registers Protected by Synthesis
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Registers Added for RAM Pass-Through Logic
 24. Registers Packed Into Inferred Megafunctions
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for erode:u_erode|operation:opr_2_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_2rv:auto_generated|altsyncram_3ea1:altsyncram2
 27. Source assignments for mark_fifo:mark_m0|mark_add:mark_add_m0
 28. Source assignments for mark_fifo:mark_m0|mark_add:mark_add_m0|mark_ram:mark_ram_m0|altsyncram:altsyncram_component|altsyncram_iqi2:auto_generated
 29. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component
 30. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated
 31. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p
 32. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p
 33. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram
 34. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_brp
 35. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_bwp
 36. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 37. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13
 38. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_brp
 39. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_bwp
 40. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 41. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16
 42. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component
 43. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated
 44. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p
 45. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p
 46. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram
 47. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_brp
 48. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_bwp
 49. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 50. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13
 51. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_brp
 52. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_bwp
 53. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 54. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16
 55. Source assignments for mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_4km1:auto_generated
 56. Source assignments for mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_dlm1:auto_generated
 57. Source assignments for iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated
 58. Source assignments for iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated
 59. Source assignments for iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated|altsyncram_4e81:altsyncram2
 60. Source assignments for altshift_taps:y_rtl_0|shift_taps_p7m:auto_generated|altsyncram_ce81:altsyncram2
 61. Parameter Settings for User Entity Instance: Top-level Entity: |top
 62. Parameter Settings for User Entity Instance: keyfilter:u_keyfilter
 63. Parameter Settings for User Entity Instance: keyfilter:u_keyfilter2
 64. Parameter Settings for User Entity Instance: cam_thrould:cam_thrould_m0
 65. Parameter Settings for User Entity Instance: erode:u_erode|operation:opr_2_m0|altshift_taps:ALTSHIFT_TAPS_component
 66. Parameter Settings for User Entity Instance: mark_fifo:mark_m0
 67. Parameter Settings for User Entity Instance: mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0
 68. Parameter Settings for User Entity Instance: mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1
 69. Parameter Settings for User Entity Instance: mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1
 70. Parameter Settings for User Entity Instance: mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1
 71. Parameter Settings for User Entity Instance: mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1
 72. Parameter Settings for User Entity Instance: mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1
 73. Parameter Settings for User Entity Instance: mark_fifo:mark_m0|mark_add:mark_add_m0|mark_ram:mark_ram_m0|altsyncram:altsyncram_component
 74. Parameter Settings for User Entity Instance: sys_pll:sys_pll_m0|altpll:altpll_component
 75. Parameter Settings for User Entity Instance: video_pll:video_pll_m0|altpll:altpll_component
 76. Parameter Settings for User Entity Instance: iic_ctrl:iic_ctrl_m0
 77. Parameter Settings for User Entity Instance: iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0
 78. Parameter Settings for User Entity Instance: video_timing_data:video_timing_data_m0
 79. Parameter Settings for User Entity Instance: video_timing_data:video_timing_data_m0|color_bar:color_bar_m0
 80. Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0
 81. Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component
 82. Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0
 83. Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component
 84. Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0
 85. Parameter Settings for User Entity Instance: sdram_core:sdram_core_m0
 86. Parameter Settings for Inferred Entity Instance: mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0
 87. Parameter Settings for Inferred Entity Instance: mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0
 88. Parameter Settings for Inferred Entity Instance: iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0
 89. Parameter Settings for Inferred Entity Instance: iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1
 90. Parameter Settings for Inferred Entity Instance: iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0
 91. Parameter Settings for Inferred Entity Instance: altshift_taps:y_rtl_0
 92. altshift_taps Parameter Settings by Entity Instance
 93. altsyncram Parameter Settings by Entity Instance
 94. altpll Parameter Settings by Entity Instance
 95. dcfifo Parameter Settings by Entity Instance
 96. Port Connectivity Checks: "frame_read_write:frame_read_write_m0|afifo_16_256:read_buf"
 97. Port Connectivity Checks: "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf"
 98. Port Connectivity Checks: "frame_read_write:frame_read_write_m0"
 99. Port Connectivity Checks: "video_timing_data:video_timing_data_m0|color_bar:color_bar_m0"
100. Port Connectivity Checks: "cmos_8_16bit:cmos_8_16bit_m0"
101. Port Connectivity Checks: "iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0"
102. Port Connectivity Checks: "mark_fifo:mark_m0|mark_add:mark_add_m0|mark_ram:mark_ram_m0"
103. Port Connectivity Checks: "mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1"
104. Port Connectivity Checks: "mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1"
105. Port Connectivity Checks: "mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1"
106. Port Connectivity Checks: "mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0"
107. Port Connectivity Checks: "erode:u_erode|operation:opr_2_m0"
108. Post-Synthesis Netlist Statistics for Top Partition
109. Elapsed Time Per Partition
110. Analysis & Synthesis Messages
111. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 17 11:36:52 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,143                                       ;
;     Total combinational functions  ; 1,648                                       ;
;     Dedicated logic registers      ; 1,237                                       ;
; Total registers                    ; 1237                                        ;
; Total pins                         ; 87                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 88,396                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-10        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                              ;
+----------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                     ; Library ;
+----------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------+
; src/image_process/cam_thrould.v              ; yes             ; User Verilog HDL File                                 ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/cam_thrould.v              ;         ;
; src/iic_init/iic_master.sv                   ; yes             ; User SystemVerilog HDL File                           ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_master.sv                   ;         ;
; src/iic_init/iic_ctrl.sv                     ; yes             ; User SystemVerilog HDL File                           ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_ctrl.sv                     ;         ;
; src/ip_core/operation.v                      ; yes             ; User Wizard-Generated File                            ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/ip_core/operation.v                      ;         ;
; src/ip_core/mark_ram.v                       ; yes             ; User Wizard-Generated File                            ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/ip_core/mark_ram.v                       ;         ;
; src/image_process/video_out.v                ; yes             ; User Verilog HDL File                                 ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/video_out.v                ;         ;
; src/image_process/keyfilter.v                ; yes             ; User Verilog HDL File                                 ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/keyfilter.v                ;         ;
; src/image_process/mark/mark_fifo.v           ; yes             ; User Verilog HDL File                                 ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/mark_fifo.v           ;         ;
; src/image_process/mark/mark_add.v            ; yes             ; User Verilog HDL File                                 ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/mark_add.v            ;         ;
; src/image_process/mark/linebuffer_Wapper.vhd ; yes             ; User VHDL File                                        ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/linebuffer_Wapper.vhd ;         ;
; src/image_process/mark/ImageXlib_utils.vhd   ; yes             ; User VHDL File                                        ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_utils.vhd   ;         ;
; src/image_process/mark/ImageXlib_arch.vhd    ; yes             ; User VHDL File                                        ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_arch.vhd    ;         ;
; src/image_process/erode.v                    ; yes             ; User Verilog HDL File                                 ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/erode.v                    ;         ;
; src/frame_read_write.v                       ; yes             ; User Verilog HDL File                                 ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/frame_read_write.v                       ;         ;
; src/ip_core/afifo_16_256.v                   ; yes             ; User Wizard-Generated File                            ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/ip_core/afifo_16_256.v                   ;         ;
; src/ip_core/video_pll.v                      ; yes             ; User Wizard-Generated File                            ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/ip_core/video_pll.v                      ;         ;
; src/ip_core/sys_pll.v                        ; yes             ; User Wizard-Generated File                            ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/ip_core/sys_pll.v                        ;         ;
; src/video_timing_data.v                      ; yes             ; User Verilog HDL File                                 ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/video_timing_data.v                      ;         ;
; src/top.v                                    ; yes             ; User Verilog HDL File                                 ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v                                    ;         ;
; src/frame_fifo_write.v                       ; yes             ; User Verilog HDL File                                 ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/frame_fifo_write.v                       ;         ;
; src/frame_fifo_read.v                        ; yes             ; User Verilog HDL File                                 ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/frame_fifo_read.v                        ;         ;
; src/color_bar.v                              ; yes             ; User Verilog HDL File                                 ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/color_bar.v                              ;         ;
; src/cmos_write_req_gen.v                     ; yes             ; User Verilog HDL File                                 ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/cmos_write_req_gen.v                     ;         ;
; src/cmos_8_16bit.v                           ; yes             ; User Verilog HDL File                                 ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/cmos_8_16bit.v                           ;         ;
; src/sdram/sdram_core.v                       ; yes             ; User Verilog HDL File                                 ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/sdram/sdram_core.v                       ;         ;
; src/iic_init/init_480x272_60.txt             ; yes             ; Auto-Found File                                       ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/init_480x272_60.txt             ;         ;
; altshift_taps.tdf                            ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf                         ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                              ;         ;
; lpm_counter.inc                              ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                           ;         ;
; lpm_compare.inc                              ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                           ;         ;
; lpm_constant.inc                             ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                          ;         ;
; db/shift_taps_2rv.tdf                        ; yes             ; Auto-Generated Megafunction                           ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/shift_taps_2rv.tdf                        ;         ;
; db/altsyncram_3ea1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_3ea1.tdf                       ;         ;
; db/cntr_tsf.tdf                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/cntr_tsf.tdf                              ;         ;
; db/cmpr_vgc.tdf                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/cmpr_vgc.tdf                              ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                            ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                     ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                               ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                            ;         ;
; aglobal201.inc                               ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                            ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                             ;         ;
; altrom.inc                                   ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                ;         ;
; altram.inc                                   ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                ;         ;
; db/altsyncram_iqi2.tdf                       ; yes             ; Auto-Generated Megafunction                           ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_iqi2.tdf                       ;         ;
; altpll.tdf                                   ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                ;         ;
; stratix_pll.inc                              ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                           ;         ;
; stratixii_pll.inc                            ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                         ;         ;
; cycloneii_pll.inc                            ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                         ;         ;
; db/sys_pll_altpll.v                          ; yes             ; Auto-Generated Megafunction                           ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/sys_pll_altpll.v                          ;         ;
; db/video_pll_altpll.v                        ; yes             ; Auto-Generated Megafunction                           ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/video_pll_altpll.v                        ;         ;
; dcfifo.tdf                                   ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf                                ;         ;
; lpm_add_sub.inc                              ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                           ;         ;
; a_graycounter.inc                            ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_graycounter.inc                         ;         ;
; a_fefifo.inc                                 ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fefifo.inc                              ;         ;
; a_gray2bin.inc                               ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_gray2bin.inc                            ;         ;
; dffpipe.inc                                  ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc                               ;         ;
; alt_sync_fifo.inc                            ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                         ;         ;
; altsyncram_fifo.inc                          ; yes             ; Megafunction                                          ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                       ;         ;
; db/dcfifo_aql1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/dcfifo_aql1.tdf                           ;         ;
; db/a_gray2bin_ugb.tdf                        ; yes             ; Auto-Generated Megafunction                           ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/a_gray2bin_ugb.tdf                        ;         ;
; db/a_graycounter_t57.tdf                     ; yes             ; Auto-Generated Megafunction                           ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/a_graycounter_t57.tdf                     ;         ;
; db/a_graycounter_pjc.tdf                     ; yes             ; Auto-Generated Megafunction                           ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/a_graycounter_pjc.tdf                     ;         ;
; db/altsyncram_mv61.tdf                       ; yes             ; Auto-Generated Megafunction                           ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_mv61.tdf                       ;         ;
; db/dffpipe_gd9.tdf                           ; yes             ; Auto-Generated Megafunction                           ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/dffpipe_gd9.tdf                           ;         ;
; db/alt_synch_pipe_0ol.tdf                    ; yes             ; Auto-Generated Megafunction                           ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/alt_synch_pipe_0ol.tdf                    ;         ;
; db/dffpipe_hd9.tdf                           ; yes             ; Auto-Generated Megafunction                           ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/dffpipe_hd9.tdf                           ;         ;
; db/alt_synch_pipe_1ol.tdf                    ; yes             ; Auto-Generated Megafunction                           ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/alt_synch_pipe_1ol.tdf                    ;         ;
; db/dffpipe_id9.tdf                           ; yes             ; Auto-Generated Megafunction                           ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/dffpipe_id9.tdf                           ;         ;
; db/cmpr_f66.tdf                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/cmpr_f66.tdf                              ;         ;
; db/altsyncram_4km1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_4km1.tdf                       ;         ;
; db/top.ram0_dp_bram_e2de918b.hdl.mif         ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/top.ram0_dp_bram_e2de918b.hdl.mif         ;         ;
; db/altsyncram_dlm1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_dlm1.tdf                       ;         ;
; db/top.ram0_dp_bram_24ee226c.hdl.mif         ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/top.ram0_dp_bram_24ee226c.hdl.mif         ;         ;
; db/altsyncram_mf71.tdf                       ; yes             ; Auto-Generated Megafunction                           ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_mf71.tdf                       ;         ;
; db/top.ram0_iic_ctrl_8c8f63b3.hdl.mif        ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/top.ram0_iic_ctrl_8c8f63b3.hdl.mif        ;         ;
; db/shift_taps_c6m.tdf                        ; yes             ; Auto-Generated Megafunction                           ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/shift_taps_c6m.tdf                        ;         ;
; db/altsyncram_4e81.tdf                       ; yes             ; Auto-Generated Megafunction                           ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_4e81.tdf                       ;         ;
; db/cntr_sqf.tdf                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/cntr_sqf.tdf                              ;         ;
; db/cmpr_rgc.tdf                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/cmpr_rgc.tdf                              ;         ;
; db/shift_taps_p7m.tdf                        ; yes             ; Auto-Generated Megafunction                           ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/shift_taps_p7m.tdf                        ;         ;
; db/altsyncram_ce81.tdf                       ; yes             ; Auto-Generated Megafunction                           ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_ce81.tdf                       ;         ;
; db/cntr_cpf.tdf                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/cntr_cpf.tdf                              ;         ;
+----------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,143                                                                                           ;
;                                             ;                                                                                                 ;
; Total combinational functions               ; 1648                                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                                 ;
;     -- 4 input functions                    ; 576                                                                                             ;
;     -- 3 input functions                    ; 437                                                                                             ;
;     -- <=2 input functions                  ; 635                                                                                             ;
;                                             ;                                                                                                 ;
; Logic elements by mode                      ;                                                                                                 ;
;     -- normal mode                          ; 1093                                                                                            ;
;     -- arithmetic mode                      ; 555                                                                                             ;
;                                             ;                                                                                                 ;
; Total registers                             ; 1237                                                                                            ;
;     -- Dedicated logic registers            ; 1237                                                                                            ;
;     -- I/O registers                        ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; I/O pins                                    ; 87                                                                                              ;
; Total memory bits                           ; 88396                                                                                           ;
;                                             ;                                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; Total PLLs                                  ; 2                                                                                               ;
;     -- PLLs                                 ; 2                                                                                               ;
;                                             ;                                                                                                 ;
; Maximum fan-out node                        ; video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 805                                                                                             ;
; Total fan-out                               ; 12067                                                                                           ;
; Average fan-out                             ; 3.73                                                                                            ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                  ; Entity Name        ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |top                                               ; 1648 (1)            ; 1237 (0)                  ; 88396       ; 0            ; 0       ; 0         ; 87   ; 0            ; |top                                                                                                                                                                 ; top                ; work         ;
;    |altshift_taps:y_rtl_0|                         ; 3 (0)               ; 3 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altshift_taps:y_rtl_0                                                                                                                                           ; altshift_taps      ; work         ;
;       |shift_taps_p7m:auto_generated|              ; 3 (0)               ; 3 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altshift_taps:y_rtl_0|shift_taps_p7m:auto_generated                                                                                                             ; shift_taps_p7m     ; work         ;
;          |altsyncram_ce81:altsyncram2|             ; 0 (0)               ; 0 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altshift_taps:y_rtl_0|shift_taps_p7m:auto_generated|altsyncram_ce81:altsyncram2                                                                                 ; altsyncram_ce81    ; work         ;
;          |cntr_cpf:cntr1|                          ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altshift_taps:y_rtl_0|shift_taps_p7m:auto_generated|cntr_cpf:cntr1                                                                                              ; cntr_cpf           ; work         ;
;    |cam_thrould:cam_thrould_m0|                    ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cam_thrould:cam_thrould_m0                                                                                                                                      ; cam_thrould        ; work         ;
;    |cmos_8_16bit:cmos_8_16bit_m0|                  ; 18 (18)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cmos_8_16bit:cmos_8_16bit_m0                                                                                                                                    ; cmos_8_16bit       ; work         ;
;    |cmos_write_req_gen:cmos_write_req_gen_m0|      ; 4 (4)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cmos_write_req_gen:cmos_write_req_gen_m0                                                                                                                        ; cmos_write_req_gen ; work         ;
;    |erode:u_erode|                                 ; 18 (5)              ; 37 (28)                   ; 956         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|erode:u_erode                                                                                                                                                   ; erode              ; work         ;
;       |operation:opr_2_m0|                         ; 13 (0)              ; 9 (0)                     ; 956         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|erode:u_erode|operation:opr_2_m0                                                                                                                                ; operation          ; work         ;
;          |altshift_taps:ALTSHIFT_TAPS_component|   ; 13 (0)              ; 9 (0)                     ; 956         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|erode:u_erode|operation:opr_2_m0|altshift_taps:ALTSHIFT_TAPS_component                                                                                          ; altshift_taps      ; work         ;
;             |shift_taps_2rv:auto_generated|        ; 13 (0)              ; 9 (0)                     ; 956         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|erode:u_erode|operation:opr_2_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_2rv:auto_generated                                                            ; shift_taps_2rv     ; work         ;
;                |altsyncram_3ea1:altsyncram2|       ; 0 (0)               ; 0 (0)                     ; 956         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|erode:u_erode|operation:opr_2_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_2rv:auto_generated|altsyncram_3ea1:altsyncram2                                ; altsyncram_3ea1    ; work         ;
;                |cntr_tsf:cntr1|                    ; 13 (11)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|erode:u_erode|operation:opr_2_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_2rv:auto_generated|cntr_tsf:cntr1                                             ; cntr_tsf           ; work         ;
;                   |cmpr_vgc:cmpr4|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|erode:u_erode|operation:opr_2_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_2rv:auto_generated|cntr_tsf:cntr1|cmpr_vgc:cmpr4                              ; cmpr_vgc           ; work         ;
;    |frame_read_write:frame_read_write_m0|          ; 328 (0)             ; 316 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0                                                                                                                            ; frame_read_write   ; work         ;
;       |afifo_16_256:read_buf|                      ; 72 (0)              ; 105 (0)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf                                                                                                      ; afifo_16_256       ; work         ;
;          |dcfifo:dcfifo_component|                 ; 72 (0)              ; 105 (0)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component                                                                              ; dcfifo             ; work         ;
;             |dcfifo_aql1:auto_generated|           ; 72 (13)             ; 105 (27)                  ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated                                                   ; dcfifo_aql1        ; work         ;
;                |a_gray2bin_ugb:wrptr_g_gray2bin|   ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                   ; a_gray2bin_ugb     ; work         ;
;                |a_gray2bin_ugb:ws_dgrp_gray2bin|   ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                   ; a_gray2bin_ugb     ; work         ;
;                |a_graycounter_pjc:wrptr_g1p|       ; 16 (16)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p                       ; a_graycounter_pjc  ; work         ;
;                |a_graycounter_t57:rdptr_g1p|       ; 17 (17)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p                       ; a_graycounter_t57  ; work         ;
;                |alt_synch_pipe_0ol:rs_dgwp|        ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                        ; alt_synch_pipe_0ol ; work         ;
;                   |dffpipe_hd9:dffpipe13|          ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13  ; dffpipe_hd9        ; work         ;
;                |alt_synch_pipe_1ol:ws_dgrp|        ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                        ; alt_synch_pipe_1ol ; work         ;
;                   |dffpipe_id9:dffpipe16|          ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16  ; dffpipe_id9        ; work         ;
;                |altsyncram_mv61:fifo_ram|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram                          ; altsyncram_mv61    ; work         ;
;                |cmpr_f66:rdempty_eq_comp|          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|cmpr_f66:rdempty_eq_comp                          ; cmpr_f66           ; work         ;
;                |cmpr_f66:wrfull_eq_comp|           ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|cmpr_f66:wrfull_eq_comp                           ; cmpr_f66           ; work         ;
;                |dffpipe_gd9:ws_brp|                ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_brp                                ; dffpipe_gd9        ; work         ;
;                |dffpipe_gd9:ws_bwp|                ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_bwp                                ; dffpipe_gd9        ; work         ;
;       |afifo_16_256:write_buf|                     ; 74 (0)              ; 105 (0)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf                                                                                                     ; afifo_16_256       ; work         ;
;          |dcfifo:dcfifo_component|                 ; 74 (0)              ; 105 (0)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;             |dcfifo_aql1:auto_generated|           ; 74 (14)             ; 105 (27)                  ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated                                                  ; dcfifo_aql1        ; work         ;
;                |a_gray2bin_ugb:rdptr_g_gray2bin|   ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                  ; a_gray2bin_ugb     ; work         ;
;                |a_gray2bin_ugb:rs_dgwp_gray2bin|   ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                  ; a_gray2bin_ugb     ; work         ;
;                |a_graycounter_pjc:wrptr_g1p|       ; 16 (16)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p                      ; a_graycounter_pjc  ; work         ;
;                |a_graycounter_t57:rdptr_g1p|       ; 18 (18)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p                      ; a_graycounter_t57  ; work         ;
;                |alt_synch_pipe_0ol:rs_dgwp|        ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                       ; alt_synch_pipe_0ol ; work         ;
;                   |dffpipe_hd9:dffpipe13|          ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13 ; dffpipe_hd9        ; work         ;
;                |alt_synch_pipe_1ol:ws_dgrp|        ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                       ; alt_synch_pipe_1ol ; work         ;
;                   |dffpipe_id9:dffpipe16|          ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16 ; dffpipe_id9        ; work         ;
;                |altsyncram_mv61:fifo_ram|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram                         ; altsyncram_mv61    ; work         ;
;                |cmpr_f66:rdempty_eq_comp|          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|cmpr_f66:rdempty_eq_comp                         ; cmpr_f66           ; work         ;
;                |cmpr_f66:wrfull_eq_comp|           ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|cmpr_f66:wrfull_eq_comp                          ; cmpr_f66           ; work         ;
;                |dffpipe_gd9:rs_brp|                ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_brp                               ; dffpipe_gd9        ; work         ;
;                |dffpipe_gd9:rs_bwp|                ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_bwp                               ; dffpipe_gd9        ; work         ;
;       |frame_fifo_read:frame_fifo_read_m0|         ; 91 (91)             ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0                                                                                         ; frame_fifo_read    ; work         ;
;       |frame_fifo_write:frame_fifo_write_m0|       ; 91 (91)             ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0                                                                                       ; frame_fifo_write   ; work         ;
;    |iic_ctrl:iic_ctrl_m0|                          ; 179 (82)            ; 109 (48)                  ; 6192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|iic_ctrl:iic_ctrl_m0                                                                                                                                            ; iic_ctrl           ; work         ;
;       |altsyncram:init_cmd_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0                                                                                                                  ; altsyncram         ; work         ;
;          |altsyncram_mf71:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated                                                                                   ; altsyncram_mf71    ; work         ;
;       |altsyncram:init_cmd_rtl_1|                  ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1                                                                                                                  ; altsyncram         ; work         ;
;          |altsyncram_mf71:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated                                                                                   ; altsyncram_mf71    ; work         ;
;       |iic_master:iic_master_m0|                   ; 97 (85)             ; 61 (56)                   ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0                                                                                                                   ; iic_master         ; work         ;
;          |altshift_taps:sda_out_r_rtl_0|           ; 12 (0)              ; 5 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0                                                                                     ; altshift_taps      ; work         ;
;             |shift_taps_c6m:auto_generated|        ; 12 (0)              ; 5 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated                                                       ; shift_taps_c6m     ; work         ;
;                |altsyncram_4e81:altsyncram2|       ; 0 (0)               ; 0 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated|altsyncram_4e81:altsyncram2                           ; altsyncram_4e81    ; work         ;
;                |cntr_sqf:cntr1|                    ; 12 (11)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated|cntr_sqf:cntr1                                        ; cntr_sqf           ; work         ;
;                   |cmpr_rgc:cmpr4|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated|cntr_sqf:cntr1|cmpr_rgc:cmpr4                         ; cmpr_rgc           ; work         ;
;    |keyfilter:u_keyfilter2|                        ; 51 (51)             ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|keyfilter:u_keyfilter2                                                                                                                                          ; keyfilter          ; work         ;
;    |keyfilter:u_keyfilter|                         ; 51 (51)             ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|keyfilter:u_keyfilter                                                                                                                                           ; keyfilter          ; work         ;
;    |mark_fifo:mark_m0|                             ; 421 (57)            ; 424 (56)                  ; 72864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_fifo:mark_m0                                                                                                                                               ; mark_fifo          ; work         ;
;       |linebuffer_Wapper:linebuffer_Wapper_m0|     ; 37 (0)              ; 40 (0)                    ; 480         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0                                                                                                        ; linebuffer_Wapper  ; work         ;
;          |linebuffer:lb1|                          ; 37 (30)             ; 40 (18)                   ; 480         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1                                                                                         ; linebuffer         ; work         ;
;             |dp_bram:linebuf1|                     ; 7 (7)               ; 22 (22)                   ; 480         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1                                                                        ; dp_bram            ; work         ;
;                |altsyncram:mem_array_rtl_0|        ; 0 (0)               ; 0 (0)                     ; 480         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0                                             ; altsyncram         ; work         ;
;                   |altsyncram_4km1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 480         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_4km1:auto_generated              ; altsyncram_4km1    ; work         ;
;       |linebuffer_Wapper:linebuffer_Wapper_m1|     ; 31 (0)              ; 69 (0)                    ; 4800        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1                                                                                                        ; linebuffer_Wapper  ; work         ;
;          |linebuffer:lb1|                          ; 31 (15)             ; 69 (20)                   ; 4800        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1                                                                                         ; linebuffer         ; work         ;
;             |dp_bram:linebuf1|                     ; 16 (16)             ; 49 (49)                   ; 4800        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1                                                                        ; dp_bram            ; work         ;
;                |altsyncram:mem_array_rtl_0|        ; 0 (0)               ; 0 (0)                     ; 4800        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0                                             ; altsyncram         ; work         ;
;                   |altsyncram_dlm1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4800        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_dlm1:auto_generated              ; altsyncram_dlm1    ; work         ;
;       |mark_add:mark_add_m0|                       ; 296 (296)           ; 259 (259)                 ; 67584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_fifo:mark_m0|mark_add:mark_add_m0                                                                                                                          ; mark_add           ; work         ;
;          |mark_ram:mark_ram_m0|                    ; 0 (0)               ; 0 (0)                     ; 67584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_fifo:mark_m0|mark_add:mark_add_m0|mark_ram:mark_ram_m0                                                                                                     ; mark_ram           ; work         ;
;             |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 67584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_fifo:mark_m0|mark_add:mark_add_m0|mark_ram:mark_ram_m0|altsyncram:altsyncram_component                                                                     ; altsyncram         ; work         ;
;                |altsyncram_iqi2:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 67584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_fifo:mark_m0|mark_add:mark_add_m0|mark_ram:mark_ram_m0|altsyncram:altsyncram_component|altsyncram_iqi2:auto_generated                                      ; altsyncram_iqi2    ; work         ;
;    |sdram_core:sdram_core_m0|                      ; 185 (185)           ; 135 (135)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_core:sdram_core_m0                                                                                                                                        ; sdram_core         ; work         ;
;    |sys_pll:sys_pll_m0|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sys_pll:sys_pll_m0                                                                                                                                              ; sys_pll            ; work         ;
;       |altpll:altpll_component|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sys_pll:sys_pll_m0|altpll:altpll_component                                                                                                                      ; altpll             ; work         ;
;          |sys_pll_altpll:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated                                                                                        ; sys_pll_altpll     ; work         ;
;    |video_out:u_video_out|                         ; 283 (283)           ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_out:u_video_out                                                                                                                                           ; video_out          ; work         ;
;    |video_pll:video_pll_m0|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pll:video_pll_m0                                                                                                                                          ; video_pll          ; work         ;
;       |altpll:altpll_component|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pll:video_pll_m0|altpll:altpll_component                                                                                                                  ; altpll             ; work         ;
;          |video_pll_altpll:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated                                                                                  ; video_pll_altpll   ; work         ;
;    |video_timing_data:video_timing_data_m0|        ; 101 (17)            ; 78 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_timing_data:video_timing_data_m0                                                                                                                          ; video_timing_data  ; work         ;
;       |color_bar:color_bar_m0|                     ; 84 (84)             ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_timing_data:video_timing_data_m0|color_bar:color_bar_m0                                                                                                   ; color_bar          ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------+
; Name                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------+
; altshift_taps:y_rtl_0|shift_taps_p7m:auto_generated|altsyncram_ce81:altsyncram2|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; 8            ; 24           ; 8            ; 24           ; 192   ; None                                  ;
; erode:u_erode|operation:opr_2_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_2rv:auto_generated|altsyncram_3ea1:altsyncram2|ALTSYNCRAM                   ; M9K  ; Simple Dual Port ; 478          ; 2            ; 478          ; 2            ; 956   ; None                                  ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096  ; None                                  ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096  ; None                                  ;
; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ALTSYNCRAM                                                                      ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144  ; db/top.ram0_iic_ctrl_8c8f63b3.hdl.mif ;
; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ALTSYNCRAM                                                                      ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144  ; db/top.ram0_iic_ctrl_8c8f63b3.hdl.mif ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated|altsyncram_4e81:altsyncram2|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 24           ; 2            ; 24           ; 2            ; 48    ; None                                  ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_4km1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 480          ; 1            ; 480          ; 1            ; 480   ; db/top.ram0_dp_bram_e2de918b.hdl.mif  ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_dlm1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 480          ; 10           ; 480          ; 10           ; 4800  ; db/top.ram0_dp_bram_24ee226c.hdl.mif  ;
; mark_fifo:mark_m0|mark_add:mark_add_m0|mark_ram:mark_ram_m0|altsyncram:altsyncram_component|altsyncram_iqi2:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; 1024         ; 66           ; 1024         ; 66           ; 67584 ; None                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                    ;
+--------+----------------------------+---------+--------------+--------------+------------------------------------------------------------------+-------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                  ; IP Include File         ;
+--------+----------------------------+---------+--------------+--------------+------------------------------------------------------------------+-------------------------+
; Altera ; RAM: 2-PORT                ; 20.1    ; N/A          ; N/A          ; |top|mark_fifo:mark_m0|mark_add:mark_add_m0|mark_ram:mark_ram_m0 ; src/ip_core/mark_ram.v  ;
; Altera ; Shift register (RAM-based) ; 20.1    ; N/A          ; N/A          ; |top|erode:u_erode|operation:opr_2_m0                            ; src/ip_core/operation.v ;
; Altera ; ALTPLL                     ; 20.1    ; N/A          ; N/A          ; |top|video_pll:video_pll_m0                                      ; src/ip_core/video_pll.v ;
+--------+----------------------------+---------+--------------+--------------+------------------------------------------------------------------+-------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|sdram_core:sdram_core_m0|state                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+--------------+------------+-------------+-------------+-------------+------------+---------------+------------+------------+--------------+--------------+----------------+--------------+-------------------+-------------------+------------------+-------------------+------------------+-------------------+------------------+------------------+------------------+------------------+
; Name              ; state.S_TRFC ; state.S_AR ; state.S_TRP ; state.S_PRE ; state.S_TWR ; state.S_WD ; state.S_WRITE ; state.S_RD ; state.S_CL ; state.S_READ ; state.S_TRCD ; state.S_ACTIVE ; state.S_IDLE ; state.S_INIT_DONE ; state.S_INIT_TMRD ; state.S_INIT_MRS ; state.S_INIT_TRF2 ; state.S_INIT_AR2 ; state.S_INIT_TRF1 ; state.S_INIT_AR1 ; state.S_INIT_TRP ; state.S_INIT_PRE ; state.S_INIT_NOP ;
+-------------------+--------------+------------+-------------+-------------+-------------+------------+---------------+------------+------------+--------------+--------------+----------------+--------------+-------------------+-------------------+------------------+-------------------+------------------+-------------------+------------------+------------------+------------------+------------------+
; state.S_INIT_NOP  ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0                ;
; state.S_INIT_PRE  ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 1                ; 1                ;
; state.S_INIT_TRP  ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 1                ; 0                ; 1                ;
; state.S_INIT_AR1  ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 1                ; 0                ; 0                ; 1                ;
; state.S_INIT_TRF1 ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 1                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_INIT_AR2  ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 1                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_INIT_TRF2 ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 1                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_INIT_MRS  ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 1                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_INIT_TMRD ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 1                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_INIT_DONE ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 1                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_IDLE      ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 1            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_ACTIVE    ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 1              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_TRCD      ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 1            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_READ      ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 1            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_CL        ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 1          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_RD        ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 1          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_WRITE     ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 1             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_WD        ; 0            ; 0          ; 0           ; 0           ; 0           ; 1          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_TWR       ; 0            ; 0          ; 0           ; 0           ; 1           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_PRE       ; 0            ; 0          ; 0           ; 1           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_TRP       ; 0            ; 0          ; 1           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_AR        ; 0            ; 1          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_TRFC      ; 1            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
+-------------------+--------------+------------+-------------+-------------+-------------+------------+---------------+------------+------------+--------------+--------------+----------------+--------------+-------------------+-------------------+------------------+-------------------+------------------+-------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state                                   ;
+------------------------+-------------+------------------------+--------------------+--------------------+-------------+--------------+
; Name                   ; state.S_END ; state.S_READ_BURST_END ; state.S_READ_BURST ; state.S_CHECK_FIFO ; state.S_ACK ; state.S_IDLE ;
+------------------------+-------------+------------------------+--------------------+--------------------+-------------+--------------+
; state.S_IDLE           ; 0           ; 0                      ; 0                  ; 0                  ; 0           ; 0            ;
; state.S_ACK            ; 0           ; 0                      ; 0                  ; 0                  ; 1           ; 1            ;
; state.S_CHECK_FIFO     ; 0           ; 0                      ; 0                  ; 1                  ; 0           ; 1            ;
; state.S_READ_BURST     ; 0           ; 0                      ; 1                  ; 0                  ; 0           ; 1            ;
; state.S_READ_BURST_END ; 0           ; 1                      ; 0                  ; 0                  ; 0           ; 1            ;
; state.S_END            ; 1           ; 0                      ; 0                  ; 0                  ; 0           ; 1            ;
+------------------------+-------------+------------------------+--------------------+--------------------+-------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state                                    ;
+-------------------------+-------------+-------------------------+---------------------+--------------------+-------------+--------------+
; Name                    ; state.S_END ; state.S_WRITE_BURST_END ; state.S_WRITE_BURST ; state.S_CHECK_FIFO ; state.S_ACK ; state.S_IDLE ;
+-------------------------+-------------+-------------------------+---------------------+--------------------+-------------+--------------+
; state.S_IDLE            ; 0           ; 0                       ; 0                   ; 0                  ; 0           ; 0            ;
; state.S_ACK             ; 0           ; 0                       ; 0                   ; 0                  ; 1           ; 1            ;
; state.S_CHECK_FIFO      ; 0           ; 0                       ; 0                   ; 1                  ; 0           ; 1            ;
; state.S_WRITE_BURST     ; 0           ; 0                       ; 1                   ; 0                  ; 0           ; 1            ;
; state.S_WRITE_BURST_END ; 0           ; 1                       ; 0                   ; 0                  ; 0           ; 1            ;
; state.S_END             ; 1           ; 0                       ; 0                   ; 0                  ; 0           ; 1            ;
+-------------------------+-------------+-------------------------+---------------------+--------------------+-------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|state_next                                                                                     ;
+-------------------------+----------------------+-----------------------+----------------------+-------------------------+------------------------+----------------+
; Name                    ; state_next.STATE_END ; state_next.STATE_DATA ; state_next.STATE_REG ; state_next.STATE_REG_EX ; state_next.STATE_SLAVE ; state_next.000 ;
+-------------------------+----------------------+-----------------------+----------------------+-------------------------+------------------------+----------------+
; state_next.000          ; 0                    ; 0                     ; 0                    ; 0                       ; 0                      ; 0              ;
; state_next.STATE_SLAVE  ; 0                    ; 0                     ; 0                    ; 0                       ; 1                      ; 1              ;
; state_next.STATE_REG_EX ; 0                    ; 0                     ; 0                    ; 1                       ; 0                      ; 1              ;
; state_next.STATE_REG    ; 0                    ; 0                     ; 1                    ; 0                       ; 0                      ; 1              ;
; state_next.STATE_DATA   ; 0                    ; 1                     ; 0                    ; 0                       ; 0                      ; 1              ;
; state_next.STATE_END    ; 1                    ; 0                     ; 0                    ; 0                       ; 0                      ; 1              ;
+-------------------------+----------------------+-----------------------+----------------------+-------------------------+------------------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|state_main                                                                                                                                          ;
+---------------------------+----------------------+----------------------+-----------------------+----------------------+-------------------------+------------------------+---------------------------+----------------+
; Name                      ; state_main.STATE_END ; state_main.STATE_ACK ; state_main.STATE_DATA ; state_main.STATE_REG ; state_main.STATE_REG_EX ; state_main.STATE_SLAVE ; state_main.STATE_SLAVE_EX ; state_main.000 ;
+---------------------------+----------------------+----------------------+-----------------------+----------------------+-------------------------+------------------------+---------------------------+----------------+
; state_main.000            ; 0                    ; 0                    ; 0                     ; 0                    ; 0                       ; 0                      ; 0                         ; 0              ;
; state_main.STATE_SLAVE_EX ; 0                    ; 0                    ; 0                     ; 0                    ; 0                       ; 0                      ; 1                         ; 1              ;
; state_main.STATE_SLAVE    ; 0                    ; 0                    ; 0                     ; 0                    ; 0                       ; 1                      ; 0                         ; 1              ;
; state_main.STATE_REG_EX   ; 0                    ; 0                    ; 0                     ; 0                    ; 1                       ; 0                      ; 0                         ; 1              ;
; state_main.STATE_REG      ; 0                    ; 0                    ; 0                     ; 1                    ; 0                       ; 0                      ; 0                         ; 1              ;
; state_main.STATE_DATA     ; 0                    ; 0                    ; 1                     ; 0                    ; 0                       ; 0                      ; 0                         ; 1              ;
; state_main.STATE_ACK      ; 0                    ; 1                    ; 0                     ; 0                    ; 0                       ; 0                      ; 0                         ; 1              ;
; state_main.STATE_END      ; 1                    ; 0                    ; 0                     ; 0                    ; 0                       ; 0                      ; 0                         ; 1              ;
+---------------------------+----------------------+----------------------+-----------------------+----------------------+-------------------------+------------------------+---------------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |top|mark_fifo:mark_m0|mark_add:mark_add_m0|state     ;
+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; state.110 ; state.101 ; state.011 ; state.001 ; state.000 ;
+-----------+-----------+-----------+-----------+-----------+-----------+
; state.000 ; 0         ; 0         ; 0         ; 0         ; 0         ;
; state.001 ; 0         ; 0         ; 0         ; 1         ; 1         ;
; state.011 ; 0         ; 0         ; 1         ; 0         ; 1         ;
; state.101 ; 0         ; 1         ; 0         ; 0         ; 1         ;
; state.110 ; 1         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|keyfilter:u_keyfilter2|current_state                                                                                             ;
+-------------------------+---------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; Name                    ; current_state.S_out ; current_state.S_pos_cnt ; current_state.S_posedge ; current_state.S_nge_cnt ; current_state.S_negedge ;
+-------------------------+---------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; current_state.S_negedge ; 0                   ; 0                       ; 0                       ; 0                       ; 0                       ;
; current_state.S_nge_cnt ; 0                   ; 0                       ; 0                       ; 1                       ; 1                       ;
; current_state.S_posedge ; 0                   ; 0                       ; 1                       ; 0                       ; 1                       ;
; current_state.S_pos_cnt ; 0                   ; 1                       ; 0                       ; 0                       ; 1                       ;
; current_state.S_out     ; 1                   ; 0                       ; 0                       ; 0                       ; 1                       ;
+-------------------------+---------------------+-------------------------+-------------------------+-------------------------+-------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|keyfilter:u_keyfilter|current_state                                                                                              ;
+-------------------------+---------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; Name                    ; current_state.S_out ; current_state.S_pos_cnt ; current_state.S_posedge ; current_state.S_nge_cnt ; current_state.S_negedge ;
+-------------------------+---------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; current_state.S_negedge ; 0                   ; 0                       ; 0                       ; 0                       ; 0                       ;
; current_state.S_nge_cnt ; 0                   ; 0                       ; 0                       ; 1                       ; 1                       ;
; current_state.S_posedge ; 0                   ; 0                       ; 1                       ; 0                       ; 1                       ;
; current_state.S_pos_cnt ; 0                   ; 1                       ; 0                       ; 0                       ; 1                       ;
; current_state.S_out     ; 1                   ; 0                       ; 0                       ; 0                       ; 1                       ;
+-------------------------+---------------------+-------------------------+-------------------------+-------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 72                                                                                                                                  ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                ; Reason for Removal                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[0..8,17..23]                                             ; Stuck at GND due to stuck port data_in                                                                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[0..8,17..23]                                             ; Stuck at GND due to stuck port data_in                                                                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[0..6]                                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[0..8,17..23]                                          ; Stuck at GND due to stuck port data_in                                                                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[0..8,17..23]                                          ; Stuck at GND due to stuck port data_in                                                                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[0..6]                                                    ; Stuck at GND due to stuck port data_in                                                                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[0..8,17..23]                                          ; Stuck at GND due to stuck port data_in                                                                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[0..6,8,9]                                               ; Stuck at GND due to stuck port data_in                                                                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[0]                                                    ; Stuck at GND due to stuck port data_in                                                                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[0..8,17..23]                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[1..6,8,9]                                             ; Stuck at GND due to stuck port data_in                                                                     ;
; iic_ctrl:iic_ctrl_m0|pre_state[1,2]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                     ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[8]  ; Lost fanout                                                                                                ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[8]  ; Lost fanout                                                                                                ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8] ; Lost fanout                                                                                                ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8] ; Lost fanout                                                                                                ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|slave_addr_r[0..2,7]                                                                           ; Stuck at GND due to stuck port data_in                                                                     ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_wr_en                                                              ; Merged with mark_fifo:mark_m0|de_buf[1]                                                                    ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_rd_en[0]                                                           ; Merged with mark_fifo:mark_m0|de_buf[0]                                                                    ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d_rd_en[0]                                                           ; Merged with mark_fifo:mark_m0|de_buf[0]                                                                    ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_data_in[0]                                                         ; Merged with mark_fifo:mark_m0|p10                                                                          ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[9,11..16]                                             ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[10]     ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[9,11..16]                                          ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[10]  ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[9,11..16]                                                ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[10]        ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[9..16]                                                ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[10]        ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[1..6]                                                ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[0]     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[1..6]                                                  ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[0]       ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[9,11..16]                                                ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[10]        ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[9..16]                                                ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[10]        ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d_read_h_pointer[0][0]                                               ; Merged with mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][0] ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d_read_h_pointer[0][1]                                               ; Merged with mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][1] ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d_read_h_pointer[0][2]                                               ; Merged with mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][2] ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d_read_h_pointer[0][3]                                               ; Merged with mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][3] ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d_read_h_pointer[0][4]                                               ; Merged with mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][4] ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d_read_h_pointer[0][5]                                               ; Merged with mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][5] ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d_read_h_pointer[0][6]                                               ; Merged with mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][6] ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d_read_h_pointer[0][7]                                               ; Merged with mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][7] ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d_read_h_pointer[0][8]                                               ; Merged with mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][8] ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|slave_addr_r[4..6]                                                                             ; Merged with iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|slave_addr_r[3]                                  ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[0]                                                     ; Stuck at GND due to stuck port data_in                                                                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[0]                                                   ; Stuck at GND due to stuck port data_in                                                                     ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|state_sub[1]                                                                                   ; Stuck at GND due to stuck port data_in                                                                     ;
; sdram_core:sdram_core_m0|state~5                                                                                                             ; Lost fanout                                                                                                ;
; sdram_core:sdram_core_m0|state~6                                                                                                             ; Lost fanout                                                                                                ;
; sdram_core:sdram_core_m0|state~7                                                                                                             ; Lost fanout                                                                                                ;
; sdram_core:sdram_core_m0|state~8                                                                                                             ; Lost fanout                                                                                                ;
; sdram_core:sdram_core_m0|state~9                                                                                                             ; Lost fanout                                                                                                ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state~9                                                              ; Lost fanout                                                                                                ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state~10                                                             ; Lost fanout                                                                                                ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state~11                                                             ; Lost fanout                                                                                                ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state~12                                                             ; Lost fanout                                                                                                ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state~9                                                            ; Lost fanout                                                                                                ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state~10                                                           ; Lost fanout                                                                                                ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state~11                                                           ; Lost fanout                                                                                                ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state~12                                                           ; Lost fanout                                                                                                ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|state_next~8                                                                                   ; Lost fanout                                                                                                ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|state_next~9                                                                                   ; Lost fanout                                                                                                ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|state_next~10                                                                                  ; Lost fanout                                                                                                ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|state_main~9                                                                                   ; Lost fanout                                                                                                ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|state_main~10                                                                                  ; Lost fanout                                                                                                ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|state_main~11                                                                                  ; Lost fanout                                                                                                ;
; mark_fifo:mark_m0|mark_add:mark_add_m0|state~6                                                                                               ; Lost fanout                                                                                                ;
; mark_fifo:mark_m0|mark_add:mark_add_m0|state~7                                                                                               ; Lost fanout                                                                                                ;
; mark_fifo:mark_m0|mark_add:mark_add_m0|state~8                                                                                               ; Lost fanout                                                                                                ;
; keyfilter:u_keyfilter2|current_state~4                                                                                                       ; Lost fanout                                                                                                ;
; keyfilter:u_keyfilter2|current_state~5                                                                                                       ; Lost fanout                                                                                                ;
; keyfilter:u_keyfilter2|current_state~6                                                                                                       ; Lost fanout                                                                                                ;
; keyfilter:u_keyfilter|current_state~4                                                                                                        ; Lost fanout                                                                                                ;
; keyfilter:u_keyfilter|current_state~5                                                                                                        ; Lost fanout                                                                                                ;
; keyfilter:u_keyfilter|current_state~6                                                                                                        ; Lost fanout                                                                                                ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|state_main.STATE_SLAVE_EX                                                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; sdram_core:sdram_core_m0|state.S_CL                                                                                                          ; Stuck at GND due to stuck port data_in                                                                     ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|state_next.STATE_SLAVE                                                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; cmos_8_16bit:cmos_8_16bit_m0|x_cnt[1..11]                                                                                                    ; Lost fanout                                                                                                ;
; Total Number of Removed Registers = 255                                                                                                      ;                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------+
; Register name                                                                              ; Reason for Removal        ; Registers Removed due to This Register                                                        ;
+--------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------+
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[6]        ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[9],      ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[8],      ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[6],      ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[5],      ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[4],      ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[3],      ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[2],      ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[1],      ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[0]       ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[6]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[0],    ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[9],    ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[8],    ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[6],    ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[5],    ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[4],    ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[3],    ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[2],    ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[1]     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[22]    ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[22],      ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[22]    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[21]    ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[21],      ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[21]    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[20]    ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[20],      ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[20]    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[19]    ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[19],      ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[19]    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[18]    ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[18],      ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[18]    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[17]    ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[17],      ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[17]    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[8]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[8],       ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[8]     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[7]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[7],       ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[7]     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[6]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[6],       ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[6]     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[5]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[5],       ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[5]     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[4]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[4],       ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[4]     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[3]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[3],       ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[3]     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[2]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[2],       ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[2]     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[1]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[1],       ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[1]     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[0]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[0],       ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[0]     ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[23] ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[23],   ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[23] ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[22] ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[22],   ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[22] ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[21] ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[21],   ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[21] ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[20] ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[20],   ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[20] ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[19] ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[19],   ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[19] ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[18] ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[18],   ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[18] ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[17] ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[17],   ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[17] ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[8]  ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[8],    ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[8]  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[7]  ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[7],    ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[7]  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[6]  ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[6],    ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[6]  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[5]  ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[5],    ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[5]  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[4]  ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[4],    ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[4]  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[3]  ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[3],    ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[3]  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[2]  ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[2],    ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[2]  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[1]  ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[1],    ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[1]  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[0]  ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[0],    ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[0]  ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[23]    ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[23],      ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[23]    ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|state_main.STATE_SLAVE_EX                    ; Stuck at GND              ; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|state_next.STATE_SLAVE                          ;
;                                                                                            ; due to stuck port data_in ;                                                                                               ;
+--------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1237  ;
; Number of registers using Synchronous Clear  ; 125   ;
; Number of registers using Synchronous Load   ; 124   ;
; Number of registers using Asynchronous Clear ; 663   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 586   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                     ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sdram_core:sdram_core_m0|sdram_we_n                                                                                                                   ; 1       ;
; sdram_core:sdram_core_m0|sdram_cas_n                                                                                                                  ; 1       ;
; sdram_core:sdram_core_m0|sdram_ras_n                                                                                                                  ; 1       ;
; sdram_core:sdram_core_m0|sdram_ba[0]                                                                                                                  ; 1       ;
; sdram_core:sdram_core_m0|sdram_ba[1]                                                                                                                  ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr[0]                                                                                                                ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr[1]                                                                                                                ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr[2]                                                                                                                ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr[3]                                                                                                                ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr[4]                                                                                                                ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr[5]                                                                                                                ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr[6]                                                                                                                ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr[7]                                                                                                                ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr[8]                                                                                                                ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr[9]                                                                                                                ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr[10]                                                                                                               ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr[11]                                                                                                               ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr[12]                                                                                                               ; 1       ;
; sdram_core:sdram_core_m0|we_n_r                                                                                                                       ; 1       ;
; sdram_core:sdram_core_m0|cas_n_r                                                                                                                      ; 1       ;
; sdram_core:sdram_core_m0|ras_n_r                                                                                                                      ; 1       ;
; sdram_core:sdram_core_m0|sdram_ba_r[0]                                                                                                                ; 1       ;
; sdram_core:sdram_core_m0|sdram_ba_r[1]                                                                                                                ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[0]                                                                                                              ; 2       ;
; sdram_core:sdram_core_m0|sdram_addr_r[1]                                                                                                              ; 2       ;
; sdram_core:sdram_core_m0|sdram_addr_r[2]                                                                                                              ; 2       ;
; sdram_core:sdram_core_m0|sdram_addr_r[3]                                                                                                              ; 2       ;
; sdram_core:sdram_core_m0|sdram_addr_r[4]                                                                                                              ; 2       ;
; sdram_core:sdram_core_m0|sdram_addr_r[5]                                                                                                              ; 2       ;
; sdram_core:sdram_core_m0|sdram_addr_r[6]                                                                                                              ; 2       ;
; sdram_core:sdram_core_m0|sdram_addr_r[7]                                                                                                              ; 2       ;
; sdram_core:sdram_core_m0|sdram_addr_r[8]                                                                                                              ; 2       ;
; sdram_core:sdram_core_m0|sdram_addr_r[9]                                                                                                              ; 2       ;
; sdram_core:sdram_core_m0|sdram_addr_r[10]                                                                                                             ; 2       ;
; sdram_core:sdram_core_m0|sdram_addr_r[11]                                                                                                             ; 2       ;
; sdram_core:sdram_core_m0|sdram_addr_r[12]                                                                                                             ; 2       ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[28]                                   ; 1       ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[20]                                   ; 1       ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0  ; 7       ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[24]                                   ; 1       ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[26]                                   ; 1       ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[20]                                   ; 1       ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[22]                                   ; 1       ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[30]                                   ; 1       ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[32]                                   ; 1       ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[34]                                   ; 1       ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[36]                                   ; 1       ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[38]                                   ; 1       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|sda_out                                                                                                 ; 2       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|sda_en                                                                                                  ; 3       ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0  ; 6       ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6     ; 4       ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0 ; 8       ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9     ; 4       ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0 ; 6       ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6    ; 5       ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9    ; 4       ;
; Total number of inverted registers = 57                                                                                                               ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                       ; RAM Name                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[0]  ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[1]  ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[2]  ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[3]  ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[4]  ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[5]  ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[6]  ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[7]  ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[8]  ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[9]  ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[10] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[11] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[12] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[13] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[14] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[15] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[16] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[17] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[18] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[19] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[20] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[0]  ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[1]  ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[2]  ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[3]  ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[4]  ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[5]  ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[6]  ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[7]  ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[8]  ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[9]  ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[10] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[11] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[12] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[13] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[14] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[15] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[16] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[17] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[18] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[19] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[20] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[21] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[22] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[23] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[24] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[25] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[26] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[27] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[28] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[29] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[30] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[31] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[32] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[33] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[34] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[35] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[36] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[37] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[38] ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0 ;
+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                ;
+----------------------------------------------------------------+---------------------------------------------------------------+------------+
; Register Name                                                  ; Megafunction                                                  ; Type       ;
+----------------------------------------------------------------+---------------------------------------------------------------+------------+
; iic_ctrl:iic_ctrl_m0|send_addr[0..15]                          ; iic_ctrl:iic_ctrl_m0|init_cmd_rtl_0                           ; RAM        ;
; iic_ctrl:iic_ctrl_m0|send_data[0..7]                           ; iic_ctrl:iic_ctrl_m0|init_cmd_rtl_1                           ; RAM        ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|sda_out_r[0..25] ; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|sda_out_r_rtl_0 ; SHIFT_TAPS ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|sda_en_r[0..25]  ; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|sda_out_r_rtl_0 ; SHIFT_TAPS ;
; y[0..9][0..11]                                                 ; y_rtl_0                                                       ; SHIFT_TAPS ;
; x[0..9][0..11]                                                 ; y_rtl_0                                                       ; SHIFT_TAPS ;
+----------------------------------------------------------------+---------------------------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |top|iic_ctrl:iic_ctrl_m0|send_cnt[5]                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|mark_fifo:mark_m0|mark_cnt[0]                                                               ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|mark_fifo:mark_m0|mark_add:mark_add_m0|out_add[9]                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|send_data_r[4]                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top|mark_fifo:mark_m0|mark_add:mark_add_m0|out_cnt[1]                                           ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |top|mark_fifo:mark_m0|mark_add:mark_add_m0|ram_in1[24]                                          ;
; 5:1                ; 58 bits   ; 174 LEs       ; 58 LEs               ; 116 LEs                ; Yes        ; |top|mark_fifo:mark_m0|mark_add:mark_add_m0|out_data_addr[0][5]                                  ;
; 5:1                ; 58 bits   ; 174 LEs       ; 58 LEs               ; 116 LEs                ; Yes        ; |top|mark_fifo:mark_m0|mark_add:mark_add_m0|out_data[2][12]                                      ;
; 5:1                ; 58 bits   ; 174 LEs       ; 58 LEs               ; 116 LEs                ; Yes        ; |top|mark_fifo:mark_m0|mark_add:mark_add_m0|out_data[1][22]                                      ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[8]    ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[23] ;
; 6:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |top|mark_fifo:mark_m0|mark_add:mark_add_m0|ram_in1[49]                                          ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |top|mark_fifo:mark_m0|mark_add:mark_add_m0|ram_in1[37]                                          ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|iic_ctrl:iic_ctrl_m0|state_main[2]                                                          ;
; 7:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |top|mark_fifo:mark_m0|mark_add:mark_add_m0|ram_in1[11]                                          ;
; 7:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |top|mark_fifo:mark_m0|mark_add:mark_add_m0|ram_in1[22]                                          ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[13]   ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[22] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|send_cnt[3]                                   ;
; 9:1                ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |top|mark_fifo:mark_m0|data_out[1]                                                               ;
; 15:1               ; 9 bits    ; 90 LEs        ; 18 LEs               ; 72 LEs                 ; Yes        ; |top|video_out:u_video_out|data_out[0]                                                           ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |top|sdram_core:sdram_core_m0|sdram_addr_r[9]                                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |top|sdram_core:sdram_core_m0|sdram_ba_r[1]                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |top|sdram_core:sdram_core_m0|sdram_addr_r[5]                                                    ;
; 9:1                ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |top|sdram_core:sdram_core_m0|sdram_addr_r[3]                                                    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|sdram_core:sdram_core_m0|sdram_addr_r[7]                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|sdram_core:sdram_core_m0|state                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |top|mark_fifo:mark_m0|mark_add:mark_add_m0|state                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|Selector4           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|Selector4         ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|Selector5           ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|Selector5         ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; No         ; |top|video_out:u_video_out|data_out                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for erode:u_erode|operation:opr_2_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_2rv:auto_generated|altsyncram_3ea1:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Source assignments for mark_fifo:mark_m0|mark_add:mark_add_m0  ;
+---------------------------+-------+------+---------------------+
; Assignment                ; Value ; From ; To                  ;
+---------------------------+-------+------+---------------------+
; PRESERVE_REGISTER         ; on    ; -    ; out_data_addr[0][0] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; out_data_addr[0][0] ;
; PRESERVE_REGISTER         ; on    ; -    ; out_data_addr[0][1] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; out_data_addr[0][1] ;
; PRESERVE_REGISTER         ; on    ; -    ; out_data_addr[0][2] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; out_data_addr[0][2] ;
; PRESERVE_REGISTER         ; on    ; -    ; out_data_addr[0][3] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; out_data_addr[0][3] ;
; PRESERVE_REGISTER         ; on    ; -    ; out_data_addr[0][4] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; out_data_addr[0][4] ;
; PRESERVE_REGISTER         ; on    ; -    ; out_data_addr[0][5] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; out_data_addr[0][5] ;
; PRESERVE_REGISTER         ; on    ; -    ; out_data_addr[0][6] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; out_data_addr[0][6] ;
; PRESERVE_REGISTER         ; on    ; -    ; out_data_addr[0][7] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; out_data_addr[0][7] ;
; PRESERVE_REGISTER         ; on    ; -    ; out_data_addr[0][8] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; out_data_addr[0][8] ;
; PRESERVE_REGISTER         ; on    ; -    ; out_data_addr[0][9] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; out_data_addr[0][9] ;
; PRESERVE_REGISTER         ; on    ; -    ; out_data_addr[1][0] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; out_data_addr[1][0] ;
; PRESERVE_REGISTER         ; on    ; -    ; out_data_addr[1][1] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; out_data_addr[1][1] ;
; PRESERVE_REGISTER         ; on    ; -    ; out_data_addr[1][2] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; out_data_addr[1][2] ;
; PRESERVE_REGISTER         ; on    ; -    ; out_data_addr[1][3] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; out_data_addr[1][3] ;
; PRESERVE_REGISTER         ; on    ; -    ; out_data_addr[1][4] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; out_data_addr[1][4] ;
; PRESERVE_REGISTER         ; on    ; -    ; out_data_addr[1][5] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; out_data_addr[1][5] ;
; PRESERVE_REGISTER         ; on    ; -    ; out_data_addr[1][6] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; out_data_addr[1][6] ;
; PRESERVE_REGISTER         ; on    ; -    ; out_data_addr[1][7] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; out_data_addr[1][7] ;
; PRESERVE_REGISTER         ; on    ; -    ; out_data_addr[1][8] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; out_data_addr[1][8] ;
; PRESERVE_REGISTER         ; on    ; -    ; out_data_addr[1][9] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; out_data_addr[1][9] ;
; PRESERVE_REGISTER         ; on    ; -    ; out_data_addr[2][0] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; out_data_addr[2][0] ;
; PRESERVE_REGISTER         ; on    ; -    ; out_data_addr[2][1] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; out_data_addr[2][1] ;
; PRESERVE_REGISTER         ; on    ; -    ; out_data_addr[2][2] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; out_data_addr[2][2] ;
; PRESERVE_REGISTER         ; on    ; -    ; out_data_addr[2][3] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; out_data_addr[2][3] ;
; PRESERVE_REGISTER         ; on    ; -    ; out_data_addr[2][4] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; out_data_addr[2][4] ;
; PRESERVE_REGISTER         ; on    ; -    ; out_data_addr[2][5] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; out_data_addr[2][5] ;
; PRESERVE_REGISTER         ; on    ; -    ; out_data_addr[2][6] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; out_data_addr[2][6] ;
; PRESERVE_REGISTER         ; on    ; -    ; out_data_addr[2][7] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; out_data_addr[2][7] ;
; PRESERVE_REGISTER         ; on    ; -    ; out_data_addr[2][8] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; out_data_addr[2][8] ;
; PRESERVE_REGISTER         ; on    ; -    ; out_data_addr[2][9] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; out_data_addr[2][9] ;
+---------------------------+-------+------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mark_fifo:mark_m0|mark_add:mark_add_m0|mark_ram:mark_ram_m0|altsyncram:altsyncram_component|altsyncram_iqi2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                             ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                        ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                           ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                           ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                  ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                  ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                            ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                       ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_4km1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_dlm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated|altsyncram_4e81:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for altshift_taps:y_rtl_0|shift_taps_p7m:auto_generated|altsyncram_ce81:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; MEM_DATA_BITS  ; 16    ; Signed Integer                             ;
; ADDR_BITS      ; 24    ; Signed Integer                             ;
; BUSRT_BITS     ; 10    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyfilter:u_keyfilter ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; S_negedge      ; 1     ; Signed Integer                            ;
; S_nge_cnt      ; 2     ; Signed Integer                            ;
; S_posedge      ; 3     ; Signed Integer                            ;
; S_pos_cnt      ; 4     ; Signed Integer                            ;
; S_out          ; 5     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyfilter:u_keyfilter2 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; S_negedge      ; 1     ; Signed Integer                             ;
; S_nge_cnt      ; 2     ; Signed Integer                             ;
; S_posedge      ; 3     ; Signed Integer                             ;
; S_pos_cnt      ; 4     ; Signed Integer                             ;
; S_out          ; 5     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cam_thrould:cam_thrould_m0 ;
+---------------------+--------+------------------------------------------+
; Parameter Name      ; Value  ; Type                                     ;
+---------------------+--------+------------------------------------------+
; threshold_red_min   ; 10100  ; Unsigned Binary                          ;
; threshold_red_max   ; 11111  ; Unsigned Binary                          ;
; threshold_green_min ; 101000 ; Unsigned Binary                          ;
; threshold_green_max ; 111111 ; Unsigned Binary                          ;
; threshold_blue_min  ; 10100  ; Unsigned Binary                          ;
; threshold_blue_max  ; 11111  ; Unsigned Binary                          ;
+---------------------+--------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: erode:u_erode|operation:opr_2_m0|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                              ;
+----------------+----------------+-----------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                           ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                                    ;
; TAP_DISTANCE   ; 480            ; Signed Integer                                                                    ;
; WIDTH          ; 1              ; Signed Integer                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                           ;
; CBXI_PARAMETER ; shift_taps_2rv ; Untyped                                                                           ;
+----------------+----------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mark_fifo:mark_m0 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; hmax           ; 480   ; Signed Integer                        ;
; vmax           ; 272   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0 ;
+------------------+-------+----------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                       ;
+------------------+-------+----------------------------------------------------------------------------+
; no_of_lines      ; 1     ; Signed Integer                                                             ;
; samples_per_line ; 480   ; Signed Integer                                                             ;
; data_width       ; 1     ; Signed Integer                                                             ;
+------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1 ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; data_width       ; 1     ; Signed Integer                                                                            ;
; samples_per_line ; 480   ; Signed Integer                                                                            ;
; no_of_lines      ; 1     ; Signed Integer                                                                            ;
; feather_outputs  ; false ; Enumerated                                                                                ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; data_width     ; 1     ; Signed Integer                                                                                               ;
; mem_size       ; 480   ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1 ;
+------------------+-------+----------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                       ;
+------------------+-------+----------------------------------------------------------------------------+
; no_of_lines      ; 1     ; Signed Integer                                                             ;
; samples_per_line ; 480   ; Signed Integer                                                             ;
; data_width       ; 10    ; Signed Integer                                                             ;
+------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1 ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; data_width       ; 10    ; Signed Integer                                                                            ;
; samples_per_line ; 480   ; Signed Integer                                                                            ;
; no_of_lines      ; 1     ; Signed Integer                                                                            ;
; feather_outputs  ; false ; Enumerated                                                                                ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; data_width     ; 10    ; Signed Integer                                                                                               ;
; mem_size       ; 480   ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mark_fifo:mark_m0|mark_add:mark_add_m0|mark_ram:mark_ram_m0|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                       ;
+------------------------------------+------------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                                    ;
; WIDTH_A                            ; 66                     ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 10                     ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 1024                   ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; CLEAR0                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                    ;
; WIDTH_B                            ; 66                     ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 10                     ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 1024                   ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; CLEAR0                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_iqi2        ; Untyped                                                                    ;
+------------------------------------+------------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_pll:sys_pll_m0|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------------+
; Parameter Name                ; Value                     ; Type                        ;
+-------------------------------+---------------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                     ;
; PLL_TYPE                      ; AUTO                      ; Untyped                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sys_pll ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                     ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                     ;
; LOCK_HIGH                     ; 1                         ; Untyped                     ;
; LOCK_LOW                      ; 1                         ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                     ;
; SKIP_VCO                      ; OFF                       ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                     ;
; BANDWIDTH                     ; 0                         ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                     ;
; DOWN_SPREAD                   ; 0                         ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK1_MULTIPLY_BY              ; 2                         ; Signed Integer              ;
; CLK0_MULTIPLY_BY              ; 12                        ; Signed Integer              ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer              ;
; CLK0_DIVIDE_BY                ; 25                        ; Signed Integer              ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer              ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                     ;
; DPA_DIVIDER                   ; 0                         ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                     ;
; VCO_MIN                       ; 0                         ; Untyped                     ;
; VCO_MAX                       ; 0                         ; Untyped                     ;
; VCO_CENTER                    ; 0                         ; Untyped                     ;
; PFD_MIN                       ; 0                         ; Untyped                     ;
; PFD_MAX                       ; 0                         ; Untyped                     ;
; M_INITIAL                     ; 0                         ; Untyped                     ;
; M                             ; 0                         ; Untyped                     ;
; N                             ; 1                         ; Untyped                     ;
; M2                            ; 1                         ; Untyped                     ;
; N2                            ; 1                         ; Untyped                     ;
; SS                            ; 1                         ; Untyped                     ;
; C0_HIGH                       ; 0                         ; Untyped                     ;
; C1_HIGH                       ; 0                         ; Untyped                     ;
; C2_HIGH                       ; 0                         ; Untyped                     ;
; C3_HIGH                       ; 0                         ; Untyped                     ;
; C4_HIGH                       ; 0                         ; Untyped                     ;
; C5_HIGH                       ; 0                         ; Untyped                     ;
; C6_HIGH                       ; 0                         ; Untyped                     ;
; C7_HIGH                       ; 0                         ; Untyped                     ;
; C8_HIGH                       ; 0                         ; Untyped                     ;
; C9_HIGH                       ; 0                         ; Untyped                     ;
; C0_LOW                        ; 0                         ; Untyped                     ;
; C1_LOW                        ; 0                         ; Untyped                     ;
; C2_LOW                        ; 0                         ; Untyped                     ;
; C3_LOW                        ; 0                         ; Untyped                     ;
; C4_LOW                        ; 0                         ; Untyped                     ;
; C5_LOW                        ; 0                         ; Untyped                     ;
; C6_LOW                        ; 0                         ; Untyped                     ;
; C7_LOW                        ; 0                         ; Untyped                     ;
; C8_LOW                        ; 0                         ; Untyped                     ;
; C9_LOW                        ; 0                         ; Untyped                     ;
; C0_INITIAL                    ; 0                         ; Untyped                     ;
; C1_INITIAL                    ; 0                         ; Untyped                     ;
; C2_INITIAL                    ; 0                         ; Untyped                     ;
; C3_INITIAL                    ; 0                         ; Untyped                     ;
; C4_INITIAL                    ; 0                         ; Untyped                     ;
; C5_INITIAL                    ; 0                         ; Untyped                     ;
; C6_INITIAL                    ; 0                         ; Untyped                     ;
; C7_INITIAL                    ; 0                         ; Untyped                     ;
; C8_INITIAL                    ; 0                         ; Untyped                     ;
; C9_INITIAL                    ; 0                         ; Untyped                     ;
; C0_MODE                       ; BYPASS                    ; Untyped                     ;
; C1_MODE                       ; BYPASS                    ; Untyped                     ;
; C2_MODE                       ; BYPASS                    ; Untyped                     ;
; C3_MODE                       ; BYPASS                    ; Untyped                     ;
; C4_MODE                       ; BYPASS                    ; Untyped                     ;
; C5_MODE                       ; BYPASS                    ; Untyped                     ;
; C6_MODE                       ; BYPASS                    ; Untyped                     ;
; C7_MODE                       ; BYPASS                    ; Untyped                     ;
; C8_MODE                       ; BYPASS                    ; Untyped                     ;
; C9_MODE                       ; BYPASS                    ; Untyped                     ;
; C0_PH                         ; 0                         ; Untyped                     ;
; C1_PH                         ; 0                         ; Untyped                     ;
; C2_PH                         ; 0                         ; Untyped                     ;
; C3_PH                         ; 0                         ; Untyped                     ;
; C4_PH                         ; 0                         ; Untyped                     ;
; C5_PH                         ; 0                         ; Untyped                     ;
; C6_PH                         ; 0                         ; Untyped                     ;
; C7_PH                         ; 0                         ; Untyped                     ;
; C8_PH                         ; 0                         ; Untyped                     ;
; C9_PH                         ; 0                         ; Untyped                     ;
; L0_HIGH                       ; 1                         ; Untyped                     ;
; L1_HIGH                       ; 1                         ; Untyped                     ;
; G0_HIGH                       ; 1                         ; Untyped                     ;
; G1_HIGH                       ; 1                         ; Untyped                     ;
; G2_HIGH                       ; 1                         ; Untyped                     ;
; G3_HIGH                       ; 1                         ; Untyped                     ;
; E0_HIGH                       ; 1                         ; Untyped                     ;
; E1_HIGH                       ; 1                         ; Untyped                     ;
; E2_HIGH                       ; 1                         ; Untyped                     ;
; E3_HIGH                       ; 1                         ; Untyped                     ;
; L0_LOW                        ; 1                         ; Untyped                     ;
; L1_LOW                        ; 1                         ; Untyped                     ;
; G0_LOW                        ; 1                         ; Untyped                     ;
; G1_LOW                        ; 1                         ; Untyped                     ;
; G2_LOW                        ; 1                         ; Untyped                     ;
; G3_LOW                        ; 1                         ; Untyped                     ;
; E0_LOW                        ; 1                         ; Untyped                     ;
; E1_LOW                        ; 1                         ; Untyped                     ;
; E2_LOW                        ; 1                         ; Untyped                     ;
; E3_LOW                        ; 1                         ; Untyped                     ;
; L0_INITIAL                    ; 1                         ; Untyped                     ;
; L1_INITIAL                    ; 1                         ; Untyped                     ;
; G0_INITIAL                    ; 1                         ; Untyped                     ;
; G1_INITIAL                    ; 1                         ; Untyped                     ;
; G2_INITIAL                    ; 1                         ; Untyped                     ;
; G3_INITIAL                    ; 1                         ; Untyped                     ;
; E0_INITIAL                    ; 1                         ; Untyped                     ;
; E1_INITIAL                    ; 1                         ; Untyped                     ;
; E2_INITIAL                    ; 1                         ; Untyped                     ;
; E3_INITIAL                    ; 1                         ; Untyped                     ;
; L0_MODE                       ; BYPASS                    ; Untyped                     ;
; L1_MODE                       ; BYPASS                    ; Untyped                     ;
; G0_MODE                       ; BYPASS                    ; Untyped                     ;
; G1_MODE                       ; BYPASS                    ; Untyped                     ;
; G2_MODE                       ; BYPASS                    ; Untyped                     ;
; G3_MODE                       ; BYPASS                    ; Untyped                     ;
; E0_MODE                       ; BYPASS                    ; Untyped                     ;
; E1_MODE                       ; BYPASS                    ; Untyped                     ;
; E2_MODE                       ; BYPASS                    ; Untyped                     ;
; E3_MODE                       ; BYPASS                    ; Untyped                     ;
; L0_PH                         ; 0                         ; Untyped                     ;
; L1_PH                         ; 0                         ; Untyped                     ;
; G0_PH                         ; 0                         ; Untyped                     ;
; G1_PH                         ; 0                         ; Untyped                     ;
; G2_PH                         ; 0                         ; Untyped                     ;
; G3_PH                         ; 0                         ; Untyped                     ;
; E0_PH                         ; 0                         ; Untyped                     ;
; E1_PH                         ; 0                         ; Untyped                     ;
; E2_PH                         ; 0                         ; Untyped                     ;
; E3_PH                         ; 0                         ; Untyped                     ;
; M_PH                          ; 0                         ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; CLK0_COUNTER                  ; G0                        ; Untyped                     ;
; CLK1_COUNTER                  ; G0                        ; Untyped                     ;
; CLK2_COUNTER                  ; G0                        ; Untyped                     ;
; CLK3_COUNTER                  ; G0                        ; Untyped                     ;
; CLK4_COUNTER                  ; G0                        ; Untyped                     ;
; CLK5_COUNTER                  ; G0                        ; Untyped                     ;
; CLK6_COUNTER                  ; E0                        ; Untyped                     ;
; CLK7_COUNTER                  ; E1                        ; Untyped                     ;
; CLK8_COUNTER                  ; E2                        ; Untyped                     ;
; CLK9_COUNTER                  ; E3                        ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                     ;
; M_TIME_DELAY                  ; 0                         ; Untyped                     ;
; N_TIME_DELAY                  ; 0                         ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                     ;
; VCO_POST_SCALE                ; 0                         ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                     ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                     ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                     ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                     ;
; CBXI_PARAMETER                ; sys_pll_altpll            ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                     ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE              ;
+-------------------------------+---------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_pll:video_pll_m0|altpll:altpll_component ;
+-------------------------------+-----------------------------+-------------------------------+
; Parameter Name                ; Value                       ; Type                          ;
+-------------------------------+-----------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                       ;
; PLL_TYPE                      ; AUTO                        ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=video_pll ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                       ;
; LOCK_HIGH                     ; 1                           ; Untyped                       ;
; LOCK_LOW                      ; 1                           ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                       ;
; SKIP_VCO                      ; OFF                         ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                       ;
; BANDWIDTH                     ; 0                           ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                       ;
; DOWN_SPREAD                   ; 0                           ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 9                           ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 9                           ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 25                          ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 50                          ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                       ;
; DPA_DIVIDER                   ; 0                           ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                       ;
; VCO_MIN                       ; 0                           ; Untyped                       ;
; VCO_MAX                       ; 0                           ; Untyped                       ;
; VCO_CENTER                    ; 0                           ; Untyped                       ;
; PFD_MIN                       ; 0                           ; Untyped                       ;
; PFD_MAX                       ; 0                           ; Untyped                       ;
; M_INITIAL                     ; 0                           ; Untyped                       ;
; M                             ; 0                           ; Untyped                       ;
; N                             ; 1                           ; Untyped                       ;
; M2                            ; 1                           ; Untyped                       ;
; N2                            ; 1                           ; Untyped                       ;
; SS                            ; 1                           ; Untyped                       ;
; C0_HIGH                       ; 0                           ; Untyped                       ;
; C1_HIGH                       ; 0                           ; Untyped                       ;
; C2_HIGH                       ; 0                           ; Untyped                       ;
; C3_HIGH                       ; 0                           ; Untyped                       ;
; C4_HIGH                       ; 0                           ; Untyped                       ;
; C5_HIGH                       ; 0                           ; Untyped                       ;
; C6_HIGH                       ; 0                           ; Untyped                       ;
; C7_HIGH                       ; 0                           ; Untyped                       ;
; C8_HIGH                       ; 0                           ; Untyped                       ;
; C9_HIGH                       ; 0                           ; Untyped                       ;
; C0_LOW                        ; 0                           ; Untyped                       ;
; C1_LOW                        ; 0                           ; Untyped                       ;
; C2_LOW                        ; 0                           ; Untyped                       ;
; C3_LOW                        ; 0                           ; Untyped                       ;
; C4_LOW                        ; 0                           ; Untyped                       ;
; C5_LOW                        ; 0                           ; Untyped                       ;
; C6_LOW                        ; 0                           ; Untyped                       ;
; C7_LOW                        ; 0                           ; Untyped                       ;
; C8_LOW                        ; 0                           ; Untyped                       ;
; C9_LOW                        ; 0                           ; Untyped                       ;
; C0_INITIAL                    ; 0                           ; Untyped                       ;
; C1_INITIAL                    ; 0                           ; Untyped                       ;
; C2_INITIAL                    ; 0                           ; Untyped                       ;
; C3_INITIAL                    ; 0                           ; Untyped                       ;
; C4_INITIAL                    ; 0                           ; Untyped                       ;
; C5_INITIAL                    ; 0                           ; Untyped                       ;
; C6_INITIAL                    ; 0                           ; Untyped                       ;
; C7_INITIAL                    ; 0                           ; Untyped                       ;
; C8_INITIAL                    ; 0                           ; Untyped                       ;
; C9_INITIAL                    ; 0                           ; Untyped                       ;
; C0_MODE                       ; BYPASS                      ; Untyped                       ;
; C1_MODE                       ; BYPASS                      ; Untyped                       ;
; C2_MODE                       ; BYPASS                      ; Untyped                       ;
; C3_MODE                       ; BYPASS                      ; Untyped                       ;
; C4_MODE                       ; BYPASS                      ; Untyped                       ;
; C5_MODE                       ; BYPASS                      ; Untyped                       ;
; C6_MODE                       ; BYPASS                      ; Untyped                       ;
; C7_MODE                       ; BYPASS                      ; Untyped                       ;
; C8_MODE                       ; BYPASS                      ; Untyped                       ;
; C9_MODE                       ; BYPASS                      ; Untyped                       ;
; C0_PH                         ; 0                           ; Untyped                       ;
; C1_PH                         ; 0                           ; Untyped                       ;
; C2_PH                         ; 0                           ; Untyped                       ;
; C3_PH                         ; 0                           ; Untyped                       ;
; C4_PH                         ; 0                           ; Untyped                       ;
; C5_PH                         ; 0                           ; Untyped                       ;
; C6_PH                         ; 0                           ; Untyped                       ;
; C7_PH                         ; 0                           ; Untyped                       ;
; C8_PH                         ; 0                           ; Untyped                       ;
; C9_PH                         ; 0                           ; Untyped                       ;
; L0_HIGH                       ; 1                           ; Untyped                       ;
; L1_HIGH                       ; 1                           ; Untyped                       ;
; G0_HIGH                       ; 1                           ; Untyped                       ;
; G1_HIGH                       ; 1                           ; Untyped                       ;
; G2_HIGH                       ; 1                           ; Untyped                       ;
; G3_HIGH                       ; 1                           ; Untyped                       ;
; E0_HIGH                       ; 1                           ; Untyped                       ;
; E1_HIGH                       ; 1                           ; Untyped                       ;
; E2_HIGH                       ; 1                           ; Untyped                       ;
; E3_HIGH                       ; 1                           ; Untyped                       ;
; L0_LOW                        ; 1                           ; Untyped                       ;
; L1_LOW                        ; 1                           ; Untyped                       ;
; G0_LOW                        ; 1                           ; Untyped                       ;
; G1_LOW                        ; 1                           ; Untyped                       ;
; G2_LOW                        ; 1                           ; Untyped                       ;
; G3_LOW                        ; 1                           ; Untyped                       ;
; E0_LOW                        ; 1                           ; Untyped                       ;
; E1_LOW                        ; 1                           ; Untyped                       ;
; E2_LOW                        ; 1                           ; Untyped                       ;
; E3_LOW                        ; 1                           ; Untyped                       ;
; L0_INITIAL                    ; 1                           ; Untyped                       ;
; L1_INITIAL                    ; 1                           ; Untyped                       ;
; G0_INITIAL                    ; 1                           ; Untyped                       ;
; G1_INITIAL                    ; 1                           ; Untyped                       ;
; G2_INITIAL                    ; 1                           ; Untyped                       ;
; G3_INITIAL                    ; 1                           ; Untyped                       ;
; E0_INITIAL                    ; 1                           ; Untyped                       ;
; E1_INITIAL                    ; 1                           ; Untyped                       ;
; E2_INITIAL                    ; 1                           ; Untyped                       ;
; E3_INITIAL                    ; 1                           ; Untyped                       ;
; L0_MODE                       ; BYPASS                      ; Untyped                       ;
; L1_MODE                       ; BYPASS                      ; Untyped                       ;
; G0_MODE                       ; BYPASS                      ; Untyped                       ;
; G1_MODE                       ; BYPASS                      ; Untyped                       ;
; G2_MODE                       ; BYPASS                      ; Untyped                       ;
; G3_MODE                       ; BYPASS                      ; Untyped                       ;
; E0_MODE                       ; BYPASS                      ; Untyped                       ;
; E1_MODE                       ; BYPASS                      ; Untyped                       ;
; E2_MODE                       ; BYPASS                      ; Untyped                       ;
; E3_MODE                       ; BYPASS                      ; Untyped                       ;
; L0_PH                         ; 0                           ; Untyped                       ;
; L1_PH                         ; 0                           ; Untyped                       ;
; G0_PH                         ; 0                           ; Untyped                       ;
; G1_PH                         ; 0                           ; Untyped                       ;
; G2_PH                         ; 0                           ; Untyped                       ;
; G3_PH                         ; 0                           ; Untyped                       ;
; E0_PH                         ; 0                           ; Untyped                       ;
; E1_PH                         ; 0                           ; Untyped                       ;
; E2_PH                         ; 0                           ; Untyped                       ;
; E3_PH                         ; 0                           ; Untyped                       ;
; M_PH                          ; 0                           ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; CLK0_COUNTER                  ; G0                          ; Untyped                       ;
; CLK1_COUNTER                  ; G0                          ; Untyped                       ;
; CLK2_COUNTER                  ; G0                          ; Untyped                       ;
; CLK3_COUNTER                  ; G0                          ; Untyped                       ;
; CLK4_COUNTER                  ; G0                          ; Untyped                       ;
; CLK5_COUNTER                  ; G0                          ; Untyped                       ;
; CLK6_COUNTER                  ; E0                          ; Untyped                       ;
; CLK7_COUNTER                  ; E1                          ; Untyped                       ;
; CLK8_COUNTER                  ; E2                          ; Untyped                       ;
; CLK9_COUNTER                  ; E3                          ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                       ;
; M_TIME_DELAY                  ; 0                           ; Untyped                       ;
; N_TIME_DELAY                  ; 0                           ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                       ;
; VCO_POST_SCALE                ; 0                           ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                       ;
; CBXI_PARAMETER                ; video_pll_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                ;
+-------------------------------+-----------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iic_ctrl:iic_ctrl_m0 ;
+-------------------+------------------+----------------------------+
; Parameter Name    ; Value            ; Type                       ;
+-------------------+------------------+----------------------------+
; CLK_FRE           ; 50               ; Signed Integer             ;
; IIC_FRE           ; 100              ; Signed Integer             ;
; IIC_SLAVE_ADDR_EX ; 0                ; Signed Integer             ;
; IIC_SLAVE_REG_EX  ; 1                ; Signed Integer             ;
; IIC_SLAVE_ADDR    ; 0000000001111000 ; Unsigned Binary            ;
; INIT_CMD_NUM      ; 256              ; Signed Integer             ;
+-------------------+------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0 ;
+-------------------+-------+----------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                           ;
+-------------------+-------+----------------------------------------------------------------+
; CLK_FRE           ; 50    ; Signed Integer                                                 ;
; IIC_FRE           ; 100   ; Signed Integer                                                 ;
; IIC_SLAVE_ADDR_EX ; 0     ; Signed Integer                                                 ;
; IIC_SLAVE_REG_EX  ; 1     ; Signed Integer                                                 ;
+-------------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_timing_data:video_timing_data_m0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_timing_data:video_timing_data_m0|color_bar:color_bar_m0 ;
+----------------+------------------+------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                   ;
+----------------+------------------+------------------------------------------------------------------------+
; H_ACTIVE       ; 0000000111100000 ; Unsigned Binary                                                        ;
; H_FP           ; 0000000000000010 ; Unsigned Binary                                                        ;
; H_SYNC         ; 0000000000101001 ; Unsigned Binary                                                        ;
; H_BP           ; 0000000000000010 ; Unsigned Binary                                                        ;
; V_ACTIVE       ; 0000000100010000 ; Unsigned Binary                                                        ;
; V_FP           ; 0000000000000010 ; Unsigned Binary                                                        ;
; V_SYNC         ; 0000000000001010 ; Unsigned Binary                                                        ;
; V_BP           ; 0000000000000010 ; Unsigned Binary                                                        ;
; HS_POL         ; 0                ; Unsigned Binary                                                        ;
; VS_POL         ; 0                ; Unsigned Binary                                                        ;
; H_TOTAL        ; 0000001000001101 ; Unsigned Binary                                                        ;
; V_TOTAL        ; 0000000100011110 ; Unsigned Binary                                                        ;
+----------------+------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0 ;
+-----------------+-------+---------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                    ;
+-----------------+-------+---------------------------------------------------------+
; MEM_DATA_BITS   ; 16    ; Signed Integer                                          ;
; READ_DATA_BITS  ; 16    ; Signed Integer                                          ;
; WRITE_DATA_BITS ; 16    ; Signed Integer                                          ;
; ADDR_BITS       ; 24    ; Signed Integer                                          ;
; BUSRT_BITS      ; 10    ; Signed Integer                                          ;
; BURST_SIZE      ; 128   ; Signed Integer                                          ;
+-----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                    ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                          ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                          ;
; LPM_NUMWORDS            ; 256          ; Signed Integer                                                                          ;
; LPM_WIDTHU              ; 8            ; Signed Integer                                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                 ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                 ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                 ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                 ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                 ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                 ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                          ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                 ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                 ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                 ;
; CBXI_PARAMETER          ; dcfifo_aql1  ; Untyped                                                                                 ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; MEM_DATA_BITS  ; 16    ; Signed Integer                                                                                ;
; ADDR_BITS      ; 24    ; Signed Integer                                                                                ;
; BUSRT_BITS     ; 10    ; Signed Integer                                                                                ;
; BURST_SIZE     ; 128   ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                   ;
+-------------------------+--------------+----------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                         ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                         ;
; LPM_NUMWORDS            ; 256          ; Signed Integer                                                                         ;
; LPM_WIDTHU              ; 8            ; Signed Integer                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                         ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                ;
; CBXI_PARAMETER          ; dcfifo_aql1  ; Untyped                                                                                ;
+-------------------------+--------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; MEM_DATA_BITS  ; 16    ; Signed Integer                                                                              ;
; ADDR_BITS      ; 24    ; Signed Integer                                                                              ;
; BUSRT_BITS     ; 10    ; Signed Integer                                                                              ;
; FIFO_DEPTH     ; 256   ; Signed Integer                                                                              ;
; BURST_SIZE     ; 128   ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_core:sdram_core_m0 ;
+-----------------+-------+---------------------------------------------+
; Parameter Name  ; Value ; Type                                        ;
+-----------------+-------+---------------------------------------------+
; T_RP            ; 4     ; Signed Integer                              ;
; T_RC            ; 6     ; Signed Integer                              ;
; T_MRD           ; 6     ; Signed Integer                              ;
; T_RCD           ; 2     ; Signed Integer                              ;
; T_WR            ; 3     ; Signed Integer                              ;
; CASn            ; 3     ; Signed Integer                              ;
; SDR_BA_WIDTH    ; 2     ; Signed Integer                              ;
; SDR_ROW_WIDTH   ; 13    ; Signed Integer                              ;
; SDR_COL_WIDTH   ; 9     ; Signed Integer                              ;
; SDR_DQ_WIDTH    ; 16    ; Signed Integer                              ;
; SDR_DQM_WIDTH   ; 2     ; Signed Integer                              ;
; APP_ADDR_WIDTH  ; 24    ; Signed Integer                              ;
; APP_BURST_WIDTH ; 10    ; Signed Integer                              ;
+-----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0 ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                     ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                           ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                  ;
; WIDTH_A                            ; 1                                    ; Untyped                                                                                  ;
; WIDTHAD_A                          ; 9                                    ; Untyped                                                                                  ;
; NUMWORDS_A                         ; 480                                  ; Untyped                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                  ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                  ;
; WIDTH_B                            ; 1                                    ; Untyped                                                                                  ;
; WIDTHAD_B                          ; 9                                    ; Untyped                                                                                  ;
; NUMWORDS_B                         ; 480                                  ; Untyped                                                                                  ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                  ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                  ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                  ;
; INIT_FILE                          ; db/top.ram0_dp_bram_e2de918b.hdl.mif ; Untyped                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                  ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_4km1                      ; Untyped                                                                                  ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0 ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                     ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                           ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                  ;
; WIDTH_A                            ; 10                                   ; Untyped                                                                                  ;
; WIDTHAD_A                          ; 9                                    ; Untyped                                                                                  ;
; NUMWORDS_A                         ; 480                                  ; Untyped                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                  ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                  ;
; WIDTH_B                            ; 10                                   ; Untyped                                                                                  ;
; WIDTHAD_B                          ; 9                                    ; Untyped                                                                                  ;
; NUMWORDS_B                         ; 480                                  ; Untyped                                                                                  ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                  ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                  ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                  ;
; INIT_FILE                          ; db/top.ram0_dp_bram_24ee226c.hdl.mif ; Untyped                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                  ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_dlm1                      ; Untyped                                                                                  ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0 ;
+------------------------------------+---------------------------------------+--------------------+
; Parameter Name                     ; Value                                 ; Type               ;
+------------------------------------+---------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped            ;
; OPERATION_MODE                     ; ROM                                   ; Untyped            ;
; WIDTH_A                            ; 24                                    ; Untyped            ;
; WIDTHAD_A                          ; 8                                     ; Untyped            ;
; NUMWORDS_A                         ; 256                                   ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped            ;
; WIDTH_B                            ; 1                                     ; Untyped            ;
; WIDTHAD_B                          ; 1                                     ; Untyped            ;
; NUMWORDS_B                         ; 1                                     ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped            ;
; BYTE_SIZE                          ; 8                                     ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped            ;
; INIT_FILE                          ; db/top.ram0_iic_ctrl_8c8f63b3.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_mf71                       ; Untyped            ;
+------------------------------------+---------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1 ;
+------------------------------------+---------------------------------------+--------------------+
; Parameter Name                     ; Value                                 ; Type               ;
+------------------------------------+---------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped            ;
; OPERATION_MODE                     ; ROM                                   ; Untyped            ;
; WIDTH_A                            ; 24                                    ; Untyped            ;
; WIDTHAD_A                          ; 8                                     ; Untyped            ;
; NUMWORDS_A                         ; 256                                   ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped            ;
; WIDTH_B                            ; 1                                     ; Untyped            ;
; WIDTHAD_B                          ; 1                                     ; Untyped            ;
; NUMWORDS_B                         ; 1                                     ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped            ;
; BYTE_SIZE                          ; 8                                     ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped            ;
; INIT_FILE                          ; db/top.ram0_iic_ctrl_8c8f63b3.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_mf71                       ; Untyped            ;
+------------------------------------+---------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                       ;
+----------------+----------------+--------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                    ;
; TAP_DISTANCE   ; 26             ; Untyped                                                                                    ;
; WIDTH          ; 2              ; Untyped                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                    ;
; CBXI_PARAMETER ; shift_taps_c6m ; Untyped                                                                                    ;
+----------------+----------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altshift_taps:y_rtl_0 ;
+----------------+----------------+--------------------------------------+
; Parameter Name ; Value          ; Type                                 ;
+----------------+----------------+--------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                              ;
; NUMBER_OF_TAPS ; 1              ; Untyped                              ;
; TAP_DISTANCE   ; 10             ; Untyped                              ;
; WIDTH          ; 24             ; Untyped                              ;
; POWER_UP_STATE ; CLEARED        ; Untyped                              ;
; CBXI_PARAMETER ; shift_taps_p7m ; Untyped                              ;
+----------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                      ;
+----------------------------+-----------------------------------------------------------------------------+
; Name                       ; Value                                                                       ;
+----------------------------+-----------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                           ;
; Entity Instance            ; erode:u_erode|operation:opr_2_m0|altshift_taps:ALTSHIFT_TAPS_component      ;
;     -- NUMBER_OF_TAPS      ; 2                                                                           ;
;     -- TAP_DISTANCE        ; 480                                                                         ;
;     -- WIDTH               ; 1                                                                           ;
; Entity Instance            ; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                           ;
;     -- TAP_DISTANCE        ; 26                                                                          ;
;     -- WIDTH               ; 2                                                                           ;
; Entity Instance            ; altshift_taps:y_rtl_0                                                       ;
;     -- NUMBER_OF_TAPS      ; 1                                                                           ;
;     -- TAP_DISTANCE        ; 10                                                                          ;
;     -- WIDTH               ; 24                                                                          ;
+----------------------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                   ;
; Entity Instance                           ; mark_fifo:mark_m0|mark_add:mark_add_m0|mark_ram:mark_ram_m0|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                     ;
;     -- WIDTH_A                            ; 66                                                                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                        ;
;     -- WIDTH_B                            ; 66                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                           ;
; Entity Instance                           ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 1                                                                                                                   ;
;     -- NUMWORDS_A                         ; 480                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                   ;
;     -- NUMWORDS_B                         ; 480                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                            ;
; Entity Instance                           ; mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 10                                                                                                                  ;
;     -- NUMWORDS_A                         ; 480                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                        ;
;     -- WIDTH_B                            ; 10                                                                                                                  ;
;     -- NUMWORDS_B                         ; 480                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                            ;
; Entity Instance                           ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0                                                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                 ;
;     -- WIDTH_A                            ; 24                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                           ;
; Entity Instance                           ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1                                                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                 ;
;     -- WIDTH_A                            ; 24                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 2                                              ;
; Entity Instance               ; sys_pll:sys_pll_m0|altpll:altpll_component     ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
; Entity Instance               ; video_pll:video_pll_m0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------+
; Name                       ; Value                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                   ;
; Entity Instance            ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                          ;
;     -- LPM_WIDTH           ; 16                                                                                  ;
;     -- LPM_NUMWORDS        ; 256                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                 ;
;     -- USE_EAB             ; ON                                                                                  ;
; Entity Instance            ; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                          ;
;     -- LPM_WIDTH           ; 16                                                                                  ;
;     -- LPM_NUMWORDS        ; 256                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                 ;
;     -- USE_EAB             ; ON                                                                                  ;
+----------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frame_read_write:frame_read_write_m0|afifo_16_256:read_buf"                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; wrfull  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; rdusedw ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; wrusedw ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf"                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; wrfull  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; rdusedw ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
; wrusedw ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "frame_read_write:frame_read_write_m0"  ;
+----------------------+--------+----------+------------------------+
; Port                 ; Type   ; Severity ; Details                ;
+----------------------+--------+----------+------------------------+
; read_finish          ; Output ; Info     ; Explicitly unconnected ;
; read_addr_0          ; Input  ; Info     ; Stuck at GND           ;
; read_addr_1[20..15]  ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_1[23..21]  ; Input  ; Info     ; Stuck at GND           ;
; read_addr_1[12..11]  ; Input  ; Info     ; Stuck at GND           ;
; read_addr_1[9..0]    ; Input  ; Info     ; Stuck at GND           ;
; read_addr_1[14]      ; Input  ; Info     ; Stuck at GND           ;
; read_addr_1[13]      ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_1[10]      ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_2[21..16]  ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_2[23..22]  ; Input  ; Info     ; Stuck at GND           ;
; read_addr_2[13..12]  ; Input  ; Info     ; Stuck at GND           ;
; read_addr_2[10..0]   ; Input  ; Info     ; Stuck at GND           ;
; read_addr_2[15]      ; Input  ; Info     ; Stuck at GND           ;
; read_addr_2[14]      ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_2[11]      ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_3[20..17]  ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_3[15..13]  ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_3[11..10]  ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_3[9..0]    ; Input  ; Info     ; Stuck at GND           ;
; read_addr_3[23]      ; Input  ; Info     ; Stuck at GND           ;
; read_addr_3[22]      ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_3[21]      ; Input  ; Info     ; Stuck at GND           ;
; read_addr_3[16]      ; Input  ; Info     ; Stuck at GND           ;
; read_addr_3[12]      ; Input  ; Info     ; Stuck at GND           ;
; read_len[16..9]      ; Input  ; Info     ; Stuck at VCC           ;
; read_len[23..17]     ; Input  ; Info     ; Stuck at GND           ;
; read_len[8..0]       ; Input  ; Info     ; Stuck at GND           ;
; write_finish         ; Output ; Info     ; Explicitly unconnected ;
; write_addr_0         ; Input  ; Info     ; Stuck at GND           ;
; write_addr_1[20..15] ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_1[23..21] ; Input  ; Info     ; Stuck at GND           ;
; write_addr_1[12..11] ; Input  ; Info     ; Stuck at GND           ;
; write_addr_1[9..0]   ; Input  ; Info     ; Stuck at GND           ;
; write_addr_1[14]     ; Input  ; Info     ; Stuck at GND           ;
; write_addr_1[13]     ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_1[10]     ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_2[21..16] ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_2[23..22] ; Input  ; Info     ; Stuck at GND           ;
; write_addr_2[13..12] ; Input  ; Info     ; Stuck at GND           ;
; write_addr_2[10..0]  ; Input  ; Info     ; Stuck at GND           ;
; write_addr_2[15]     ; Input  ; Info     ; Stuck at GND           ;
; write_addr_2[14]     ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_2[11]     ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_3[20..17] ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_3[15..13] ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_3[11..10] ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_3[9..0]   ; Input  ; Info     ; Stuck at GND           ;
; write_addr_3[23]     ; Input  ; Info     ; Stuck at GND           ;
; write_addr_3[22]     ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_3[21]     ; Input  ; Info     ; Stuck at GND           ;
; write_addr_3[16]     ; Input  ; Info     ; Stuck at GND           ;
; write_addr_3[12]     ; Input  ; Info     ; Stuck at GND           ;
; write_len[16..9]     ; Input  ; Info     ; Stuck at VCC           ;
; write_len[23..17]    ; Input  ; Info     ; Stuck at GND           ;
; write_len[8..0]      ; Input  ; Info     ; Stuck at GND           ;
+----------------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_timing_data:video_timing_data_m0|color_bar:color_bar_m0" ;
+-------+--------+----------+---------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                       ;
+-------+--------+----------+---------------------------------------------------------------+
; rgb_r ; Output ; Info     ; Explicitly unconnected                                        ;
; rgb_g ; Output ; Info     ; Explicitly unconnected                                        ;
; rgb_b ; Output ; Info     ; Explicitly unconnected                                        ;
+-------+--------+----------+---------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "cmos_8_16bit:cmos_8_16bit_m0" ;
+--------+--------+----------+-----------------------------+
; Port   ; Type   ; Severity ; Details                     ;
+--------+--------+----------+-----------------------------+
; hblank ; Output ; Info     ; Explicitly unconnected      ;
+--------+--------+----------+-----------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0" ;
+------------------+--------+----------+------------------------------------+
; Port             ; Type   ; Severity ; Details                            ;
+------------------+--------+----------+------------------------------------+
; slave_addr[6..3] ; Input  ; Info     ; Stuck at VCC                       ;
; slave_addr[2..0] ; Input  ; Info     ; Stuck at GND                       ;
; slave_addr[7]    ; Input  ; Info     ; Stuck at GND                       ;
; send_rw          ; Input  ; Info     ; Stuck at GND                       ;
; brust_ready      ; Output ; Info     ; Explicitly unconnected             ;
; brust_vaild      ; Input  ; Info     ; Stuck at GND                       ;
; recv_data        ; Output ; Info     ; Explicitly unconnected             ;
+------------------+--------+----------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mark_fifo:mark_m0|mark_add:mark_add_m0|mark_ram:mark_ram_m0"                                  ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_b[65..48] ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_b[35..24]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1"                            ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; write_h_pointer      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; last_wr_location     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cascade_en           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; read_h_pointer       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; last_rd_location     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out[0][255..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1" ;
+--------+-------+----------+----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                  ;
+--------+-------+----------+----------------------------------------------------------+
; ce     ; Input ; Info     ; Stuck at VCC                                             ;
; wr_rst ; Input ; Info     ; Stuck at GND                                             ;
; rd_rst ; Input ; Info     ; Stuck at GND                                             ;
+--------+-------+----------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1"                           ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; write_h_pointer     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; last_wr_location    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cascade_en          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; read_h_pointer      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; last_rd_location    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out[0][255..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0" ;
+----------+--------+----------+-------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                               ;
+----------+--------+----------+-------------------------------------------------------+
; ce       ; Input  ; Info     ; Stuck at VCC                                          ;
; data_in  ; Input  ; Info     ; Connecting a non-array bit to a single-element array  ;
; wr_rst   ; Input  ; Info     ; Stuck at GND                                          ;
; data_out ; Output ; Info     ; Connecting a non-array bit to a single-element array  ;
; rd_rst   ; Input  ; Info     ; Stuck at GND                                          ;
+----------+--------+----------+-------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "erode:u_erode|operation:opr_2_m0" ;
+----------+--------+----------+-------------------------------+
; Port     ; Type   ; Severity ; Details                       ;
+----------+--------+----------+-------------------------------+
; shiftout ; Output ; Info     ; Explicitly unconnected        ;
+----------+--------+----------+-------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 87                          ;
; cycloneiii_ff         ; 1237                        ;
;     CLR               ; 355                         ;
;     CLR SCLR          ; 87                          ;
;     CLR SLD           ; 34                          ;
;     ENA               ; 316                         ;
;     ENA CLR           ; 171                         ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA CLR SLD       ; 6                           ;
;     ENA SCLR SLD      ; 28                          ;
;     ENA SLD           ; 55                          ;
;     SLD               ; 1                           ;
;     plain             ; 174                         ;
; cycloneiii_io_obuf    ; 17                          ;
; cycloneiii_lcell_comb ; 1668                        ;
;     arith             ; 555                         ;
;         2 data inputs ; 333                         ;
;         3 data inputs ; 222                         ;
;     normal            ; 1113                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 54                          ;
;         2 data inputs ; 264                         ;
;         3 data inputs ; 215                         ;
;         4 data inputs ; 576                         ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 161                         ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 3.31                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Apr 17 11:36:43 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_ov5640_lcd -c top
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/image_process/cam_thrould.v
    Info (12023): Found entity 1: cam_thrould File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/cam_thrould.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/iic_init/iic_master.sv
    Info (12023): Found entity 1: iic_master File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_master.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/iic_init/iic_ctrl.sv
    Info (12023): Found entity 1: iic_ctrl File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_ctrl.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/operation.v
    Info (12023): Found entity 1: operation File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/ip_core/operation.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/mark_ram.v
    Info (12023): Found entity 1: mark_ram File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/ip_core/mark_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/image_process/video_out.v
    Info (12023): Found entity 1: video_out File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/video_out.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file src/image_process/keyfilter.v
    Info (12023): Found entity 1: keyfilter File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/keyfilter.v Line: 11
Warning (10275): Verilog HDL Module Instantiation warning at mark_fifo.v(130): ignored dangling comma in List of Port Connections File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/mark_fifo.v Line: 130
Info (12021): Found 1 design units, including 1 entities, in source file src/image_process/mark/mark_fifo.v
    Info (12023): Found entity 1: mark_fifo File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/mark_fifo.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file src/image_process/mark/mark_add.v
    Info (12023): Found entity 1: mark_add File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/mark_add.v Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file src/image_process/mark/linebuffer_wapper.vhd
    Info (12022): Found design unit 1: linebuffer_Wapper-rtl File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/linebuffer_Wapper.vhd Line: 29
    Info (12023): Found entity 1: linebuffer_Wapper File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/linebuffer_Wapper.vhd Line: 8
Info (12021): Found 2 design units, including 0 entities, in source file src/image_process/mark/imagexlib_utils.vhd
    Info (12022): Found design unit 1: imagexlib_utils File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_utils.vhd Line: 48
    Info (12022): Found design unit 2: imagexlib_utils-body File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_utils.vhd Line: 64
Warning (10335): Unrecognized synthesis attribute "ram_style" at src/image_process/mark/ImageXlib_arch.vhd(85) File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_arch.vhd Line: 85
Info (12021): Found 14 design units, including 7 entities, in source file src/image_process/mark/imagexlib_arch.vhd
    Info (12022): Found design unit 1: dp_bram-rtl File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_arch.vhd Line: 81
    Info (12022): Found design unit 2: linebuffer-rtl File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_arch.vhd Line: 153
    Info (12022): Found design unit 3: base_single_linebuffer-rtl File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_arch.vhd Line: 361
    Info (12022): Found design unit 4: base_2d_linebuffer-rtl File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_arch.vhd Line: 433
    Info (12022): Found design unit 5: h_pipe-rtl File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_arch.vhd Line: 498
    Info (12022): Found design unit 6: mc_h_pipe-rtl File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_arch.vhd Line: 569
    Info (12022): Found design unit 7: active_delay-rtl File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_arch.vhd Line: 674
    Info (12023): Found entity 1: dp_bram File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_arch.vhd Line: 57
    Info (12023): Found entity 2: linebuffer File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_arch.vhd Line: 126
    Info (12023): Found entity 3: base_single_linebuffer File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_arch.vhd Line: 341
    Info (12023): Found entity 4: base_2d_linebuffer File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_arch.vhd Line: 412
    Info (12023): Found entity 5: h_pipe File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_arch.vhd Line: 482
    Info (12023): Found entity 6: mc_h_pipe File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_arch.vhd Line: 552
    Info (12023): Found entity 7: active_delay File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_arch.vhd Line: 650
Warning (12019): Can't analyze file -- file src/image_process/rgb_to_ycbcr.v is missing
Warning (12019): Can't analyze file -- file src/image_process/median_filter.v is missing
Warning (12019): Can't analyze file -- file src/image_process/facial_msk.v is missing
Warning (12019): Can't analyze file -- file src/image_process/face_pos.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file src/image_process/erode.v
    Info (12023): Found entity 1: erode File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/erode.v Line: 1
Warning (12019): Can't analyze file -- file src/video_define.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file src/frame_read_write.v
    Info (12023): Found entity 1: frame_read_write File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/frame_read_write.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/afifo_16_256.v
    Info (12023): Found entity 1: afifo_16_256 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/ip_core/afifo_16_256.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/video_pll.v
    Info (12023): Found entity 1: video_pll File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/ip_core/video_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/sys_pll.v
    Info (12023): Found entity 1: sys_pll File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/ip_core/sys_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/video_timing_data.v
    Info (12023): Found entity 1: video_timing_data File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/video_timing_data.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/top.v
    Info (12023): Found entity 1: top File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/frame_fifo_write.v
    Info (12023): Found entity 1: frame_fifo_write File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/frame_fifo_write.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file src/frame_fifo_read.v
    Info (12023): Found entity 1: frame_fifo_read File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/frame_fifo_read.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file src/color_bar.v
    Info (12023): Found entity 1: color_bar File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/color_bar.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/cmos_write_req_gen.v
    Info (12023): Found entity 1: cmos_write_req_gen File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/cmos_write_req_gen.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file src/cmos_8_16bit.v
    Info (12023): Found entity 1: cmos_8_16bit File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/cmos_8_16bit.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram/sdram_core.v
    Info (12023): Found entity 1: sdram_core File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/sdram/sdram_core.v Line: 8
Warning (10222): Verilog HDL Parameter Declaration warning at iic_master.sv(35): Parameter Declaration in module "iic_master" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_master.sv Line: 35
Warning (10222): Verilog HDL Parameter Declaration warning at iic_ctrl.sv(14): Parameter Declaration in module "iic_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_ctrl.sv Line: 14
Warning (10222): Verilog HDL Parameter Declaration warning at iic_ctrl.sv(16): Parameter Declaration in module "iic_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_ctrl.sv Line: 16
Warning (10222): Verilog HDL Parameter Declaration warning at iic_ctrl.sv(17): Parameter Declaration in module "iic_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_ctrl.sv Line: 17
Warning (10222): Verilog HDL Parameter Declaration warning at iic_ctrl.sv(18): Parameter Declaration in module "iic_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_ctrl.sv Line: 18
Warning (10222): Verilog HDL Parameter Declaration warning at iic_ctrl.sv(19): Parameter Declaration in module "iic_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_ctrl.sv Line: 19
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10034): Output port "cmos_rst_n" at top.v(13) has no driver File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v Line: 13
Warning (10034): Output port "cmos_pwdn" at top.v(14) has no driver File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v Line: 14
Info (12128): Elaborating entity "keyfilter" for hierarchy "keyfilter:u_keyfilter" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v Line: 110
Info (12128): Elaborating entity "cam_thrould" for hierarchy "cam_thrould:cam_thrould_m0" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v Line: 135
Info (12128): Elaborating entity "erode" for hierarchy "erode:u_erode" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v Line: 154
Info (12128): Elaborating entity "operation" for hierarchy "erode:u_erode|operation:opr_2_m0" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/erode.v Line: 61
Info (12128): Elaborating entity "altshift_taps" for hierarchy "erode:u_erode|operation:opr_2_m0|altshift_taps:ALTSHIFT_TAPS_component" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/ip_core/operation.v Line: 81
Info (12130): Elaborated megafunction instantiation "erode:u_erode|operation:opr_2_m0|altshift_taps:ALTSHIFT_TAPS_component" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/ip_core/operation.v Line: 81
Info (12133): Instantiated megafunction "erode:u_erode|operation:opr_2_m0|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/ip_core/operation.v Line: 81
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "480"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_2rv.tdf
    Info (12023): Found entity 1: shift_taps_2rv File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/shift_taps_2rv.tdf Line: 27
Info (12128): Elaborating entity "shift_taps_2rv" for hierarchy "erode:u_erode|operation:opr_2_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_2rv:auto_generated" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ea1.tdf
    Info (12023): Found entity 1: altsyncram_3ea1 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_3ea1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3ea1" for hierarchy "erode:u_erode|operation:opr_2_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_2rv:auto_generated|altsyncram_3ea1:altsyncram2" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/shift_taps_2rv.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tsf.tdf
    Info (12023): Found entity 1: cntr_tsf File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/cntr_tsf.tdf Line: 28
Info (12128): Elaborating entity "cntr_tsf" for hierarchy "erode:u_erode|operation:opr_2_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_2rv:auto_generated|cntr_tsf:cntr1" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/shift_taps_2rv.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf
    Info (12023): Found entity 1: cmpr_vgc File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/cmpr_vgc.tdf Line: 23
Info (12128): Elaborating entity "cmpr_vgc" for hierarchy "erode:u_erode|operation:opr_2_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_2rv:auto_generated|cntr_tsf:cntr1|cmpr_vgc:cmpr4" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/cntr_tsf.tdf Line: 81
Info (12128): Elaborating entity "mark_fifo" for hierarchy "mark_fifo:mark_m0" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v Line: 181
Warning (10230): Verilog HDL assignment warning at mark_fifo.v(180): truncated value with size 16 to match size of target (10) File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/mark_fifo.v Line: 180
Info (12128): Elaborating entity "linebuffer_Wapper" for hierarchy "mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/mark_fifo.v Line: 81
Warning (10542): VHDL Variable Declaration warning at ImageXlib_utils.vhd(70): used initial value expression for variable "INDEX" because variable was never assigned a value File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_utils.vhd Line: 70
Info (12128): Elaborating entity "linebuffer" for hierarchy "mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/linebuffer_Wapper.vhd Line: 63
Warning (10542): VHDL Variable Declaration warning at ImageXlib_utils.vhd(70): used initial value expression for variable "INDEX" because variable was never assigned a value File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_utils.vhd Line: 70
Warning (10445): VHDL Subtype or Type Declaration warning at ImageXlib_arch.vhd(245): subtype or type has null range File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_arch.vhd Line: 245
Warning (10445): VHDL Subtype or Type Declaration warning at ImageXlib_arch.vhd(267): subtype or type has null range File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_arch.vhd Line: 267
Warning (10036): Verilog HDL or VHDL warning at ImageXlib_arch.vhd(164): object "d2_mem_dout" assigned a value but never read File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_arch.vhd Line: 164
Warning (10036): Verilog HDL or VHDL warning at ImageXlib_arch.vhd(175): object "d3_rd_en" assigned a value but never read File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_arch.vhd Line: 175
Warning (10873): Using initial value X (don't care) for net "data_out[0][255..1]" at ImageXlib_arch.vhd(149) File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_arch.vhd Line: 149
Info (12128): Elaborating entity "dp_bram" for hierarchy "mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_arch.vhd Line: 209
Warning (10542): VHDL Variable Declaration warning at ImageXlib_utils.vhd(70): used initial value expression for variable "INDEX" because variable was never assigned a value File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_utils.vhd Line: 70
Info (12128): Elaborating entity "linebuffer_Wapper" for hierarchy "mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/mark_fifo.v Line: 103
Warning (10542): VHDL Variable Declaration warning at ImageXlib_utils.vhd(70): used initial value expression for variable "INDEX" because variable was never assigned a value File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_utils.vhd Line: 70
Info (12128): Elaborating entity "linebuffer" for hierarchy "mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/linebuffer_Wapper.vhd Line: 63
Warning (10542): VHDL Variable Declaration warning at ImageXlib_utils.vhd(70): used initial value expression for variable "INDEX" because variable was never assigned a value File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_utils.vhd Line: 70
Warning (10445): VHDL Subtype or Type Declaration warning at ImageXlib_arch.vhd(245): subtype or type has null range File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_arch.vhd Line: 245
Warning (10445): VHDL Subtype or Type Declaration warning at ImageXlib_arch.vhd(267): subtype or type has null range File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_arch.vhd Line: 267
Warning (10036): Verilog HDL or VHDL warning at ImageXlib_arch.vhd(164): object "d2_mem_dout" assigned a value but never read File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_arch.vhd Line: 164
Warning (10036): Verilog HDL or VHDL warning at ImageXlib_arch.vhd(175): object "d3_rd_en" assigned a value but never read File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_arch.vhd Line: 175
Warning (10873): Using initial value X (don't care) for net "data_out[0][255..10]" at ImageXlib_arch.vhd(149) File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_arch.vhd Line: 149
Info (12128): Elaborating entity "dp_bram" for hierarchy "mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_arch.vhd Line: 209
Warning (10542): VHDL Variable Declaration warning at ImageXlib_utils.vhd(70): used initial value expression for variable "INDEX" because variable was never assigned a value File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/ImageXlib_utils.vhd Line: 70
Info (12128): Elaborating entity "mark_add" for hierarchy "mark_fifo:mark_m0|mark_add:mark_add_m0" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/mark_fifo.v Line: 130
Warning (10036): Verilog HDL or VHDL warning at mark_add.v(68): object "out_data_addr" assigned a value but never read File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/mark_add.v Line: 68
Info (12128): Elaborating entity "mark_ram" for hierarchy "mark_fifo:mark_m0|mark_add:mark_add_m0|mark_ram:mark_ram_m0" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/image_process/mark/mark_add.v Line: 226
Info (12128): Elaborating entity "altsyncram" for hierarchy "mark_fifo:mark_m0|mark_add:mark_add_m0|mark_ram:mark_ram_m0|altsyncram:altsyncram_component" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/ip_core/mark_ram.v Line: 101
Info (12130): Elaborated megafunction instantiation "mark_fifo:mark_m0|mark_add:mark_add_m0|mark_ram:mark_ram_m0|altsyncram:altsyncram_component" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/ip_core/mark_ram.v Line: 101
Info (12133): Instantiated megafunction "mark_fifo:mark_m0|mark_add:mark_add_m0|mark_ram:mark_ram_m0|altsyncram:altsyncram_component" with the following parameter: File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/ip_core/mark_ram.v Line: 101
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "66"
    Info (12134): Parameter "width_b" = "66"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iqi2.tdf
    Info (12023): Found entity 1: altsyncram_iqi2 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_iqi2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_iqi2" for hierarchy "mark_fifo:mark_m0|mark_add:mark_add_m0|mark_ram:mark_ram_m0|altsyncram:altsyncram_component|altsyncram_iqi2:auto_generated" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "video_out" for hierarchy "video_out:u_video_out" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v Line: 199
Info (12128): Elaborating entity "sys_pll" for hierarchy "sys_pll:sys_pll_m0" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v Line: 220
Info (12128): Elaborating entity "altpll" for hierarchy "sys_pll:sys_pll_m0|altpll:altpll_component" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/ip_core/sys_pll.v Line: 95
Info (12130): Elaborated megafunction instantiation "sys_pll:sys_pll_m0|altpll:altpll_component" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/ip_core/sys_pll.v Line: 95
Info (12133): Instantiated megafunction "sys_pll:sys_pll_m0|altpll:altpll_component" with the following parameter: File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/ip_core/sys_pll.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "12"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sys_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sys_pll_altpll.v
    Info (12023): Found entity 1: sys_pll_altpll File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/sys_pll_altpll.v Line: 30
Info (12128): Elaborating entity "sys_pll_altpll" for hierarchy "sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "video_pll" for hierarchy "video_pll:video_pll_m0" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v Line: 227
Info (12128): Elaborating entity "altpll" for hierarchy "video_pll:video_pll_m0|altpll:altpll_component" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/ip_core/video_pll.v Line: 95
Info (12130): Elaborated megafunction instantiation "video_pll:video_pll_m0|altpll:altpll_component" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/ip_core/video_pll.v Line: 95
Info (12133): Instantiated megafunction "video_pll:video_pll_m0|altpll:altpll_component" with the following parameter: File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/ip_core/video_pll.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "9"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "9"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=video_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/video_pll_altpll.v
    Info (12023): Found entity 1: video_pll_altpll File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/video_pll_altpll.v Line: 30
Info (12128): Elaborating entity "video_pll_altpll" for hierarchy "video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "iic_ctrl" for hierarchy "iic_ctrl:iic_ctrl_m0" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v Line: 243
Warning (10230): Verilog HDL assignment warning at iic_ctrl.sv(46): truncated value with size 32 to match size of target (3) File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_ctrl.sv Line: 46
Warning (10230): Verilog HDL assignment warning at iic_ctrl.sv(56): truncated value with size 32 to match size of target (3) File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_ctrl.sv Line: 56
Warning (10230): Verilog HDL assignment warning at iic_ctrl.sv(62): truncated value with size 32 to match size of target (11) File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_ctrl.sv Line: 62
Warning (10230): Verilog HDL assignment warning at iic_ctrl.sv(65): truncated value with size 32 to match size of target (3) File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_ctrl.sv Line: 65
Warning (10030): Net "init_cmd.data_a" at iic_ctrl.sv(32) has no driver or initial value, using a default initial value '0' File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_ctrl.sv Line: 32
Warning (10030): Net "init_cmd.waddr_a" at iic_ctrl.sv(32) has no driver or initial value, using a default initial value '0' File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_ctrl.sv Line: 32
Warning (10030): Net "init_cmd.we_a" at iic_ctrl.sv(32) has no driver or initial value, using a default initial value '0' File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_ctrl.sv Line: 32
Info (12128): Elaborating entity "iic_master" for hierarchy "iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_ctrl.sv Line: 104
Warning (10036): Verilog HDL or VHDL warning at iic_master.sv(49): object "recv_data_r" assigned a value but never read File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_master.sv Line: 49
Warning (10230): Verilog HDL assignment warning at iic_master.sv(38): truncated value with size 32 to match size of target (10) File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_master.sv Line: 38
Warning (10230): Verilog HDL assignment warning at iic_master.sv(83): truncated value with size 32 to match size of target (4) File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_master.sv Line: 83
Warning (10230): Verilog HDL assignment warning at iic_master.sv(85): truncated value with size 32 to match size of target (2) File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_master.sv Line: 85
Warning (10230): Verilog HDL assignment warning at iic_master.sv(103): truncated value with size 32 to match size of target (4) File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_master.sv Line: 103
Warning (10230): Verilog HDL assignment warning at iic_master.sv(105): truncated value with size 32 to match size of target (2) File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_master.sv Line: 105
Warning (10230): Verilog HDL assignment warning at iic_master.sv(124): truncated value with size 32 to match size of target (4) File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_master.sv Line: 124
Warning (10230): Verilog HDL assignment warning at iic_master.sv(126): truncated value with size 32 to match size of target (2) File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_master.sv Line: 126
Warning (10230): Verilog HDL assignment warning at iic_master.sv(145): truncated value with size 32 to match size of target (4) File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_master.sv Line: 145
Warning (10230): Verilog HDL assignment warning at iic_master.sv(147): truncated value with size 32 to match size of target (2) File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_master.sv Line: 147
Warning (10230): Verilog HDL assignment warning at iic_master.sv(164): truncated value with size 32 to match size of target (1) File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_master.sv Line: 164
Warning (10230): Verilog HDL assignment warning at iic_master.sv(167): truncated value with size 32 to match size of target (4) File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_master.sv Line: 167
Warning (10230): Verilog HDL assignment warning at iic_master.sv(169): truncated value with size 32 to match size of target (2) File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_master.sv Line: 169
Warning (10230): Verilog HDL assignment warning at iic_master.sv(176): truncated value with size 32 to match size of target (1) File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_master.sv Line: 176
Warning (10230): Verilog HDL assignment warning at iic_master.sv(191): truncated value with size 32 to match size of target (2) File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_master.sv Line: 191
Warning (10230): Verilog HDL assignment warning at iic_master.sv(213): truncated value with size 32 to match size of target (2) File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_master.sv Line: 213
Warning (10034): Output port "recv_data" at iic_master.sv(19) has no driver File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/iic_init/iic_master.sv Line: 19
Info (12128): Elaborating entity "cmos_8_16bit" for hierarchy "cmos_8_16bit:cmos_8_16bit_m0" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v Line: 254
Info (12128): Elaborating entity "cmos_write_req_gen" for hierarchy "cmos_write_req_gen:cmos_write_req_gen_m0" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v Line: 264
Info (12128): Elaborating entity "video_timing_data" for hierarchy "video_timing_data:video_timing_data_m0" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v Line: 280
Info (12128): Elaborating entity "color_bar" for hierarchy "video_timing_data:video_timing_data_m0|color_bar:color_bar_m0" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/video_timing_data.v Line: 88
Warning (10034): Output port "rgb_r" at color_bar.v(8) has no driver File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/color_bar.v Line: 8
Warning (10034): Output port "rgb_g" at color_bar.v(9) has no driver File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/color_bar.v Line: 9
Warning (10034): Output port "rgb_b" at color_bar.v(10) has no driver File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/color_bar.v Line: 10
Info (12128): Elaborating entity "frame_read_write" for hierarchy "frame_read_write:frame_read_write_m0" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v Line: 323
Info (12128): Elaborating entity "afifo_16_256" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/frame_read_write.v Line: 99
Info (12128): Elaborating entity "dcfifo" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/ip_core/afifo_16_256.v Line: 97
Info (12130): Elaborated megafunction instantiation "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/ip_core/afifo_16_256.v Line: 97
Info (12133): Instantiated megafunction "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component" with the following parameter: File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/ip_core/afifo_16_256.v Line: 97
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_aql1.tdf
    Info (12023): Found entity 1: dcfifo_aql1 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/dcfifo_aql1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_aql1" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/a_gray2bin_ugb.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/dcfifo_aql1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf
    Info (12023): Found entity 1: a_graycounter_t57 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/a_graycounter_t57.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_t57" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/dcfifo_aql1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/a_graycounter_pjc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/dcfifo_aql1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mv61.tdf
    Info (12023): Found entity 1: altsyncram_mv61 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_mv61.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_mv61" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/dcfifo_aql1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/dffpipe_gd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_brp" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/dcfifo_aql1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/alt_synch_pipe_0ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/dcfifo_aql1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/dffpipe_hd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/alt_synch_pipe_0ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/alt_synch_pipe_1ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/dcfifo_aql1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/dffpipe_id9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/alt_synch_pipe_1ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/cmpr_f66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|cmpr_f66:rdempty_eq_comp" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/dcfifo_aql1.tdf Line: 81
Info (12128): Elaborating entity "frame_fifo_write" for hierarchy "frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/frame_read_write.v Line: 130
Info (12128): Elaborating entity "frame_fifo_read" for hierarchy "frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/frame_read_write.v Line: 176
Info (12128): Elaborating entity "sdram_core" for hierarchy "sdram_core:sdram_core_m0" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v Line: 350
Info (10264): Verilog HDL Case Statement information at sdram_core.v(327): all case item expressions in this case statement are onehot File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/sdram/sdram_core.v Line: 327
Info (10264): Verilog HDL Case Statement information at sdram_core.v(384): all case item expressions in this case statement are onehot File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/sdram/sdram_core.v Line: 384
Warning (10034): Output port "sdram_cs_n" at sdram_core.v(44) has no driver File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/sdram/sdram_core.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[15]" is missing source, defaulting to GND File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[14]" is missing source, defaulting to GND File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[13]" is missing source, defaulting to GND File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[12]" is missing source, defaulting to GND File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[11]" is missing source, defaulting to GND File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[10]" is missing source, defaulting to GND File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[9]" is missing source, defaulting to GND File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[8]" is missing source, defaulting to GND File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[15]" is missing source, defaulting to GND File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/frame_read_write.v Line: 82
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[14]" is missing source, defaulting to GND File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/frame_read_write.v Line: 82
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[13]" is missing source, defaulting to GND File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/frame_read_write.v Line: 82
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[12]" is missing source, defaulting to GND File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/frame_read_write.v Line: 82
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[11]" is missing source, defaulting to GND File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/frame_read_write.v Line: 82
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[10]" is missing source, defaulting to GND File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/frame_read_write.v Line: 82
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[9]" is missing source, defaulting to GND File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/frame_read_write.v Line: 82
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[8]" is missing source, defaulting to GND File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/frame_read_write.v Line: 82
Warning (113028): 32 out of 512 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/top.ram0_dp_bram_e2de918b.hdl.mif Line: 1
    Warning (113027): Addresses ranging from 480 to 511 are not initialized File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/top.ram0_dp_bram_e2de918b.hdl.mif Line: 1
Warning (276020): Inferred RAM node "mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (113028): 32 out of 512 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/top.ram0_dp_bram_24ee226c.hdl.mif Line: 1
    Warning (113027): Addresses ranging from 480 to 511 are not initialized File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/top.ram0_dp_bram_24ee226c.hdl.mif Line: 1
Warning (276020): Inferred RAM node "mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 6 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 480
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 480
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_dp_bram_e2de918b.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 480
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 480
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_dp_bram_24ee226c.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "iic_ctrl:iic_ctrl_m0|init_cmd_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_iic_ctrl_8c8f63b3.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "iic_ctrl:iic_ctrl_m0|init_cmd_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_iic_ctrl_8c8f63b3.hdl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|sda_out_r_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 26
        Info (286033): Parameter WIDTH set to 2
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "y_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 10
        Info (286033): Parameter WIDTH set to 24
Info (12130): Elaborated megafunction instantiation "mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0"
Info (12133): Instantiated megafunction "mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "480"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "480"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram0_dp_bram_e2de918b.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4km1.tdf
    Info (12023): Found entity 1: altsyncram_4km1 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_4km1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0"
Info (12133): Instantiated megafunction "mark_fifo:mark_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "10"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "480"
    Info (12134): Parameter "WIDTH_B" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "480"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram0_dp_bram_24ee226c.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dlm1.tdf
    Info (12023): Found entity 1: altsyncram_dlm1 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_dlm1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0"
Info (12133): Instantiated megafunction "iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram0_iic_ctrl_8c8f63b3.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mf71.tdf
    Info (12023): Found entity 1: altsyncram_mf71 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_mf71.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1"
Info (12133): Instantiated megafunction "iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram0_iic_ctrl_8c8f63b3.hdl.mif"
Info (12130): Elaborated megafunction instantiation "iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0"
Info (12133): Instantiated megafunction "iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "26"
    Info (12134): Parameter "WIDTH" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_c6m.tdf
    Info (12023): Found entity 1: shift_taps_c6m File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/shift_taps_c6m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4e81.tdf
    Info (12023): Found entity 1: altsyncram_4e81 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_4e81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sqf.tdf
    Info (12023): Found entity 1: cntr_sqf File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/cntr_sqf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/cmpr_rgc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "altshift_taps:y_rtl_0"
Info (12133): Instantiated megafunction "altshift_taps:y_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "10"
    Info (12134): Parameter "WIDTH" = "24"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_p7m.tdf
    Info (12023): Found entity 1: shift_taps_p7m File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/shift_taps_p7m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ce81.tdf
    Info (12023): Found entity 1: altsyncram_ce81 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_ce81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cpf.tdf
    Info (12023): Found entity 1: cntr_cpf File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/cntr_cpf.tdf Line: 26
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a8" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_mf71.tdf Line: 204
        Warning (14320): Synthesized away node "iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a9" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_mf71.tdf Line: 225
        Warning (14320): Synthesized away node "iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a10" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_mf71.tdf Line: 246
        Warning (14320): Synthesized away node "iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a11" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_mf71.tdf Line: 267
        Warning (14320): Synthesized away node "iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a12" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_mf71.tdf Line: 288
        Warning (14320): Synthesized away node "iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a13" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_mf71.tdf Line: 309
        Warning (14320): Synthesized away node "iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a14" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_mf71.tdf Line: 330
        Warning (14320): Synthesized away node "iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a15" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_mf71.tdf Line: 351
        Warning (14320): Synthesized away node "iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a16" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_mf71.tdf Line: 372
        Warning (14320): Synthesized away node "iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a17" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_mf71.tdf Line: 393
        Warning (14320): Synthesized away node "iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a18" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_mf71.tdf Line: 414
        Warning (14320): Synthesized away node "iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a19" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_mf71.tdf Line: 435
        Warning (14320): Synthesized away node "iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a20" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_mf71.tdf Line: 456
        Warning (14320): Synthesized away node "iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a21" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_mf71.tdf Line: 477
        Warning (14320): Synthesized away node "iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a22" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_mf71.tdf Line: 498
        Warning (14320): Synthesized away node "iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a23" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_mf71.tdf Line: 519
        Warning (14320): Synthesized away node "iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a0" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_mf71.tdf Line: 36
        Warning (14320): Synthesized away node "iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a1" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_mf71.tdf Line: 57
        Warning (14320): Synthesized away node "iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a2" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_mf71.tdf Line: 78
        Warning (14320): Synthesized away node "iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a3" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_mf71.tdf Line: 99
        Warning (14320): Synthesized away node "iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a4" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_mf71.tdf Line: 120
        Warning (14320): Synthesized away node "iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a5" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_mf71.tdf Line: 141
        Warning (14320): Synthesized away node "iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a6" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_mf71.tdf Line: 162
        Warning (14320): Synthesized away node "iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a7" File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/db/altsyncram_mf71.tdf Line: 183
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/sdram/sdram_core.v Line: 47
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cmos_rst_n" is stuck at GND File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v Line: 13
    Warning (13410): Pin "cmos_pwdn" is stuck at GND File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v Line: 14
    Warning (13410): Pin "lcd_r[0]" is stuck at GND File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v Line: 21
    Warning (13410): Pin "lcd_r[1]" is stuck at GND File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v Line: 21
    Warning (13410): Pin "lcd_r[2]" is stuck at GND File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v Line: 21
    Warning (13410): Pin "lcd_g[0]" is stuck at GND File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v Line: 22
    Warning (13410): Pin "lcd_g[1]" is stuck at GND File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v Line: 22
    Warning (13410): Pin "lcd_b[0]" is stuck at GND File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v Line: 23
    Warning (13410): Pin "lcd_b[1]" is stuck at GND File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v Line: 23
    Warning (13410): Pin "lcd_b[2]" is stuck at GND File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v Line: 23
    Warning (13410): Pin "sdram_cke" is stuck at VCC File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v Line: 27
    Warning (13410): Pin "sdram_cs_n" is stuck at GND File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v Line: 28
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v Line: 32
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/src/top.v Line: 32
Info (286030): Timing-Driven Synthesis is running
Info (17049): 43 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2473 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 55 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 2223 logic cells
    Info (21064): Implemented 161 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings
    Info: Peak virtual memory: 4892 megabytes
    Info: Processing ended: Mon Apr 17 11:36:52 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_connected/output_files/top.map.smsg.


