Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Tue Nov 19 11:42:15 2024
| Host         : sgk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_3_wrapper_timing_summary_routed.rpt -pb design_3_wrapper_timing_summary_routed.pb -rpx design_3_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_3_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       38          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning           Missing input or output delay                                     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (38)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (84)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (38)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: design_3_i/clock_divider_0/inst/clk_div_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: design_3_i/clock_divider_1/inst/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (84)
-------------------------------------------------
 There are 84 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.401        0.000                      0                   18        0.287        0.000                      0                   18        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.401        0.000                      0                   18        0.287        0.000                      0                   18        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 design_3_i/clock_divider_1/inst/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/clock_divider_1/inst/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 2.664ns (58.625%)  route 1.880ns (41.375%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.327ns = ( 12.327 - 10.000 ) 
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.144     2.601    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.518     3.119 r  design_3_i/clock_divider_1/inst/count_reg[3]/Q
                         net (fo=2, routed)           0.807     3.926    design_3_i/clock_divider_1/inst/count_reg[3]
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.124     4.050 r  design_3_i/clock_divider_1/inst/tc_carry_i_3/O
                         net (fo=1, routed)           0.000     4.050    design_3_i/clock_divider_1/inst/tc_carry_i_3_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.600 r  design_3_i/clock_divider_1/inst/tc_carry/CO[3]
                         net (fo=1, routed)           0.000     4.600    design_3_i/clock_divider_1/inst/tc_carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.757 f  design_3_i/clock_divider_1/inst/tc_carry__0/CO[1]
                         net (fo=19, routed)          1.073     5.830    design_3_i/clock_divider_1/inst/load
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.329     6.159 r  design_3_i/clock_divider_1/inst/count[4]_i_4/O
                         net (fo=1, routed)           0.000     6.159    design_3_i/clock_divider_1/inst/count[4]_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.692 r  design_3_i/clock_divider_1/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.692    design_3_i/clock_divider_1/inst/count_reg[4]_i_1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  design_3_i/clock_divider_1/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.809    design_3_i/clock_divider_1/inst/count_reg[8]_i_1_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.926 r  design_3_i/clock_divider_1/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    design_3_i/clock_divider_1/inst/count_reg[12]_i_1_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.145 r  design_3_i/clock_divider_1/inst/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.145    design_3_i/clock_divider_1/inst/count_reg[16]_i_1_n_7
    SLICE_X42Y71         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.941    12.327    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y71         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[16]/C
                         clock pessimism              0.145    12.473    
                         clock uncertainty           -0.035    12.437    
    SLICE_X42Y71         FDCE (Setup_fdce_C_D)        0.109    12.546    design_3_i/clock_divider_1/inst/count_reg[16]
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                  5.401    

Slack (MET) :             5.419ns  (required time - arrival time)
  Source:                 design_3_i/clock_divider_1/inst/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/clock_divider_1/inst/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 2.651ns (58.506%)  route 1.880ns (41.494%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 12.356 - 10.000 ) 
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.144     2.601    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.518     3.119 r  design_3_i/clock_divider_1/inst/count_reg[3]/Q
                         net (fo=2, routed)           0.807     3.926    design_3_i/clock_divider_1/inst/count_reg[3]
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.124     4.050 r  design_3_i/clock_divider_1/inst/tc_carry_i_3/O
                         net (fo=1, routed)           0.000     4.050    design_3_i/clock_divider_1/inst/tc_carry_i_3_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.600 r  design_3_i/clock_divider_1/inst/tc_carry/CO[3]
                         net (fo=1, routed)           0.000     4.600    design_3_i/clock_divider_1/inst/tc_carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.757 f  design_3_i/clock_divider_1/inst/tc_carry__0/CO[1]
                         net (fo=19, routed)          1.073     5.830    design_3_i/clock_divider_1/inst/load
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.329     6.159 r  design_3_i/clock_divider_1/inst/count[4]_i_4/O
                         net (fo=1, routed)           0.000     6.159    design_3_i/clock_divider_1/inst/count[4]_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.692 r  design_3_i/clock_divider_1/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.692    design_3_i/clock_divider_1/inst/count_reg[4]_i_1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  design_3_i/clock_divider_1/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.809    design_3_i/clock_divider_1/inst/count_reg[8]_i_1_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.132 r  design_3_i/clock_divider_1/inst/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.132    design_3_i/clock_divider_1/inst/count_reg[12]_i_1_n_6
    SLICE_X42Y70         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.969    12.356    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y70         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[13]/C
                         clock pessimism              0.122    12.478    
                         clock uncertainty           -0.035    12.443    
    SLICE_X42Y70         FDCE (Setup_fdce_C_D)        0.109    12.552    design_3_i/clock_divider_1/inst/count_reg[13]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                  5.419    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 design_3_i/clock_divider_1/inst/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/clock_divider_1/inst/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 2.534ns (57.406%)  route 1.880ns (42.594%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns = ( 12.246 - 10.000 ) 
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.144     2.601    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.518     3.119 r  design_3_i/clock_divider_1/inst/count_reg[3]/Q
                         net (fo=2, routed)           0.807     3.926    design_3_i/clock_divider_1/inst/count_reg[3]
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.124     4.050 r  design_3_i/clock_divider_1/inst/tc_carry_i_3/O
                         net (fo=1, routed)           0.000     4.050    design_3_i/clock_divider_1/inst/tc_carry_i_3_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.600 r  design_3_i/clock_divider_1/inst/tc_carry/CO[3]
                         net (fo=1, routed)           0.000     4.600    design_3_i/clock_divider_1/inst/tc_carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.757 f  design_3_i/clock_divider_1/inst/tc_carry__0/CO[1]
                         net (fo=19, routed)          1.073     5.830    design_3_i/clock_divider_1/inst/load
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.329     6.159 r  design_3_i/clock_divider_1/inst/count[4]_i_4/O
                         net (fo=1, routed)           0.000     6.159    design_3_i/clock_divider_1/inst/count[4]_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.692 r  design_3_i/clock_divider_1/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.692    design_3_i/clock_divider_1/inst/count_reg[4]_i_1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.015 r  design_3_i/clock_divider_1/inst/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.015    design_3_i/clock_divider_1/inst/count_reg[8]_i_1_n_6
    SLICE_X42Y69         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.859    12.246    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y69         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[9]/C
                         clock pessimism              0.122    12.369    
                         clock uncertainty           -0.035    12.333    
    SLICE_X42Y69         FDCE (Setup_fdce_C_D)        0.109    12.442    design_3_i/clock_divider_1/inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 design_3_i/clock_divider_1/inst/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/clock_divider_1/inst/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 2.643ns (58.433%)  route 1.880ns (41.567%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 12.356 - 10.000 ) 
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.144     2.601    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.518     3.119 r  design_3_i/clock_divider_1/inst/count_reg[3]/Q
                         net (fo=2, routed)           0.807     3.926    design_3_i/clock_divider_1/inst/count_reg[3]
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.124     4.050 r  design_3_i/clock_divider_1/inst/tc_carry_i_3/O
                         net (fo=1, routed)           0.000     4.050    design_3_i/clock_divider_1/inst/tc_carry_i_3_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.600 r  design_3_i/clock_divider_1/inst/tc_carry/CO[3]
                         net (fo=1, routed)           0.000     4.600    design_3_i/clock_divider_1/inst/tc_carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.757 f  design_3_i/clock_divider_1/inst/tc_carry__0/CO[1]
                         net (fo=19, routed)          1.073     5.830    design_3_i/clock_divider_1/inst/load
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.329     6.159 r  design_3_i/clock_divider_1/inst/count[4]_i_4/O
                         net (fo=1, routed)           0.000     6.159    design_3_i/clock_divider_1/inst/count[4]_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.692 r  design_3_i/clock_divider_1/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.692    design_3_i/clock_divider_1/inst/count_reg[4]_i_1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  design_3_i/clock_divider_1/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.809    design_3_i/clock_divider_1/inst/count_reg[8]_i_1_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.124 r  design_3_i/clock_divider_1/inst/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.124    design_3_i/clock_divider_1/inst/count_reg[12]_i_1_n_4
    SLICE_X42Y70         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.969    12.356    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y70         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[15]/C
                         clock pessimism              0.122    12.478    
                         clock uncertainty           -0.035    12.443    
    SLICE_X42Y70         FDCE (Setup_fdce_C_D)        0.109    12.552    design_3_i/clock_divider_1/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.435ns  (required time - arrival time)
  Source:                 design_3_i/clock_divider_1/inst/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/clock_divider_1/inst/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 2.526ns (57.329%)  route 1.880ns (42.671%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns = ( 12.246 - 10.000 ) 
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.144     2.601    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.518     3.119 r  design_3_i/clock_divider_1/inst/count_reg[3]/Q
                         net (fo=2, routed)           0.807     3.926    design_3_i/clock_divider_1/inst/count_reg[3]
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.124     4.050 r  design_3_i/clock_divider_1/inst/tc_carry_i_3/O
                         net (fo=1, routed)           0.000     4.050    design_3_i/clock_divider_1/inst/tc_carry_i_3_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.600 r  design_3_i/clock_divider_1/inst/tc_carry/CO[3]
                         net (fo=1, routed)           0.000     4.600    design_3_i/clock_divider_1/inst/tc_carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.757 f  design_3_i/clock_divider_1/inst/tc_carry__0/CO[1]
                         net (fo=19, routed)          1.073     5.830    design_3_i/clock_divider_1/inst/load
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.329     6.159 r  design_3_i/clock_divider_1/inst/count[4]_i_4/O
                         net (fo=1, routed)           0.000     6.159    design_3_i/clock_divider_1/inst/count[4]_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.692 r  design_3_i/clock_divider_1/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.692    design_3_i/clock_divider_1/inst/count_reg[4]_i_1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.007 r  design_3_i/clock_divider_1/inst/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.007    design_3_i/clock_divider_1/inst/count_reg[8]_i_1_n_4
    SLICE_X42Y69         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.859    12.246    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y69         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[11]/C
                         clock pessimism              0.122    12.369    
                         clock uncertainty           -0.035    12.333    
    SLICE_X42Y69         FDCE (Setup_fdce_C_D)        0.109    12.442    design_3_i/clock_divider_1/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                          -7.007    
  -------------------------------------------------------------------
                         slack                                  5.435    

Slack (MET) :             5.503ns  (required time - arrival time)
  Source:                 design_3_i/clock_divider_1/inst/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/clock_divider_1/inst/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 2.567ns (57.722%)  route 1.880ns (42.278%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 12.356 - 10.000 ) 
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.144     2.601    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.518     3.119 r  design_3_i/clock_divider_1/inst/count_reg[3]/Q
                         net (fo=2, routed)           0.807     3.926    design_3_i/clock_divider_1/inst/count_reg[3]
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.124     4.050 r  design_3_i/clock_divider_1/inst/tc_carry_i_3/O
                         net (fo=1, routed)           0.000     4.050    design_3_i/clock_divider_1/inst/tc_carry_i_3_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.600 r  design_3_i/clock_divider_1/inst/tc_carry/CO[3]
                         net (fo=1, routed)           0.000     4.600    design_3_i/clock_divider_1/inst/tc_carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.757 f  design_3_i/clock_divider_1/inst/tc_carry__0/CO[1]
                         net (fo=19, routed)          1.073     5.830    design_3_i/clock_divider_1/inst/load
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.329     6.159 r  design_3_i/clock_divider_1/inst/count[4]_i_4/O
                         net (fo=1, routed)           0.000     6.159    design_3_i/clock_divider_1/inst/count[4]_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.692 r  design_3_i/clock_divider_1/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.692    design_3_i/clock_divider_1/inst/count_reg[4]_i_1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  design_3_i/clock_divider_1/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.809    design_3_i/clock_divider_1/inst/count_reg[8]_i_1_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.048 r  design_3_i/clock_divider_1/inst/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.048    design_3_i/clock_divider_1/inst/count_reg[12]_i_1_n_5
    SLICE_X42Y70         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.969    12.356    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y70         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[14]/C
                         clock pessimism              0.122    12.478    
                         clock uncertainty           -0.035    12.443    
    SLICE_X42Y70         FDCE (Setup_fdce_C_D)        0.109    12.552    design_3_i/clock_divider_1/inst/count_reg[14]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                  5.503    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 design_3_i/clock_divider_1/inst/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/clock_divider_1/inst/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 2.450ns (56.580%)  route 1.880ns (43.420%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns = ( 12.246 - 10.000 ) 
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.144     2.601    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.518     3.119 r  design_3_i/clock_divider_1/inst/count_reg[3]/Q
                         net (fo=2, routed)           0.807     3.926    design_3_i/clock_divider_1/inst/count_reg[3]
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.124     4.050 r  design_3_i/clock_divider_1/inst/tc_carry_i_3/O
                         net (fo=1, routed)           0.000     4.050    design_3_i/clock_divider_1/inst/tc_carry_i_3_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.600 r  design_3_i/clock_divider_1/inst/tc_carry/CO[3]
                         net (fo=1, routed)           0.000     4.600    design_3_i/clock_divider_1/inst/tc_carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.757 f  design_3_i/clock_divider_1/inst/tc_carry__0/CO[1]
                         net (fo=19, routed)          1.073     5.830    design_3_i/clock_divider_1/inst/load
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.329     6.159 r  design_3_i/clock_divider_1/inst/count[4]_i_4/O
                         net (fo=1, routed)           0.000     6.159    design_3_i/clock_divider_1/inst/count[4]_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.692 r  design_3_i/clock_divider_1/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.692    design_3_i/clock_divider_1/inst/count_reg[4]_i_1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.931 r  design_3_i/clock_divider_1/inst/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.931    design_3_i/clock_divider_1/inst/count_reg[8]_i_1_n_5
    SLICE_X42Y69         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.859    12.246    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y69         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[10]/C
                         clock pessimism              0.122    12.369    
                         clock uncertainty           -0.035    12.333    
    SLICE_X42Y69         FDCE (Setup_fdce_C_D)        0.109    12.442    design_3_i/clock_divider_1/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                          -6.931    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 design_3_i/clock_divider_1/inst/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/clock_divider_1/inst/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 2.547ns (57.531%)  route 1.880ns (42.469%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 12.356 - 10.000 ) 
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.144     2.601    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.518     3.119 r  design_3_i/clock_divider_1/inst/count_reg[3]/Q
                         net (fo=2, routed)           0.807     3.926    design_3_i/clock_divider_1/inst/count_reg[3]
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.124     4.050 r  design_3_i/clock_divider_1/inst/tc_carry_i_3/O
                         net (fo=1, routed)           0.000     4.050    design_3_i/clock_divider_1/inst/tc_carry_i_3_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.600 r  design_3_i/clock_divider_1/inst/tc_carry/CO[3]
                         net (fo=1, routed)           0.000     4.600    design_3_i/clock_divider_1/inst/tc_carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.757 f  design_3_i/clock_divider_1/inst/tc_carry__0/CO[1]
                         net (fo=19, routed)          1.073     5.830    design_3_i/clock_divider_1/inst/load
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.329     6.159 r  design_3_i/clock_divider_1/inst/count[4]_i_4/O
                         net (fo=1, routed)           0.000     6.159    design_3_i/clock_divider_1/inst/count[4]_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.692 r  design_3_i/clock_divider_1/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.692    design_3_i/clock_divider_1/inst/count_reg[4]_i_1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  design_3_i/clock_divider_1/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.809    design_3_i/clock_divider_1/inst/count_reg[8]_i_1_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.028 r  design_3_i/clock_divider_1/inst/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.028    design_3_i/clock_divider_1/inst/count_reg[12]_i_1_n_7
    SLICE_X42Y70         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.969    12.356    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y70         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[12]/C
                         clock pessimism              0.122    12.478    
                         clock uncertainty           -0.035    12.443    
    SLICE_X42Y70         FDCE (Setup_fdce_C_D)        0.109    12.552    design_3_i/clock_divider_1/inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -7.028    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 design_3_i/clock_divider_1/inst/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/clock_divider_1/inst/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 2.430ns (56.378%)  route 1.880ns (43.622%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns = ( 12.246 - 10.000 ) 
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.144     2.601    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.518     3.119 r  design_3_i/clock_divider_1/inst/count_reg[3]/Q
                         net (fo=2, routed)           0.807     3.926    design_3_i/clock_divider_1/inst/count_reg[3]
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.124     4.050 r  design_3_i/clock_divider_1/inst/tc_carry_i_3/O
                         net (fo=1, routed)           0.000     4.050    design_3_i/clock_divider_1/inst/tc_carry_i_3_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.600 r  design_3_i/clock_divider_1/inst/tc_carry/CO[3]
                         net (fo=1, routed)           0.000     4.600    design_3_i/clock_divider_1/inst/tc_carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.757 f  design_3_i/clock_divider_1/inst/tc_carry__0/CO[1]
                         net (fo=19, routed)          1.073     5.830    design_3_i/clock_divider_1/inst/load
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.329     6.159 r  design_3_i/clock_divider_1/inst/count[4]_i_4/O
                         net (fo=1, routed)           0.000     6.159    design_3_i/clock_divider_1/inst/count[4]_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.692 r  design_3_i/clock_divider_1/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.692    design_3_i/clock_divider_1/inst/count_reg[4]_i_1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.911 r  design_3_i/clock_divider_1/inst/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.911    design_3_i/clock_divider_1/inst/count_reg[8]_i_1_n_7
    SLICE_X42Y69         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.859    12.246    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y69         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[8]/C
                         clock pessimism              0.122    12.369    
                         clock uncertainty           -0.035    12.333    
    SLICE_X42Y69         FDCE (Setup_fdce_C_D)        0.109    12.442    design_3_i/clock_divider_1/inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                          -6.911    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 design_3_i/clock_divider_1/inst/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/clock_divider_1/inst/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 2.534ns (59.287%)  route 1.740ns (40.713%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 12.364 - 10.000 ) 
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.144     2.601    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.518     3.119 r  design_3_i/clock_divider_1/inst/count_reg[3]/Q
                         net (fo=2, routed)           0.807     3.926    design_3_i/clock_divider_1/inst/count_reg[3]
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.124     4.050 r  design_3_i/clock_divider_1/inst/tc_carry_i_3/O
                         net (fo=1, routed)           0.000     4.050    design_3_i/clock_divider_1/inst/tc_carry_i_3_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.600 r  design_3_i/clock_divider_1/inst/tc_carry/CO[3]
                         net (fo=1, routed)           0.000     4.600    design_3_i/clock_divider_1/inst/tc_carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.757 f  design_3_i/clock_divider_1/inst/tc_carry__0/CO[1]
                         net (fo=19, routed)          0.933     5.690    design_3_i/clock_divider_1/inst/load
    SLICE_X42Y67         LUT2 (Prop_lut2_I1_O)        0.329     6.019 r  design_3_i/clock_divider_1/inst/count[0]_i_5/O
                         net (fo=1, routed)           0.000     6.019    design_3_i/clock_divider_1/inst/count[0]_i_5_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.552 r  design_3_i/clock_divider_1/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.552    design_3_i/clock_divider_1/inst/count_reg[0]_i_1_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.875 r  design_3_i/clock_divider_1/inst/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.875    design_3_i/clock_divider_1/inst/count_reg[4]_i_1_n_6
    SLICE_X42Y68         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.977    12.364    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y68         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[5]/C
                         clock pessimism              0.122    12.487    
                         clock uncertainty           -0.035    12.451    
    SLICE_X42Y68         FDCE (Setup_fdce_C_D)        0.109    12.560    design_3_i/clock_divider_1/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.560    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                  5.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_3_i/clock_divider_1/inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/clock_divider_1/inst/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.488     0.714    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y68         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.164     0.878 r  design_3_i/clock_divider_1/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.148     1.026    design_3_i/clock_divider_1/inst/count_reg[7]
    SLICE_X42Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.071 r  design_3_i/clock_divider_1/inst/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.071    design_3_i/clock_divider_1/inst/count[4]_i_2_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.135 r  design_3_i/clock_divider_1/inst/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.135    design_3_i/clock_divider_1/inst/count_reg[4]_i_1_n_4
    SLICE_X42Y68         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.566     0.979    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y68         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[7]/C
                         clock pessimism             -0.266     0.714    
    SLICE_X42Y68         FDCE (Hold_fdce_C_D)         0.134     0.848    design_3_i/clock_divider_1/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_3_i/clock_divider_1/inst/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/clock_divider_1/inst/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.700ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.475     0.700    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y70         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDCE (Prop_fdce_C_Q)         0.164     0.864 r  design_3_i/clock_divider_1/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.149     1.013    design_3_i/clock_divider_1/inst/count_reg[15]
    SLICE_X42Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.058 r  design_3_i/clock_divider_1/inst/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.058    design_3_i/clock_divider_1/inst/count[12]_i_2_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.122 r  design_3_i/clock_divider_1/inst/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.122    design_3_i/clock_divider_1/inst/count_reg[12]_i_1_n_4
    SLICE_X42Y70         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.552     0.965    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y70         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[15]/C
                         clock pessimism             -0.265     0.700    
    SLICE_X42Y70         FDCE (Hold_fdce_C_D)         0.134     0.834    design_3_i/clock_divider_1/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_3_i/clock_divider_1/inst/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/clock_divider_1/inst/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.434     0.660    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y69         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.164     0.824 r  design_3_i/clock_divider_1/inst/count_reg[11]/Q
                         net (fo=2, routed)           0.149     0.973    design_3_i/clock_divider_1/inst/count_reg[11]
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.045     1.018 r  design_3_i/clock_divider_1/inst/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.018    design_3_i/clock_divider_1/inst/count[8]_i_2_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.082 r  design_3_i/clock_divider_1/inst/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.082    design_3_i/clock_divider_1/inst/count_reg[8]_i_1_n_4
    SLICE_X42Y69         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.502     0.915    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y69         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[11]/C
                         clock pessimism             -0.256     0.660    
    SLICE_X42Y69         FDCE (Hold_fdce_C_D)         0.134     0.794    design_3_i/clock_divider_1/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_3_i/clock_divider_1/inst/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/clock_divider_1/inst/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.507     0.732    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.164     0.896 r  design_3_i/clock_divider_1/inst/count_reg[3]/Q
                         net (fo=2, routed)           0.149     1.045    design_3_i/clock_divider_1/inst/count_reg[3]
    SLICE_X42Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.090 r  design_3_i/clock_divider_1/inst/count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.090    design_3_i/clock_divider_1/inst/count[0]_i_3_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.154 r  design_3_i/clock_divider_1/inst/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.154    design_3_i/clock_divider_1/inst/count_reg[0]_i_1_n_4
    SLICE_X42Y67         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.585     0.998    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[3]/C
                         clock pessimism             -0.266     0.732    
    SLICE_X42Y67         FDCE (Hold_fdce_C_D)         0.134     0.866    design_3_i/clock_divider_1/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_3_i/clock_divider_1/inst/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/clock_divider_1/inst/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.371ns (71.313%)  route 0.149ns (28.687%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.434     0.660    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y69         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.164     0.824 r  design_3_i/clock_divider_1/inst/count_reg[11]/Q
                         net (fo=2, routed)           0.149     0.973    design_3_i/clock_divider_1/inst/count_reg[11]
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.045     1.018 r  design_3_i/clock_divider_1/inst/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.018    design_3_i/clock_divider_1/inst/count[8]_i_2_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.127 r  design_3_i/clock_divider_1/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.127    design_3_i/clock_divider_1/inst/count_reg[8]_i_1_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.180 r  design_3_i/clock_divider_1/inst/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.180    design_3_i/clock_divider_1/inst/count_reg[12]_i_1_n_7
    SLICE_X42Y70         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.552     0.965    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y70         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[12]/C
                         clock pessimism             -0.219     0.746    
    SLICE_X42Y70         FDCE (Hold_fdce_C_D)         0.134     0.880    design_3_i/clock_divider_1/inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_3_i/clock_divider_1/inst/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/clock_divider_1/inst/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.384ns (72.013%)  route 0.149ns (27.987%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.434     0.660    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y69         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.164     0.824 r  design_3_i/clock_divider_1/inst/count_reg[11]/Q
                         net (fo=2, routed)           0.149     0.973    design_3_i/clock_divider_1/inst/count_reg[11]
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.045     1.018 r  design_3_i/clock_divider_1/inst/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.018    design_3_i/clock_divider_1/inst/count[8]_i_2_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.127 r  design_3_i/clock_divider_1/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.127    design_3_i/clock_divider_1/inst/count_reg[8]_i_1_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.193 r  design_3_i/clock_divider_1/inst/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.193    design_3_i/clock_divider_1/inst/count_reg[12]_i_1_n_5
    SLICE_X42Y70         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.552     0.965    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y70         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[14]/C
                         clock pessimism             -0.219     0.746    
    SLICE_X42Y70         FDCE (Hold_fdce_C_D)         0.134     0.880    design_3_i/clock_divider_1/inst/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 design_3_i/clock_divider_1/inst/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/clock_divider_1/inst/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.488     0.714    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y68         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.164     0.878 r  design_3_i/clock_divider_1/inst/count_reg[4]/Q
                         net (fo=2, routed)           0.174     1.052    design_3_i/clock_divider_1/inst/count_reg[4]
    SLICE_X42Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.097 r  design_3_i/clock_divider_1/inst/count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.097    design_3_i/clock_divider_1/inst/count[4]_i_5_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.167 r  design_3_i/clock_divider_1/inst/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.167    design_3_i/clock_divider_1/inst/count_reg[4]_i_1_n_7
    SLICE_X42Y68         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.566     0.979    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y68         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[4]/C
                         clock pessimism             -0.266     0.714    
    SLICE_X42Y68         FDCE (Hold_fdce_C_D)         0.134     0.848    design_3_i/clock_divider_1/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 design_3_i/clock_divider_1/inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/clock_divider_1/inst/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.507     0.732    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.164     0.896 f  design_3_i/clock_divider_1/inst/count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.071    design_3_i/clock_divider_1/inst/count_reg[0]
    SLICE_X42Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.116 r  design_3_i/clock_divider_1/inst/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.116    design_3_i/clock_divider_1/inst/count[0]_i_6_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.186 r  design_3_i/clock_divider_1/inst/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.186    design_3_i/clock_divider_1/inst/count_reg[0]_i_1_n_7
    SLICE_X42Y67         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.585     0.998    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[0]/C
                         clock pessimism             -0.266     0.732    
    SLICE_X42Y67         FDCE (Hold_fdce_C_D)         0.134     0.866    design_3_i/clock_divider_1/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 design_3_i/clock_divider_1/inst/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/clock_divider_1/inst/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.434     0.660    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y69         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.164     0.824 r  design_3_i/clock_divider_1/inst/count_reg[8]/Q
                         net (fo=2, routed)           0.175     0.999    design_3_i/clock_divider_1/inst/count_reg[8]
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.045     1.044 r  design_3_i/clock_divider_1/inst/count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.044    design_3_i/clock_divider_1/inst/count[8]_i_5_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.114 r  design_3_i/clock_divider_1/inst/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.114    design_3_i/clock_divider_1/inst/count_reg[8]_i_1_n_7
    SLICE_X42Y69         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.502     0.915    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y69         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[8]/C
                         clock pessimism             -0.256     0.660    
    SLICE_X42Y69         FDCE (Hold_fdce_C_D)         0.134     0.794    design_3_i/clock_divider_1/inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 design_3_i/clock_divider_1/inst/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_3_i/clock_divider_1/inst/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.471     0.696    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y71         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.164     0.860 r  design_3_i/clock_divider_1/inst/count_reg[16]/Q
                         net (fo=2, routed)           0.175     1.035    design_3_i/clock_divider_1/inst/count_reg[16]
    SLICE_X42Y71         LUT2 (Prop_lut2_I0_O)        0.045     1.080 r  design_3_i/clock_divider_1/inst/count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.080    design_3_i/clock_divider_1/inst/count[16]_i_2_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.150 r  design_3_i/clock_divider_1/inst/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.150    design_3_i/clock_divider_1/inst/count_reg[16]_i_1_n_7
    SLICE_X42Y71         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.546     0.958    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y71         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[16]/C
                         clock pessimism             -0.263     0.696    
    SLICE_X42Y71         FDCE (Hold_fdce_C_D)         0.134     0.830    design_3_i/clock_divider_1/inst/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y67  design_3_i/clock_divider_1/inst/clk_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y67  design_3_i/clock_divider_1/inst/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y69  design_3_i/clock_divider_1/inst/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y69  design_3_i/clock_divider_1/inst/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y70  design_3_i/clock_divider_1/inst/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y70  design_3_i/clock_divider_1/inst/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y70  design_3_i/clock_divider_1/inst/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y70  design_3_i/clock_divider_1/inst/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y71  design_3_i/clock_divider_1/inst/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y67  design_3_i/clock_divider_1/inst/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y67  design_3_i/clock_divider_1/inst/clk_div_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y67  design_3_i/clock_divider_1/inst/clk_div_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y67  design_3_i/clock_divider_1/inst/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y67  design_3_i/clock_divider_1/inst/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y69  design_3_i/clock_divider_1/inst/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y69  design_3_i/clock_divider_1/inst/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y69  design_3_i/clock_divider_1/inst/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y69  design_3_i/clock_divider_1/inst/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y70  design_3_i/clock_divider_1/inst/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y70  design_3_i/clock_divider_1/inst/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y67  design_3_i/clock_divider_1/inst/clk_div_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y67  design_3_i/clock_divider_1/inst/clk_div_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y67  design_3_i/clock_divider_1/inst/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y67  design_3_i/clock_divider_1/inst/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y69  design_3_i/clock_divider_1/inst/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y69  design_3_i/clock_divider_1/inst/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y69  design_3_i/clock_divider_1/inst/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y69  design_3_i/clock_divider_1/inst/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y70  design_3_i/clock_divider_1/inst/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y70  design_3_i/clock_divider_1/inst/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            95 Endpoints
Min Delay            95 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_3_i/decimal_counter_0/inst/BCD3/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.618ns  (logic 4.450ns (51.636%)  route 4.168ns (48.364%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE                         0.000     0.000 r  design_3_i/decimal_counter_0/inst/BCD3/q_reg[1]/C
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_3_i/decimal_counter_0/inst/BCD3/q_reg[1]/Q
                         net (fo=4, routed)           0.937     1.393    design_3_i/mux_0/inst/I3[1]
    SLICE_X39Y67         LUT6 (Prop_lut6_I2_O)        0.124     1.517 r  design_3_i/mux_0/inst/Y[1]_INST_0/O
                         net (fo=7, routed)           0.964     2.481    design_3_i/display_decoder_0/inst/B[1]
    SLICE_X43Y67         LUT4 (Prop_lut4_I1_O)        0.154     2.635 r  design_3_i/display_decoder_0/inst/CD__0/O
                         net (fo=1, routed)           2.267     4.902    CD_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.716     8.618 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     8.618    CD
    J15                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_3_i/decimal_counter_0/inst/BCD1/q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.376ns  (logic 4.435ns (52.945%)  route 3.941ns (47.055%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE                         0.000     0.000 r  design_3_i/decimal_counter_0/inst/BCD1/q_reg[3]/C
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  design_3_i/decimal_counter_0/inst/BCD1/q_reg[3]/Q
                         net (fo=5, routed)           0.836     1.255    design_3_i/mux_0/inst/I1[3]
    SLICE_X39Y67         LUT6 (Prop_lut6_I0_O)        0.296     1.551 f  design_3_i/mux_0/inst/Y[3]_INST_0/O
                         net (fo=7, routed)           0.813     2.363    design_3_i/display_decoder_0/inst/B[3]
    SLICE_X41Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.487 r  design_3_i/display_decoder_0/inst/CE__0/O
                         net (fo=1, routed)           2.293     4.780    CE_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.596     8.376 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     8.376    CE
    M17                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_3_i/decimal_counter_0/inst/BCD3/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.255ns  (logic 4.225ns (51.182%)  route 4.030ns (48.818%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE                         0.000     0.000 r  design_3_i/decimal_counter_0/inst/BCD3/q_reg[1]/C
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_3_i/decimal_counter_0/inst/BCD3/q_reg[1]/Q
                         net (fo=4, routed)           0.937     1.393    design_3_i/mux_0/inst/I3[1]
    SLICE_X39Y67         LUT6 (Prop_lut6_I2_O)        0.124     1.517 r  design_3_i/mux_0/inst/Y[1]_INST_0/O
                         net (fo=7, routed)           0.966     2.483    design_3_i/display_decoder_0/inst/B[1]
    SLICE_X43Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.607 r  design_3_i/display_decoder_0/inst/CF__0/O
                         net (fo=1, routed)           2.127     4.734    CF_OBUF
    J16                  OBUF (Prop_obuf_I_O)         3.521     8.255 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     8.255    CF
    J16                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_3_i/decimal_counter_0/inst/BCD3/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.250ns  (logic 4.456ns (54.006%)  route 3.795ns (45.994%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE                         0.000     0.000 r  design_3_i/decimal_counter_0/inst/BCD3/q_reg[1]/C
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_3_i/decimal_counter_0/inst/BCD3/q_reg[1]/Q
                         net (fo=4, routed)           0.937     1.393    design_3_i/mux_0/inst/I3[1]
    SLICE_X39Y67         LUT6 (Prop_lut6_I2_O)        0.124     1.517 r  design_3_i/mux_0/inst/Y[1]_INST_0/O
                         net (fo=7, routed)           0.995     2.513    design_3_i/display_decoder_0/inst/B[1]
    SLICE_X43Y67         LUT4 (Prop_lut4_I3_O)        0.152     2.665 r  design_3_i/display_decoder_0/inst/CB__0/O
                         net (fo=1, routed)           1.862     4.527    CB_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.724     8.250 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     8.250    CB
    H15                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_3_i/decimal_counter_0/inst/BCD3/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.241ns  (logic 4.468ns (54.220%)  route 3.773ns (45.780%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE                         0.000     0.000 r  design_3_i/decimal_counter_0/inst/BCD3/q_reg[1]/C
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_3_i/decimal_counter_0/inst/BCD3/q_reg[1]/Q
                         net (fo=4, routed)           0.937     1.393    design_3_i/mux_0/inst/I3[1]
    SLICE_X39Y67         LUT6 (Prop_lut6_I2_O)        0.124     1.517 r  design_3_i/mux_0/inst/Y[1]_INST_0/O
                         net (fo=7, routed)           0.966     2.483    design_3_i/display_decoder_0/inst/B[1]
    SLICE_X43Y67         LUT4 (Prop_lut4_I2_O)        0.150     2.633 r  design_3_i/display_decoder_0/inst/CG__0/O
                         net (fo=1, routed)           1.869     4.503    CG_OBUF
    H18                  OBUF (Prop_obuf_I_O)         3.738     8.241 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     8.241    CG
    H18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_3_i/decimal_counter_0/inst/BCD3/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.069ns  (logic 4.265ns (52.858%)  route 3.804ns (47.142%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE                         0.000     0.000 r  design_3_i/decimal_counter_0/inst/BCD3/q_reg[1]/C
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_3_i/decimal_counter_0/inst/BCD3/q_reg[1]/Q
                         net (fo=4, routed)           0.937     1.393    design_3_i/mux_0/inst/I3[1]
    SLICE_X39Y67         LUT6 (Prop_lut6_I2_O)        0.124     1.517 r  design_3_i/mux_0/inst/Y[1]_INST_0/O
                         net (fo=7, routed)           0.995     2.513    design_3_i/display_decoder_0/inst/B[1]
    SLICE_X43Y67         LUT4 (Prop_lut4_I3_O)        0.124     2.637 r  design_3_i/display_decoder_0/inst/CA__0/O
                         net (fo=1, routed)           1.871     4.508    CA_OBUF
    K14                  OBUF (Prop_obuf_I_O)         3.561     8.069 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     8.069    CA
    K14                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_3_i/decimal_counter_0/inst/BCD3/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.852ns  (logic 4.238ns (53.971%)  route 3.614ns (46.029%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE                         0.000     0.000 r  design_3_i/decimal_counter_0/inst/BCD3/q_reg[1]/C
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_3_i/decimal_counter_0/inst/BCD3/q_reg[1]/Q
                         net (fo=4, routed)           0.937     1.393    design_3_i/mux_0/inst/I3[1]
    SLICE_X39Y67         LUT6 (Prop_lut6_I2_O)        0.124     1.517 r  design_3_i/mux_0/inst/Y[1]_INST_0/O
                         net (fo=7, routed)           0.964     2.481    design_3_i/display_decoder_0/inst/B[1]
    SLICE_X43Y67         LUT4 (Prop_lut4_I1_O)        0.124     2.605 r  design_3_i/display_decoder_0/inst/CC__0/O
                         net (fo=1, routed)           1.713     4.318    CC_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.534     7.852 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     7.852    CC
    J18                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_3_i/counter_0/inst/Y_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.521ns  (logic 4.568ns (60.735%)  route 2.953ns (39.265%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE                         0.000     0.000 r  design_3_i/counter_0/inst/Y_reg[1]/C
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_3_i/counter_0/inst/Y_reg[1]/Q
                         net (fo=5, routed)           0.871     1.349    design_3_i/decoder_0/I[1]
    SLICE_X38Y73         LUT2 (Prop_lut2_I1_O)        0.323     1.672 r  design_3_i/decoder_0/Y[0]_INST_0/O
                         net (fo=1, routed)           2.082     3.754    seg_an_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         3.767     7.521 r  seg_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.521    seg_an[0]
    K19                                                               r  seg_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_3_i/counter_0/inst/Y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.153ns  (logic 4.424ns (61.846%)  route 2.729ns (38.154%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE                         0.000     0.000 r  design_3_i/counter_0/inst/Y_reg[0]/C
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  design_3_i/counter_0/inst/Y_reg[0]/Q
                         net (fo=6, routed)           0.818     1.336    design_3_i/decoder_0/I[0]
    SLICE_X38Y73         LUT2 (Prop_lut2_I0_O)        0.153     1.489 r  design_3_i/decoder_0/Y[3]_INST_0/O
                         net (fo=1, routed)           1.911     3.400    seg_an_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         3.753     7.153 r  seg_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.153    seg_an[3]
    L16                                                               r  seg_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_3_i/counter_0/inst/Y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.132ns  (logic 4.231ns (59.328%)  route 2.901ns (40.672%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE                         0.000     0.000 r  design_3_i/counter_0/inst/Y_reg[0]/C
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_3_i/counter_0/inst/Y_reg[0]/Q
                         net (fo=6, routed)           0.818     1.336    design_3_i/decoder_0/I[0]
    SLICE_X38Y73         LUT2 (Prop_lut2_I0_O)        0.124     1.460 r  design_3_i/decoder_0/Y[2]_INST_0/O
                         net (fo=1, routed)           2.082     3.543    seg_an_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         3.589     7.132 r  seg_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.132    seg_an[2]
    M18                                                               r  seg_an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_3_i/decimal_counter_0/inst/BCD1/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_3_i/decimal_counter_0/inst/BCD1/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE                         0.000     0.000 r  design_3_i/decimal_counter_0/inst/BCD1/q_reg[0]/C
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_3_i/decimal_counter_0/inst/BCD1/q_reg[0]/Q
                         net (fo=7, routed)           0.179     0.320    design_3_i/decimal_counter_0/inst/BCD1/Q[0]
    SLICE_X41Y67         LUT3 (Prop_lut3_I2_O)        0.042     0.362 r  design_3_i/decimal_counter_0/inst/BCD1/q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.362    design_3_i/decimal_counter_0/inst/BCD1/q[2]_i_1__0_n_0
    SLICE_X41Y67         FDCE                                         r  design_3_i/decimal_counter_0/inst/BCD1/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_3_i/decimal_counter_0/inst/BCD3/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_3_i/decimal_counter_0/inst/BCD3/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE                         0.000     0.000 r  design_3_i/decimal_counter_0/inst/BCD3/q_reg[0]/C
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_3_i/decimal_counter_0/inst/BCD3/q_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    design_3_i/decimal_counter_0/inst/BCD3/Q[0]
    SLICE_X39Y68         LUT3 (Prop_lut3_I2_O)        0.042     0.362 r  design_3_i/decimal_counter_0/inst/BCD3/q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.362    design_3_i/decimal_counter_0/inst/BCD3/q[2]_i_1_n_0
    SLICE_X39Y68         FDCE                                         r  design_3_i/decimal_counter_0/inst/BCD3/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_3_i/decimal_counter_0/inst/BCD1/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_3_i/decimal_counter_0/inst/BCD1/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE                         0.000     0.000 r  design_3_i/decimal_counter_0/inst/BCD1/q_reg[0]/C
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_3_i/decimal_counter_0/inst/BCD1/q_reg[0]/Q
                         net (fo=7, routed)           0.179     0.320    design_3_i/decimal_counter_0/inst/BCD1/Q[0]
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  design_3_i/decimal_counter_0/inst/BCD1/q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.365    design_3_i/decimal_counter_0/inst/BCD1/q[0]_i_1__0_n_0
    SLICE_X41Y67         FDCE                                         r  design_3_i/decimal_counter_0/inst/BCD1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_3_i/decimal_counter_0/inst/BCD1/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_3_i/decimal_counter_0/inst/BCD1/q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE                         0.000     0.000 r  design_3_i/decimal_counter_0/inst/BCD1/q_reg[0]/C
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_3_i/decimal_counter_0/inst/BCD1/q_reg[0]/Q
                         net (fo=7, routed)           0.181     0.322    design_3_i/decimal_counter_0/inst/BCD1/Q[0]
    SLICE_X41Y67         LUT4 (Prop_lut4_I2_O)        0.043     0.365 r  design_3_i/decimal_counter_0/inst/BCD1/q[3]_i_2/O
                         net (fo=1, routed)           0.000     0.365    design_3_i/decimal_counter_0/inst/BCD1/q[3]_i_2_n_0
    SLICE_X41Y67         FDCE                                         r  design_3_i/decimal_counter_0/inst/BCD1/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_3_i/decimal_counter_0/inst/BCD3/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_3_i/decimal_counter_0/inst/BCD3/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE                         0.000     0.000 r  design_3_i/decimal_counter_0/inst/BCD3/q_reg[0]/C
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_3_i/decimal_counter_0/inst/BCD3/q_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    design_3_i/decimal_counter_0/inst/BCD3/Q[0]
    SLICE_X39Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  design_3_i/decimal_counter_0/inst/BCD3/q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.365    design_3_i/decimal_counter_0/inst/BCD3/q[0]_i_1__2_n_0
    SLICE_X39Y68         FDCE                                         r  design_3_i/decimal_counter_0/inst/BCD3/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_3_i/decimal_counter_0/inst/BCD3/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_3_i/decimal_counter_0/inst/BCD3/q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE                         0.000     0.000 r  design_3_i/decimal_counter_0/inst/BCD3/q_reg[0]/C
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_3_i/decimal_counter_0/inst/BCD3/q_reg[0]/Q
                         net (fo=5, routed)           0.181     0.322    design_3_i/decimal_counter_0/inst/BCD3/Q[0]
    SLICE_X39Y68         LUT4 (Prop_lut4_I2_O)        0.043     0.365 r  design_3_i/decimal_counter_0/inst/BCD3/q[3]_i_2/O
                         net (fo=1, routed)           0.000     0.365    design_3_i/decimal_counter_0/inst/BCD3/q[3]_i_2_n_0
    SLICE_X39Y68         FDCE                                         r  design_3_i/decimal_counter_0/inst/BCD3/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_3_i/decimal_counter_0/inst/BCD1/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_3_i/decimal_counter_0/inst/BCD1/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE                         0.000     0.000 r  design_3_i/decimal_counter_0/inst/BCD1/q_reg[0]/C
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_3_i/decimal_counter_0/inst/BCD1/q_reg[0]/Q
                         net (fo=7, routed)           0.181     0.322    design_3_i/decimal_counter_0/inst/BCD1/Q[0]
    SLICE_X41Y67         LUT4 (Prop_lut4_I2_O)        0.045     0.367 r  design_3_i/decimal_counter_0/inst/BCD1/q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.367    design_3_i/decimal_counter_0/inst/BCD1/q[1]_i_1_n_0
    SLICE_X41Y67         FDCE                                         r  design_3_i/decimal_counter_0/inst/BCD1/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_3_i/decimal_counter_0/inst/BCD3/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_3_i/decimal_counter_0/inst/BCD3/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE                         0.000     0.000 r  design_3_i/decimal_counter_0/inst/BCD3/q_reg[0]/C
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_3_i/decimal_counter_0/inst/BCD3/q_reg[0]/Q
                         net (fo=5, routed)           0.181     0.322    design_3_i/decimal_counter_0/inst/BCD3/Q[0]
    SLICE_X39Y68         LUT4 (Prop_lut4_I2_O)        0.045     0.367 r  design_3_i/decimal_counter_0/inst/BCD3/q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.367    design_3_i/decimal_counter_0/inst/BCD3/q[1]_i_1_n_0
    SLICE_X39Y68         FDCE                                         r  design_3_i/decimal_counter_0/inst/BCD3/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_3_i/counter_0/inst/Y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_3_i/counter_0/inst/Y_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE                         0.000     0.000 r  design_3_i/counter_0/inst/Y_reg[0]/C
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_3_i/counter_0/inst/Y_reg[0]/Q
                         net (fo=6, routed)           0.186     0.350    design_3_i/counter_0/inst/Y[0]
    SLICE_X38Y73         LUT2 (Prop_lut2_I0_O)        0.043     0.393 r  design_3_i/counter_0/inst/Y[1]_i_1/O
                         net (fo=1, routed)           0.000     0.393    design_3_i/counter_0/inst/p_0_in[1]
    SLICE_X38Y73         FDRE                                         r  design_3_i/counter_0/inst/Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_3_i/decimal_counter_0/inst/BCD0/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_3_i/decimal_counter_0/inst/BCD0/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDCE                         0.000     0.000 r  design_3_i/decimal_counter_0/inst/BCD0/q_reg[0]/C
    SLICE_X38Y67         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_3_i/decimal_counter_0/inst/BCD0/q_reg[0]/Q
                         net (fo=7, routed)           0.186     0.350    design_3_i/decimal_counter_0/inst/BCD0/Q[0]
    SLICE_X38Y67         LUT3 (Prop_lut3_I2_O)        0.043     0.393 r  design_3_i/decimal_counter_0/inst/BCD0/q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.393    design_3_i/decimal_counter_0/inst/BCD0/q[2]_i_1_n_0
    SLICE_X38Y67         FDCE                                         r  design_3_i/decimal_counter_0/inst/BCD0/q_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_3_i/clock_divider_1/inst/count_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.328ns  (logic 1.583ns (36.573%)  route 2.745ns (63.427%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=52, routed)          2.745     4.328    design_3_i/clock_divider_1/inst/rst
    SLICE_X42Y71         FDCE                                         f  design_3_i/clock_divider_1/inst/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.941     2.327    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y71         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_3_i/clock_divider_1/inst/count_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.189ns  (logic 1.583ns (37.781%)  route 2.607ns (62.219%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=52, routed)          2.607     4.189    design_3_i/clock_divider_1/inst/rst
    SLICE_X42Y70         FDCE                                         f  design_3_i/clock_divider_1/inst/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.969     2.356    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y70         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_3_i/clock_divider_1/inst/count_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.189ns  (logic 1.583ns (37.781%)  route 2.607ns (62.219%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=52, routed)          2.607     4.189    design_3_i/clock_divider_1/inst/rst
    SLICE_X42Y70         FDCE                                         f  design_3_i/clock_divider_1/inst/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.969     2.356    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y70         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_3_i/clock_divider_1/inst/count_reg[14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.189ns  (logic 1.583ns (37.781%)  route 2.607ns (62.219%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=52, routed)          2.607     4.189    design_3_i/clock_divider_1/inst/rst
    SLICE_X42Y70         FDCE                                         f  design_3_i/clock_divider_1/inst/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.969     2.356    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y70         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_3_i/clock_divider_1/inst/count_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.189ns  (logic 1.583ns (37.781%)  route 2.607ns (62.219%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=52, routed)          2.607     4.189    design_3_i/clock_divider_1/inst/rst
    SLICE_X42Y70         FDCE                                         f  design_3_i/clock_divider_1/inst/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.969     2.356    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y70         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_3_i/clock_divider_1/inst/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.041ns  (logic 1.583ns (39.168%)  route 2.458ns (60.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=52, routed)          2.458     4.041    design_3_i/clock_divider_1/inst/rst
    SLICE_X42Y69         FDCE                                         f  design_3_i/clock_divider_1/inst/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.859     2.246    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y69         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_3_i/clock_divider_1/inst/count_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.041ns  (logic 1.583ns (39.168%)  route 2.458ns (60.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=52, routed)          2.458     4.041    design_3_i/clock_divider_1/inst/rst
    SLICE_X42Y69         FDCE                                         f  design_3_i/clock_divider_1/inst/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.859     2.246    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y69         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_3_i/clock_divider_1/inst/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.041ns  (logic 1.583ns (39.168%)  route 2.458ns (60.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=52, routed)          2.458     4.041    design_3_i/clock_divider_1/inst/rst
    SLICE_X42Y69         FDCE                                         f  design_3_i/clock_divider_1/inst/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.859     2.246    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y69         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_3_i/clock_divider_1/inst/count_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.041ns  (logic 1.583ns (39.168%)  route 2.458ns (60.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=52, routed)          2.458     4.041    design_3_i/clock_divider_1/inst/rst
    SLICE_X42Y69         FDCE                                         f  design_3_i/clock_divider_1/inst/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.859     2.246    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y69         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_3_i/clock_divider_1/inst/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.893ns  (logic 1.583ns (40.660%)  route 2.310ns (59.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=52, routed)          2.310     3.893    design_3_i/clock_divider_1/inst/rst
    SLICE_X42Y68         FDCE                                         f  design_3_i/clock_divider_1/inst/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.977     2.364    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y68         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_3_i/clock_divider_1/inst/clk_div_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.207ns  (logic 0.350ns (28.958%)  route 0.858ns (71.042%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=52, routed)          0.858     1.207    design_3_i/clock_divider_1/inst/rst
    SLICE_X43Y67         FDCE                                         f  design_3_i/clock_divider_1/inst/clk_div_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.585     0.998    design_3_i/clock_divider_1/inst/clk
    SLICE_X43Y67         FDCE                                         r  design_3_i/clock_divider_1/inst/clk_div_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_3_i/clock_divider_1/inst/count_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.207ns  (logic 0.350ns (28.958%)  route 0.858ns (71.042%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=52, routed)          0.858     1.207    design_3_i/clock_divider_1/inst/rst
    SLICE_X42Y67         FDCE                                         f  design_3_i/clock_divider_1/inst/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.585     0.998    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_3_i/clock_divider_1/inst/count_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.207ns  (logic 0.350ns (28.958%)  route 0.858ns (71.042%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=52, routed)          0.858     1.207    design_3_i/clock_divider_1/inst/rst
    SLICE_X42Y67         FDCE                                         f  design_3_i/clock_divider_1/inst/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.585     0.998    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_3_i/clock_divider_1/inst/count_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.207ns  (logic 0.350ns (28.958%)  route 0.858ns (71.042%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=52, routed)          0.858     1.207    design_3_i/clock_divider_1/inst/rst
    SLICE_X42Y67         FDCE                                         f  design_3_i/clock_divider_1/inst/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.585     0.998    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_3_i/clock_divider_1/inst/count_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.207ns  (logic 0.350ns (28.958%)  route 0.858ns (71.042%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=52, routed)          0.858     1.207    design_3_i/clock_divider_1/inst/rst
    SLICE_X42Y67         FDCE                                         f  design_3_i/clock_divider_1/inst/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.585     0.998    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y67         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_3_i/clock_divider_1/inst/count_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.271ns  (logic 0.350ns (27.516%)  route 0.921ns (72.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=52, routed)          0.921     1.271    design_3_i/clock_divider_1/inst/rst
    SLICE_X42Y68         FDCE                                         f  design_3_i/clock_divider_1/inst/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.566     0.979    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y68         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_3_i/clock_divider_1/inst/count_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.271ns  (logic 0.350ns (27.516%)  route 0.921ns (72.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=52, routed)          0.921     1.271    design_3_i/clock_divider_1/inst/rst
    SLICE_X42Y68         FDCE                                         f  design_3_i/clock_divider_1/inst/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.566     0.979    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y68         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_3_i/clock_divider_1/inst/count_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.271ns  (logic 0.350ns (27.516%)  route 0.921ns (72.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=52, routed)          0.921     1.271    design_3_i/clock_divider_1/inst/rst
    SLICE_X42Y68         FDCE                                         f  design_3_i/clock_divider_1/inst/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.566     0.979    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y68         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_3_i/clock_divider_1/inst/count_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.271ns  (logic 0.350ns (27.516%)  route 0.921ns (72.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=52, routed)          0.921     1.271    design_3_i/clock_divider_1/inst/rst
    SLICE_X42Y68         FDCE                                         f  design_3_i/clock_divider_1/inst/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.566     0.979    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y68         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_3_i/clock_divider_1/inst/count_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.350ns (26.210%)  route 0.984ns (73.790%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=52, routed)          0.984     1.334    design_3_i/clock_divider_1/inst/rst
    SLICE_X42Y69         FDCE                                         f  design_3_i/clock_divider_1/inst/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.502     0.915    design_3_i/clock_divider_1/inst/clk
    SLICE_X42Y69         FDCE                                         r  design_3_i/clock_divider_1/inst/count_reg[10]/C





