/***************************************************************************
 *   Copyright (C) 2018-2024 by Terraneo Federico                          *
 *                                                                         *
 *   This program is free software; you can redistribute it and/or modify  *
 *   it under the terms of the GNU General Public License as published by  *
 *   the Free Software Foundation; either version 2 of the License, or     *
 *   (at your option) any later version.                                   *
 *                                                                         *
 *   This program is distributed in the hope that it will be useful,       *
 *   but WITHOUT ANY WARRANTY; without even the implied warranty of        *
 *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the         *
 *   GNU General Public License for more details.                          *
 *                                                                         *
 *   As a special exception, if other files instantiate templates or use   *
 *   macros or inline functions from this file, or you compile this file   *
 *   and link it with other works to produce a work based on this file,    *
 *   this file does not by itself cause the resulting work to be covered   *
 *   by the GNU General Public License. However the source code for this   *
 *   file must still be made available in accordance with the GNU General  *
 *   Public License. This exception does not invalidate any other reasons  *
 *   why a work based on this file might be covered by the GNU General     *
 *   Public License.                                                       *
 *                                                                         *
 *   You should have received a copy of the GNU General Public License     *
 *   along with this program; if not, see <http://www.gnu.org/licenses/>   *
 ***************************************************************************/

#pragma once

#include "config/miosix_settings.h"
#include "interfaces/arch_registers.h"
#include <cassert>

namespace miosix {

#ifdef WITH_PROCESSES

inline void portableSwitchToUserspace()
{
    asm volatile("movs r3, #1\n\t"
                 "svc  0"
                 :::"r3");
}

namespace {
/*
 * ARM syscall parameter mapping
 * Syscall id is r3, saved at registers[3]
 *
 * Parameter 1 is r0, saved at registers[0]
 * Parameter 2 is r1, saved at registers[1]
 * Parameter 3 is r2, saved at registers[2]
 * Parameter 4 is r12, saved at registers[4]
 */
constexpr unsigned int armSyscallMapping[]={0,1,2,4};
}

//
// class SyscallParameters
//

inline SyscallParameters::SyscallParameters(unsigned int *context) :
        registers(reinterpret_cast<unsigned int*>(context[0])) {}

inline int SyscallParameters::getSyscallId() const
{
    return registers[3];
}

inline unsigned int SyscallParameters::getParameter(unsigned int index) const
{
    assert(index<4);
    return registers[armSyscallMapping[index]];
}

inline void SyscallParameters::setParameter(unsigned int index, unsigned int value)
{
    assert(index<4);
    registers[armSyscallMapping[index]]=value;
}

namespace fault {
/**
 * \internal
 * Possible kind of faults that the ARM Cortex CPUs can report.
 * They are used to print debug information if a process causes a fault.
 * This is a regular enum enclosed in a namespace instead of an enum class
 * as due to the need to loosely couple fault types for different architectures
 * the arch-independent code uses int to store generic fault types.
 */
enum FaultType
{
    NONE=0,          //Not a fault
    STACKOVERFLOW=1, //Stack overflow
    MP=2,            //Process attempted data access outside its memory
    MP_NOADDR=3,     //Process attempted data access outside its memory (missing addr)
    MP_XN=4,         //Process attempted code access outside its memory
    UF_DIVZERO=5,    //Process attempted to divide by zero
    UF_UNALIGNED=6,  //Process attempted unaligned memory access
    UF_COPROC=7,     //Process attempted a coprocessor access
    UF_EXCRET=8,     //Process attempted an exception return
    UF_EPSR=9,       //Process attempted to access the EPSR
    UF_UNDEF=10,     //Process attempted to execute an invalid instruction
    UF_UNEXP=11,     //Unexpected usage fault
    HARDFAULT=12,    //Hardfault (for example process executed a BKPT instruction)
    BF=13,           //Busfault
    BF_NOADDR=14,    //Busfault (missing addr)
};

} //namespace fault

//
// class MPUConfiguration
//

inline void MPUConfiguration::IRQenable()
{
    #if __MPU_PRESENT==1
    MPU->RBAR=regValues[0];
    MPU->RASR=regValues[1];
    MPU->RBAR=regValues[2];
    MPU->RASR=regValues[3];
    __set_CONTROL(3);
    #endif //__MPU_PRESENT==1
}

inline void MPUConfiguration::IRQdisable()
{
    #if __MPU_PRESENT==1
    __set_CONTROL(2);
    #endif //__MPU_PRESENT==1
}

#endif //WITH_PROCESSES

inline void IRQenableMPUatBoot()
{
    #if __MPU_PRESENT==1
    MPU->CTRL = MPU_CTRL_HFNMIENA_Msk
              | MPU_CTRL_PRIVDEFENA_Msk
              | MPU_CTRL_ENABLE_Msk;
    #endif //__MPU_PRESENT==1
}

/**
 * \internal
 * Convert a memory region size to a bit pattern that can be written in the MPU
 * registers.
 * On some architectures the MPU is also used to set cacheability regions in the
 * address space, thus this function is useful also when processes are disabled
 * \param size in bytes >32
 * \return a value that can be written to MPU->RASR to represent that size
 */
unsigned int sizeToMpu(unsigned int size);

} //namespace miosix
