Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date              : Tue Jan 23 22:06:03 2018
| Host              : preklad9.liberouter.org running 64-bit CentOS Linux release 7.3.1611 (Core)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file pattern_match_synth.tim
| Design            : pattern_match
| Device            : xcvu7p-flvb2104
| Speed File        : -2  PRODUCTION 1.17 11-09-2017
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

INIT
INPUT[0]
INPUT[1]
INPUT[2]
INPUT[3]
INPUT[4]
INPUT[5]
INPUT[6]
INPUT[7]
INPUT_EN
INPUT_EOF
RESET

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

FINAL

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.862        0.000                      0                   50        0.072        0.000                      0                   50        1.725        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 1.862        0.000                      0                   50        0.072        0.000                      0                   50        1.725        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.862ns  (required time - arrival time)
  Source:                 reg_fullgraph4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_fullgraph0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK rise@4.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.445ns (20.912%)  route 1.683ns (79.088%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph4_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  reg_fullgraph4_reg[4]/Q
                         net (fo=21, unplaced)        0.199     0.276    reg_fullgraph4[4]
                                                                      r  FINAL_INST_0_i_7/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     0.314 f  FINAL_INST_0_i_7/O
                         net (fo=10, unplaced)        0.230     0.544    FINAL_INST_0_i_7_n_0
                                                                      f  reg_fullgraph4[4]_i_9/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.582 r  reg_fullgraph4[4]_i_9/O
                         net (fo=2, unplaced)         0.197     0.779    reg_fullgraph4[4]_i_9_n_0
                                                                      r  reg_fullgraph0[1]_i_37/I1
                         LUT2 (Prop_LUT2_I1_O)        0.070     0.849 f  reg_fullgraph0[1]_i_37/O
                         net (fo=3, unplaced)         0.203     1.052    reg_fullgraph0[1]_i_37_n_0
                                                                      f  reg_fullgraph0[0]_i_15/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.090 f  reg_fullgraph0[0]_i_15/O
                         net (fo=5, unplaced)         0.215     1.305    reg_fullgraph0[0]_i_15_n_0
                                                                      f  reg_fullgraph0[5]_i_5/I1
                         LUT3 (Prop_LUT3_I1_O)        0.070     1.375 f  reg_fullgraph0[5]_i_5/O
                         net (fo=2, unplaced)         0.197     1.572    reg_fullgraph0[5]_i_5_n_0
                                                                      f  reg_fullgraph0[3]_i_19/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     1.610 f  reg_fullgraph0[3]_i_19/O
                         net (fo=1, unplaced)         0.197     1.807    reg_fullgraph0[3]_i_19_n_0
                                                                      f  reg_fullgraph0[3]_i_6/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     1.845 f  reg_fullgraph0[3]_i_6/O
                         net (fo=1, unplaced)         0.197     2.042    reg_fullgraph0[3]_i_6_n_0
                                                                      f  reg_fullgraph0[3]_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.080 r  reg_fullgraph0[3]_i_1/O
                         net (fo=1, unplaced)         0.048     2.128    reg_fullgraph0[3]_i_1_n_0
                         FDRE                                         r  reg_fullgraph0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     4.000    CLK
                         FDRE                                         r  reg_fullgraph0_reg[3]/C
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         FDRE (Setup_FDRE_C_D)        0.025     3.990    reg_fullgraph0_reg[3]
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -2.128    
  -------------------------------------------------------------------
                         slack                                  1.862    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 reg_fullgraph0_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_fullgraph0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK rise@4.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.428ns (20.170%)  route 1.694ns (79.830%))
  Logic Levels:           8  (LUT2=1 LUT6=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDSE                                         r  reg_fullgraph0_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.077     0.077 f  reg_fullgraph0_reg[5]/Q
                         net (fo=64, unplaced)        0.225     0.302    reg_fullgraph0[5]
                                                                      f  reg_fullgraph0[6]_i_10/I1
                         LUT2 (Prop_LUT2_I1_O)        0.070     0.372 r  reg_fullgraph0[6]_i_10/O
                         net (fo=18, unplaced)        0.199     0.571    reg_fullgraph0[6]_i_10_n_0
                                                                      r  reg_fullgraph0[3]_i_44/I4
                         LUT6 (Prop_LUT6_I4_O)        0.053     0.624 f  reg_fullgraph0[3]_i_44/O
                         net (fo=3, unplaced)         0.203     0.827    reg_fullgraph0[3]_i_44_n_0
                                                                      f  reg_fullgraph0[3]_i_25/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     0.865 f  reg_fullgraph0[3]_i_25/O
                         net (fo=6, unplaced)         0.219     1.084    reg_fullgraph0[3]_i_25_n_0
                                                                      f  reg_fullgraph0[2]_i_38/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.122 r  reg_fullgraph0[2]_i_38/O
                         net (fo=3, unplaced)         0.203     1.325    reg_fullgraph0[2]_i_38_n_0
                                                                      r  reg_fullgraph0[2]_i_25/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     1.363 f  reg_fullgraph0[2]_i_25/O
                         net (fo=1, unplaced)         0.197     1.560    reg_fullgraph0[2]_i_25_n_0
                                                                      f  reg_fullgraph0[2]_i_8/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     1.598 f  reg_fullgraph0[2]_i_8/O
                         net (fo=3, unplaced)         0.203     1.801    reg_fullgraph0[2]_i_8_n_0
                                                                      f  reg_fullgraph0[2]_i_5/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     1.839 f  reg_fullgraph0[2]_i_5/O
                         net (fo=1, unplaced)         0.197     2.036    reg_fullgraph0[2]_i_5_n_0
                                                                      f  reg_fullgraph0[2]_i_1/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.074 r  reg_fullgraph0[2]_i_1/O
                         net (fo=1, unplaced)         0.048     2.122    reg_fullgraph0[2]_i_1_n_0
                         FDRE                                         r  reg_fullgraph0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     4.000    CLK
                         FDRE                                         r  reg_fullgraph0_reg[2]/C
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         FDRE (Setup_FDRE_C_D)        0.025     3.990    reg_fullgraph0_reg[2]
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  1.868    

Slack (MET) :             1.869ns  (required time - arrival time)
  Source:                 reg_fullgraph0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_fullgraph0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK rise@4.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.465ns (21.924%)  route 1.656ns (78.076%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph0_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  reg_fullgraph0_reg[4]/Q
                         net (fo=95, unplaced)        0.234     0.311    reg_fullgraph0[4]
                                                                      f  reg_fullgraph0[1]_i_81/I2
                         LUT3 (Prop_LUT3_I2_O)        0.070     0.381 r  reg_fullgraph0[1]_i_81/O
                         net (fo=1, unplaced)         0.197     0.578    reg_fullgraph0[1]_i_81_n_0
                                                                      r  reg_fullgraph0[1]_i_54/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.616 f  reg_fullgraph0[1]_i_54/O
                         net (fo=3, unplaced)         0.203     0.819    reg_fullgraph0[1]_i_54_n_0
                                                                      f  reg_fullgraph0[6]_i_166/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     0.857 f  reg_fullgraph0[6]_i_166/O
                         net (fo=5, unplaced)         0.173     1.030    reg_fullgraph0[6]_i_166_n_0
                                                                      f  reg_fullgraph0[6]_i_65/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     1.120 f  reg_fullgraph0[6]_i_65/O
                         net (fo=4, unplaced)         0.210     1.330    reg_fullgraph0[6]_i_65_n_0
                                                                      f  reg_fullgraph0[5]_i_23/I0
                         LUT2 (Prop_LUT2_I0_O)        0.038     1.368 r  reg_fullgraph0[5]_i_23/O
                         net (fo=2, unplaced)         0.197     1.565    reg_fullgraph0[5]_i_23_n_0
                                                                      r  reg_fullgraph0[0]_i_21/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.603 f  reg_fullgraph0[0]_i_21/O
                         net (fo=1, unplaced)         0.197     1.800    reg_fullgraph0[0]_i_21_n_0
                                                                      f  reg_fullgraph0[0]_i_7/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.838 f  reg_fullgraph0[0]_i_7/O
                         net (fo=1, unplaced)         0.197     2.035    reg_fullgraph0[0]_i_7_n_0
                                                                      f  reg_fullgraph0[0]_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.073 r  reg_fullgraph0[0]_i_1/O
                         net (fo=1, unplaced)         0.048     2.121    reg_fullgraph0[0]_i_1_n_0
                         FDRE                                         r  reg_fullgraph0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     4.000    CLK
                         FDRE                                         r  reg_fullgraph0_reg[0]/C
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         FDRE (Setup_FDRE_C_D)        0.025     3.990    reg_fullgraph0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -2.121    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.869ns  (required time - arrival time)
  Source:                 reg_fullgraph0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_fullgraph0_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK rise@4.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.465ns (21.924%)  route 1.656ns (78.076%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph0_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  reg_fullgraph0_reg[4]/Q
                         net (fo=95, unplaced)        0.234     0.311    reg_fullgraph0[4]
                                                                      f  reg_fullgraph0[1]_i_81/I2
                         LUT3 (Prop_LUT3_I2_O)        0.070     0.381 r  reg_fullgraph0[1]_i_81/O
                         net (fo=1, unplaced)         0.197     0.578    reg_fullgraph0[1]_i_81_n_0
                                                                      r  reg_fullgraph0[1]_i_54/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.616 f  reg_fullgraph0[1]_i_54/O
                         net (fo=3, unplaced)         0.203     0.819    reg_fullgraph0[1]_i_54_n_0
                                                                      f  reg_fullgraph0[6]_i_166/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     0.857 f  reg_fullgraph0[6]_i_166/O
                         net (fo=5, unplaced)         0.173     1.030    reg_fullgraph0[6]_i_166_n_0
                                                                      f  reg_fullgraph0[6]_i_65/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     1.120 f  reg_fullgraph0[6]_i_65/O
                         net (fo=4, unplaced)         0.210     1.330    reg_fullgraph0[6]_i_65_n_0
                                                                      f  reg_fullgraph0[5]_i_23/I0
                         LUT2 (Prop_LUT2_I0_O)        0.038     1.368 r  reg_fullgraph0[5]_i_23/O
                         net (fo=2, unplaced)         0.197     1.565    reg_fullgraph0[5]_i_23_n_0
                                                                      r  reg_fullgraph0[5]_i_8/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     1.603 r  reg_fullgraph0[5]_i_8/O
                         net (fo=1, unplaced)         0.197     1.800    reg_fullgraph0[5]_i_8_n_0
                                                                      r  reg_fullgraph0[5]_i_2/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     1.838 f  reg_fullgraph0[5]_i_2/O
                         net (fo=1, unplaced)         0.197     2.035    reg_fullgraph0[5]_i_2_n_0
                                                                      f  reg_fullgraph0[5]_i_1/I2
                         LUT4 (Prop_LUT4_I2_O)        0.038     2.073 r  reg_fullgraph0[5]_i_1/O
                         net (fo=1, unplaced)         0.048     2.121    reg_fullgraph0[5]_i_1_n_0
                         FDSE                                         r  reg_fullgraph0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     4.000    CLK
                         FDSE                                         r  reg_fullgraph0_reg[5]/C
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         FDSE (Setup_FDSE_C_D)        0.025     3.990    reg_fullgraph0_reg[5]
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -2.121    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 reg_fullgraph5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_fullgraph2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK rise@4.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.482ns (23.095%)  route 1.605ns (76.905%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph5_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  reg_fullgraph5_reg[0]/Q
                         net (fo=30, unplaced)        0.160     0.237    reg_fullgraph5[0]
                                                                      f  reg_fullgraph5[4]_i_14/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.376 f  reg_fullgraph5[4]_i_14/O
                         net (fo=1, unplaced)         0.197     0.573    reg_fullgraph5[4]_i_14_n_0
                                                                      f  reg_fullgraph5[4]_i_6/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     0.611 f  reg_fullgraph5[4]_i_6/O
                         net (fo=3, unplaced)         0.203     0.814    reg_fullgraph5[4]_i_6_n_0
                                                                      f  reg_fullgraph2[2]_i_17/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     0.852 r  reg_fullgraph2[2]_i_17/O
                         net (fo=1, unplaced)         0.197     1.049    reg_fullgraph2[2]_i_17_n_0
                                                                      r  reg_fullgraph2[2]_i_13/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.087 r  reg_fullgraph2[2]_i_13/O
                         net (fo=2, unplaced)         0.197     1.284    reg_fullgraph2[2]_i_13_n_0
                                                                      r  reg_fullgraph2[1]_i_6/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.322 r  reg_fullgraph2[1]_i_6/O
                         net (fo=3, unplaced)         0.203     1.525    reg_fullgraph2[1]_i_6_n_0
                                                                      r  reg_fullgraph2[5]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     1.563 r  reg_fullgraph2[5]_i_6/O
                         net (fo=3, unplaced)         0.203     1.766    reg_fullgraph2[5]_i_6_n_0
                                                                      r  reg_fullgraph2[3]_i_3/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.804 r  reg_fullgraph2[3]_i_3/O
                         net (fo=1, unplaced)         0.197     2.001    reg_fullgraph2[3]_i_3_n_0
                                                                      r  reg_fullgraph2[3]_i_1/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.039 r  reg_fullgraph2[3]_i_1/O
                         net (fo=1, unplaced)         0.048     2.087    reg_fullgraph2[3]_i_1_n_0
                         FDRE                                         r  reg_fullgraph2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     4.000    CLK
                         FDRE                                         r  reg_fullgraph2_reg[3]/C
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         FDRE (Setup_FDRE_C_D)        0.025     3.990    reg_fullgraph2_reg[3]
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 reg_fullgraph5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_fullgraph2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK rise@4.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.482ns (23.095%)  route 1.605ns (76.905%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph5_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  reg_fullgraph5_reg[0]/Q
                         net (fo=30, unplaced)        0.160     0.237    reg_fullgraph5[0]
                                                                      r  reg_fullgraph5[4]_i_14/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.376 r  reg_fullgraph5[4]_i_14/O
                         net (fo=1, unplaced)         0.197     0.573    reg_fullgraph5[4]_i_14_n_0
                                                                      r  reg_fullgraph5[4]_i_6/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     0.611 r  reg_fullgraph5[4]_i_6/O
                         net (fo=3, unplaced)         0.203     0.814    reg_fullgraph5[4]_i_6_n_0
                                                                      r  reg_fullgraph2[2]_i_17/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     0.852 f  reg_fullgraph2[2]_i_17/O
                         net (fo=1, unplaced)         0.197     1.049    reg_fullgraph2[2]_i_17_n_0
                                                                      f  reg_fullgraph2[2]_i_13/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.087 f  reg_fullgraph2[2]_i_13/O
                         net (fo=2, unplaced)         0.197     1.284    reg_fullgraph2[2]_i_13_n_0
                                                                      f  reg_fullgraph2[1]_i_6/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.322 f  reg_fullgraph2[1]_i_6/O
                         net (fo=3, unplaced)         0.203     1.525    reg_fullgraph2[1]_i_6_n_0
                                                                      f  reg_fullgraph2[5]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     1.563 f  reg_fullgraph2[5]_i_6/O
                         net (fo=3, unplaced)         0.203     1.766    reg_fullgraph2[5]_i_6_n_0
                                                                      f  reg_fullgraph2[4]_i_5/I0
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.804 f  reg_fullgraph2[4]_i_5/O
                         net (fo=1, unplaced)         0.197     2.001    reg_fullgraph2[4]_i_5_n_0
                                                                      f  reg_fullgraph2[4]_i_1/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.039 r  reg_fullgraph2[4]_i_1/O
                         net (fo=1, unplaced)         0.048     2.087    reg_fullgraph2[4]_i_1_n_0
                         FDRE                                         r  reg_fullgraph2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     4.000    CLK
                         FDRE                                         r  reg_fullgraph2_reg[4]/C
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         FDRE (Setup_FDRE_C_D)        0.025     3.990    reg_fullgraph2_reg[4]
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 reg_fullgraph5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_fullgraph2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK rise@4.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.482ns (23.095%)  route 1.605ns (76.905%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph5_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  reg_fullgraph5_reg[0]/Q
                         net (fo=30, unplaced)        0.160     0.237    reg_fullgraph5[0]
                                                                      r  reg_fullgraph5[4]_i_14/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.376 r  reg_fullgraph5[4]_i_14/O
                         net (fo=1, unplaced)         0.197     0.573    reg_fullgraph5[4]_i_14_n_0
                                                                      r  reg_fullgraph5[4]_i_6/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     0.611 r  reg_fullgraph5[4]_i_6/O
                         net (fo=3, unplaced)         0.203     0.814    reg_fullgraph5[4]_i_6_n_0
                                                                      r  reg_fullgraph2[2]_i_17/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     0.852 f  reg_fullgraph2[2]_i_17/O
                         net (fo=1, unplaced)         0.197     1.049    reg_fullgraph2[2]_i_17_n_0
                                                                      f  reg_fullgraph2[2]_i_13/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.087 f  reg_fullgraph2[2]_i_13/O
                         net (fo=2, unplaced)         0.197     1.284    reg_fullgraph2[2]_i_13_n_0
                                                                      f  reg_fullgraph2[1]_i_6/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.322 f  reg_fullgraph2[1]_i_6/O
                         net (fo=3, unplaced)         0.203     1.525    reg_fullgraph2[1]_i_6_n_0
                                                                      f  reg_fullgraph2[5]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     1.563 f  reg_fullgraph2[5]_i_6/O
                         net (fo=3, unplaced)         0.203     1.766    reg_fullgraph2[5]_i_6_n_0
                                                                      f  reg_fullgraph2[5]_i_3/I0
                         LUT4 (Prop_LUT4_I0_O)        0.038     1.804 r  reg_fullgraph2[5]_i_3/O
                         net (fo=1, unplaced)         0.197     2.001    reg_fullgraph2[5]_i_3_n_0
                                                                      r  reg_fullgraph2[5]_i_1/I2
                         LUT4 (Prop_LUT4_I2_O)        0.038     2.039 r  reg_fullgraph2[5]_i_1/O
                         net (fo=1, unplaced)         0.048     2.087    reg_fullgraph2[5]_i_1_n_0
                         FDRE                                         r  reg_fullgraph2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     4.000    CLK
                         FDRE                                         r  reg_fullgraph2_reg[5]/C
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         FDRE (Setup_FDRE_C_D)        0.025     3.990    reg_fullgraph2_reg[5]
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 reg_fullgraph3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_fullgraph4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK rise@4.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.413ns (19.875%)  route 1.665ns (80.125%))
  Logic Levels:           8  (LUT2=3 LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph3_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  reg_fullgraph3_reg[4]/Q
                         net (fo=26, unplaced)        0.204     0.281    reg_fullgraph3[4]
                                                                      r  FINAL_INST_0_i_10/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     0.319 f  FINAL_INST_0_i_10/O
                         net (fo=6, unplaced)         0.219     0.538    FINAL_INST_0_i_10_n_0
                                                                      f  reg_fullgraph4[4]_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.576 r  reg_fullgraph4[4]_i_8/O
                         net (fo=3, unplaced)         0.203     0.779    reg_fullgraph4[4]_i_8_n_0
                                                                      r  reg_fullgraph4[1]_i_14/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     0.817 f  reg_fullgraph4[1]_i_14/O
                         net (fo=1, unplaced)         0.197     1.014    reg_fullgraph4[1]_i_14_n_0
                                                                      f  reg_fullgraph4[1]_i_9/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.052 f  reg_fullgraph4[1]_i_9/O
                         net (fo=2, unplaced)         0.197     1.249    reg_fullgraph4[1]_i_9_n_0
                                                                      f  reg_fullgraph4[0]_i_2/I1
                         LUT2 (Prop_LUT2_I1_O)        0.070     1.319 r  reg_fullgraph4[0]_i_2/O
                         net (fo=3, unplaced)         0.203     1.522    reg_fullgraph4[0]_i_2_n_0
                                                                      r  reg_fullgraph4[2]_i_6/I0
                         LUT5 (Prop_LUT5_I0_O)        0.038     1.560 f  reg_fullgraph4[2]_i_6/O
                         net (fo=1, unplaced)         0.197     1.757    reg_fullgraph4[2]_i_6_n_0
                                                                      f  reg_fullgraph4[2]_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.795 f  reg_fullgraph4[2]_i_2/O
                         net (fo=1, unplaced)         0.197     1.992    reg_fullgraph4[2]_i_2_n_0
                                                                      f  reg_fullgraph4[2]_i_1/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     2.030 r  reg_fullgraph4[2]_i_1/O
                         net (fo=1, unplaced)         0.048     2.078    reg_fullgraph4[2]_i_1_n_0
                         FDRE                                         r  reg_fullgraph4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     4.000    CLK
                         FDRE                                         r  reg_fullgraph4_reg[2]/C
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         FDRE (Setup_FDRE_C_D)        0.025     3.990    reg_fullgraph4_reg[2]
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -2.078    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 reg_fullgraph3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_fullgraph4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK rise@4.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.413ns (19.875%)  route 1.665ns (80.125%))
  Logic Levels:           8  (LUT2=3 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph3_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  reg_fullgraph3_reg[4]/Q
                         net (fo=26, unplaced)        0.204     0.281    reg_fullgraph3[4]
                                                                      r  FINAL_INST_0_i_10/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     0.319 f  FINAL_INST_0_i_10/O
                         net (fo=6, unplaced)         0.219     0.538    FINAL_INST_0_i_10_n_0
                                                                      f  reg_fullgraph4[4]_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.576 r  reg_fullgraph4[4]_i_8/O
                         net (fo=3, unplaced)         0.203     0.779    reg_fullgraph4[4]_i_8_n_0
                                                                      r  reg_fullgraph4[1]_i_14/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     0.817 f  reg_fullgraph4[1]_i_14/O
                         net (fo=1, unplaced)         0.197     1.014    reg_fullgraph4[1]_i_14_n_0
                                                                      f  reg_fullgraph4[1]_i_9/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.052 f  reg_fullgraph4[1]_i_9/O
                         net (fo=2, unplaced)         0.197     1.249    reg_fullgraph4[1]_i_9_n_0
                                                                      f  reg_fullgraph4[0]_i_2/I1
                         LUT2 (Prop_LUT2_I1_O)        0.070     1.319 r  reg_fullgraph4[0]_i_2/O
                         net (fo=3, unplaced)         0.203     1.522    reg_fullgraph4[0]_i_2_n_0
                                                                      r  reg_fullgraph4[4]_i_16/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.560 r  reg_fullgraph4[4]_i_16/O
                         net (fo=2, unplaced)         0.197     1.757    reg_fullgraph4[4]_i_16_n_0
                                                                      r  reg_fullgraph4[3]_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.795 f  reg_fullgraph4[3]_i_2/O
                         net (fo=1, unplaced)         0.197     1.992    reg_fullgraph4[3]_i_2_n_0
                                                                      f  reg_fullgraph4[3]_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     2.030 r  reg_fullgraph4[3]_i_1/O
                         net (fo=1, unplaced)         0.048     2.078    reg_fullgraph4[3]_i_1_n_0
                         FDRE                                         r  reg_fullgraph4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     4.000    CLK
                         FDRE                                         r  reg_fullgraph4_reg[3]/C
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         FDRE (Setup_FDRE_C_D)        0.025     3.990    reg_fullgraph4_reg[3]
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -2.078    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 reg_fullgraph3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_fullgraph4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK rise@4.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.413ns (19.875%)  route 1.665ns (80.125%))
  Logic Levels:           8  (LUT2=3 LUT3=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph3_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  reg_fullgraph3_reg[4]/Q
                         net (fo=26, unplaced)        0.204     0.281    reg_fullgraph3[4]
                                                                      r  FINAL_INST_0_i_10/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     0.319 f  FINAL_INST_0_i_10/O
                         net (fo=6, unplaced)         0.219     0.538    FINAL_INST_0_i_10_n_0
                                                                      f  reg_fullgraph4[4]_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.576 r  reg_fullgraph4[4]_i_8/O
                         net (fo=3, unplaced)         0.203     0.779    reg_fullgraph4[4]_i_8_n_0
                                                                      r  reg_fullgraph4[1]_i_14/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     0.817 f  reg_fullgraph4[1]_i_14/O
                         net (fo=1, unplaced)         0.197     1.014    reg_fullgraph4[1]_i_14_n_0
                                                                      f  reg_fullgraph4[1]_i_9/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.052 f  reg_fullgraph4[1]_i_9/O
                         net (fo=2, unplaced)         0.197     1.249    reg_fullgraph4[1]_i_9_n_0
                                                                      f  reg_fullgraph4[0]_i_2/I1
                         LUT2 (Prop_LUT2_I1_O)        0.070     1.319 r  reg_fullgraph4[0]_i_2/O
                         net (fo=3, unplaced)         0.203     1.522    reg_fullgraph4[0]_i_2_n_0
                                                                      r  reg_fullgraph4[4]_i_16/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.560 r  reg_fullgraph4[4]_i_16/O
                         net (fo=2, unplaced)         0.197     1.757    reg_fullgraph4[4]_i_16_n_0
                                                                      r  reg_fullgraph4[4]_i_6/I0
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.795 r  reg_fullgraph4[4]_i_6/O
                         net (fo=1, unplaced)         0.197     1.992    reg_fullgraph4[4]_i_6_n_0
                                                                      r  reg_fullgraph4[4]_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.030 r  reg_fullgraph4[4]_i_1/O
                         net (fo=1, unplaced)         0.048     2.078    reg_fullgraph4[4]_i_1_n_0
                         FDRE                                         r  reg_fullgraph4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     4.000    CLK
                         FDRE                                         r  reg_fullgraph4_reg[4]/C
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         FDRE (Setup_FDRE_C_D)        0.025     3.990    reg_fullgraph4_reg[4]
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -2.078    
  -------------------------------------------------------------------
                         slack                                  1.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 reg_q293_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_q293_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.052ns (44.036%)  route 0.066ns (55.964%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_q293_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  reg_q293_reg/Q
                         net (fo=2, unplaced)         0.050     0.088    reg_q293
                                                                      r  reg_q293_i_2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.014     0.102 r  reg_q293_i_2/O
                         net (fo=1, unplaced)         0.016     0.118    reg_q293_in
                         FDRE                                         r  reg_q293_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_q293_reg/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    reg_q293_reg
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 reg_q386_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_q386_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.052ns (41.101%)  route 0.075ns (58.899%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_q386_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  reg_q386_reg/Q
                         net (fo=2, unplaced)         0.059     0.097    reg_q386
                                                                      r  reg_q386_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.014     0.111 r  reg_q386_i_1/O
                         net (fo=1, unplaced)         0.016     0.127    reg_q386_in
                         FDRE                                         r  reg_q386_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_q386_reg/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    reg_q386_reg
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 reg_q473_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_q473_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.052ns (41.101%)  route 0.075ns (58.899%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_q473_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  reg_q473_reg/Q
                         net (fo=1, unplaced)         0.059     0.097    reg_q473
                                                                      r  FINAL_INST_0_i_4/I0
                         LUT6 (Prop_LUT6_I0_O)        0.014     0.111 r  FINAL_INST_0_i_4/O
                         net (fo=2, unplaced)         0.016     0.127    reg_q473_in
                         FDRE                                         r  reg_q473_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_q473_reg/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    reg_q473_reg
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 reg_q544_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_q544_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.052ns (41.101%)  route 0.075ns (58.899%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_q544_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  reg_q544_reg/Q
                         net (fo=2, unplaced)         0.059     0.097    reg_q544
                                                                      r  reg_q544_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.014     0.111 r  reg_q544_i_1/O
                         net (fo=1, unplaced)         0.016     0.127    reg_q544_in
                         FDRE                                         r  reg_q544_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_q544_reg/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    reg_q544_reg
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 reg_q465_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_fullgraph14_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.052ns (40.157%)  route 0.077ns (59.843%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_q465_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  reg_q465_reg/Q
                         net (fo=3, unplaced)         0.061     0.099    reg_q465
                                                                      r  reg_fullgraph14[3]_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.014     0.113 r  reg_fullgraph14[3]_i_1/O
                         net (fo=1, unplaced)         0.016     0.129    reg_fullgraph14[3]_i_1_n_0
                         FDRE                                         r  reg_fullgraph14_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph14_reg[3]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    reg_fullgraph14_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 reg_fullgraph13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_q465_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.052ns (36.394%)  route 0.091ns (63.606%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph13_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 f  reg_fullgraph13_reg[3]/Q
                         net (fo=21, unplaced)        0.075     0.113    reg_fullgraph13[3]
                                                                      f  reg_q465_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.014     0.127 r  reg_q465_i_1/O
                         net (fo=1, unplaced)         0.016     0.143    reg_q465_in
                         FDRE                                         r  reg_q465_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_q465_reg/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    reg_q465_reg
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 reg_fullgraph14_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_q354_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.052ns (36.143%)  route 0.092ns (63.857%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph14_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  reg_fullgraph14_reg[3]/Q
                         net (fo=23, unplaced)        0.076     0.114    reg_fullgraph14_reg_n_0_[3]
                                                                      r  reg_q354_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.014     0.128 r  reg_q354_i_1/O
                         net (fo=1, unplaced)         0.016     0.144    reg_q354_in
                         FDRE                                         r  reg_q354_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_q354_reg/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    reg_q354_reg
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 reg_fullgraph4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_q67_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.061ns (40.163%)  route 0.091ns (59.837%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph4_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 f  reg_fullgraph4_reg[3]/Q
                         net (fo=21, unplaced)        0.075     0.113    reg_fullgraph4[3]
                                                                      f  reg_q67_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.023     0.136 r  reg_q67_i_1/O
                         net (fo=1, unplaced)         0.016     0.152    reg_q67_in
                         FDRE                                         r  reg_q67_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_q67_reg/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    reg_q67_reg
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 reg_fullgraph3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_q388_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.061ns (39.518%)  route 0.093ns (60.482%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph3_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 f  reg_fullgraph3_reg[3]/Q
                         net (fo=26, unplaced)        0.077     0.115    reg_fullgraph3[3]
                                                                      f  reg_q388_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.023     0.138 r  reg_q388_i_1/O
                         net (fo=1, unplaced)         0.016     0.154    reg_q388_in
                         FDRE                                         r  reg_q388_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_q388_reg/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    reg_q388_reg
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 reg_fullgraph1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_q475_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.061ns (38.770%)  route 0.096ns (61.230%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph1_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 f  reg_fullgraph1_reg[4]/Q
                         net (fo=33, unplaced)        0.080     0.118    reg_fullgraph1[4]
                                                                      f  reg_q475_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.023     0.141 r  reg_q475_i_1/O
                         net (fo=1, unplaced)         0.016     0.157    reg_q475_in
                         FDRE                                         r  reg_q475_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_q475_reg/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    reg_q475_reg
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C   n/a            0.550         4.000       3.450                reg_fullgraph0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         4.000       3.450                reg_fullgraph0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         4.000       3.450                reg_fullgraph0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         4.000       3.450                reg_fullgraph0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.550         4.000       3.450                reg_fullgraph0_reg[4]/C
Min Period        n/a     FDSE/C   n/a            0.550         4.000       3.450                reg_fullgraph0_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.550         4.000       3.450                reg_fullgraph0_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.550         4.000       3.450                reg_fullgraph4_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         4.000       3.450                reg_fullgraph4_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         4.000       3.450                reg_fullgraph4_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph0_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph0_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph0_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph0_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph0_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph0_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph0_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph0_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph0_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph0_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph0_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph0_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph0_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph0_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph0_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph0_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_fullgraph0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FINAL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.890ns  (logic 0.355ns (39.888%)  route 0.535ns (60.112%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph0_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  reg_fullgraph0_reg[2]/Q
                         net (fo=85, unplaced)        0.183     0.260    reg_fullgraph0[2]
                                                                      r  FINAL_INST_0_i_9/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     0.350 r  FINAL_INST_0_i_9/O
                         net (fo=4, unplaced)         0.210     0.560    FINAL_INST_0_i_9_n_0
                                                                      r  FINAL_INST_0_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.598 r  FINAL_INST_0_i_1/O
                         net (fo=6, unplaced)         0.142     0.740    FINAL_INST_0_i_1_n_0
                                                                      r  FINAL_INST_0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.890 r  FINAL_INST_0/O
                         net (fo=0)                   0.000     0.890    FINAL
                                                                      r  FINAL (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_q386_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FINAL
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.075ns (36.776%)  route 0.129ns (63.224%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_q386_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  reg_q386_reg/Q
                         net (fo=2, unplaced)         0.054     0.092    reg_q386
                                                                      r  FINAL_INST_0_i_5/I2
                         LUT6 (Prop_LUT6_I2_O)        0.014     0.106 r  FINAL_INST_0_i_5/O
                         net (fo=1, unplaced)         0.075     0.181    FINAL_INST_0_i_5_n_0
                                                                      r  FINAL_INST_0/I4
                         LUT6 (Prop_LUT6_I4_O)        0.023     0.204 r  FINAL_INST_0/O
                         net (fo=0)                   0.000     0.204    FINAL
                                                                      r  FINAL (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 INPUT[5]
                            (input port)
  Destination:            reg_fullgraph1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.030ns  (logic 0.853ns (42.020%)  route 1.177ns (57.980%))
  Logic Levels:           8  (LUT4=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT[5] (IN)
                         net (fo=267, unset)          0.000     0.000    INPUT[5]
                                                                      r  reg_fullgraph3[4]_i_196/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.139 r  reg_fullgraph3[4]_i_196/O
                         net (fo=1, unplaced)         0.120     0.259    reg_fullgraph3[4]_i_196_n_0
                                                                      r  reg_fullgraph3[4]_i_76/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.409 f  reg_fullgraph3[4]_i_76/O
                         net (fo=3, unplaced)         0.126     0.535    reg_fullgraph3[4]_i_76_n_0
                                                                      f  reg_fullgraph0[5]_i_39/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.685 f  reg_fullgraph0[5]_i_39/O
                         net (fo=1, unplaced)         0.120     0.805    reg_fullgraph0[5]_i_39_n_0
                                                                      f  reg_fullgraph0[5]_i_27/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.955 f  reg_fullgraph0[5]_i_27/O
                         net (fo=1, unplaced)         0.120     1.075    reg_fullgraph0[5]_i_27_n_0
                                                                      f  reg_fullgraph0[5]_i_11/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.225 f  reg_fullgraph0[5]_i_11/O
                         net (fo=10, unplaced)        0.230     1.455    reg_fullgraph0[5]_i_11_n_0
                                                                      f  reg_fullgraph1[1]_i_4/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.493 f  reg_fullgraph1[1]_i_4/O
                         net (fo=4, unplaced)         0.210     1.703    reg_fullgraph1[1]_i_4_n_0
                                                                      f  reg_fullgraph1[4]_i_5/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.741 r  reg_fullgraph1[4]_i_5/O
                         net (fo=3, unplaced)         0.203     1.944    reg_fullgraph1[4]_i_5_n_0
                                                                      r  reg_fullgraph1[2]_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.982 r  reg_fullgraph1[2]_i_1/O
                         net (fo=1, unplaced)         0.048     2.030    reg_fullgraph1[2]_i_1_n_0
                         FDRE                                         r  reg_fullgraph1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph1_reg[2]/C

Slack:                    inf
  Source:                 INPUT[5]
                            (input port)
  Destination:            reg_fullgraph1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.030ns  (logic 0.853ns (42.020%)  route 1.177ns (57.980%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT[5] (IN)
                         net (fo=267, unset)          0.000     0.000    INPUT[5]
                                                                      r  reg_fullgraph3[4]_i_196/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.139 r  reg_fullgraph3[4]_i_196/O
                         net (fo=1, unplaced)         0.120     0.259    reg_fullgraph3[4]_i_196_n_0
                                                                      r  reg_fullgraph3[4]_i_76/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.409 f  reg_fullgraph3[4]_i_76/O
                         net (fo=3, unplaced)         0.126     0.535    reg_fullgraph3[4]_i_76_n_0
                                                                      f  reg_fullgraph0[5]_i_39/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.685 f  reg_fullgraph0[5]_i_39/O
                         net (fo=1, unplaced)         0.120     0.805    reg_fullgraph0[5]_i_39_n_0
                                                                      f  reg_fullgraph0[5]_i_27/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.955 f  reg_fullgraph0[5]_i_27/O
                         net (fo=1, unplaced)         0.120     1.075    reg_fullgraph0[5]_i_27_n_0
                                                                      f  reg_fullgraph0[5]_i_11/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.225 f  reg_fullgraph0[5]_i_11/O
                         net (fo=10, unplaced)        0.230     1.455    reg_fullgraph0[5]_i_11_n_0
                                                                      f  reg_fullgraph1[1]_i_4/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.493 f  reg_fullgraph1[1]_i_4/O
                         net (fo=4, unplaced)         0.210     1.703    reg_fullgraph1[1]_i_4_n_0
                                                                      f  reg_fullgraph1[4]_i_5/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.741 r  reg_fullgraph1[4]_i_5/O
                         net (fo=3, unplaced)         0.203     1.944    reg_fullgraph1[4]_i_5_n_0
                                                                      r  reg_fullgraph1[3]_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.982 r  reg_fullgraph1[3]_i_1/O
                         net (fo=1, unplaced)         0.048     2.030    reg_fullgraph1[3]_i_1_n_0
                         FDRE                                         r  reg_fullgraph1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph1_reg[3]/C

Slack:                    inf
  Source:                 INPUT[5]
                            (input port)
  Destination:            reg_fullgraph1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.030ns  (logic 0.853ns (42.020%)  route 1.177ns (57.980%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT[5] (IN)
                         net (fo=267, unset)          0.000     0.000    INPUT[5]
                                                                      r  reg_fullgraph3[4]_i_196/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.139 r  reg_fullgraph3[4]_i_196/O
                         net (fo=1, unplaced)         0.120     0.259    reg_fullgraph3[4]_i_196_n_0
                                                                      r  reg_fullgraph3[4]_i_76/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.409 f  reg_fullgraph3[4]_i_76/O
                         net (fo=3, unplaced)         0.126     0.535    reg_fullgraph3[4]_i_76_n_0
                                                                      f  reg_fullgraph0[5]_i_39/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.685 f  reg_fullgraph0[5]_i_39/O
                         net (fo=1, unplaced)         0.120     0.805    reg_fullgraph0[5]_i_39_n_0
                                                                      f  reg_fullgraph0[5]_i_27/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.955 f  reg_fullgraph0[5]_i_27/O
                         net (fo=1, unplaced)         0.120     1.075    reg_fullgraph0[5]_i_27_n_0
                                                                      f  reg_fullgraph0[5]_i_11/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.225 f  reg_fullgraph0[5]_i_11/O
                         net (fo=10, unplaced)        0.230     1.455    reg_fullgraph0[5]_i_11_n_0
                                                                      f  reg_fullgraph1[1]_i_4/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.493 f  reg_fullgraph1[1]_i_4/O
                         net (fo=4, unplaced)         0.210     1.703    reg_fullgraph1[1]_i_4_n_0
                                                                      f  reg_fullgraph1[4]_i_5/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.741 r  reg_fullgraph1[4]_i_5/O
                         net (fo=3, unplaced)         0.203     1.944    reg_fullgraph1[4]_i_5_n_0
                                                                      r  reg_fullgraph1[4]_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.982 r  reg_fullgraph1[4]_i_1/O
                         net (fo=1, unplaced)         0.048     2.030    reg_fullgraph1[4]_i_1_n_0
                         FDRE                                         r  reg_fullgraph1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph1_reg[4]/C

Slack:                    inf
  Source:                 INPUT[5]
                            (input port)
  Destination:            reg_fullgraph0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.029ns  (logic 0.853ns (42.040%)  route 1.176ns (57.960%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT[5] (IN)
                         net (fo=267, unset)          0.000     0.000    INPUT[5]
                                                                      r  reg_fullgraph3[4]_i_196/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.139 r  reg_fullgraph3[4]_i_196/O
                         net (fo=1, unplaced)         0.120     0.259    reg_fullgraph3[4]_i_196_n_0
                                                                      r  reg_fullgraph3[4]_i_76/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.409 f  reg_fullgraph3[4]_i_76/O
                         net (fo=3, unplaced)         0.126     0.535    reg_fullgraph3[4]_i_76_n_0
                                                                      f  reg_fullgraph0[5]_i_39/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.685 f  reg_fullgraph0[5]_i_39/O
                         net (fo=1, unplaced)         0.120     0.805    reg_fullgraph0[5]_i_39_n_0
                                                                      f  reg_fullgraph0[5]_i_27/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.955 f  reg_fullgraph0[5]_i_27/O
                         net (fo=1, unplaced)         0.120     1.075    reg_fullgraph0[5]_i_27_n_0
                                                                      f  reg_fullgraph0[5]_i_11/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.225 f  reg_fullgraph0[5]_i_11/O
                         net (fo=10, unplaced)        0.230     1.455    reg_fullgraph0[5]_i_11_n_0
                                                                      f  reg_fullgraph0[5]_i_3/I1
                         LUT5 (Prop_LUT5_I1_O)        0.038     1.493 f  reg_fullgraph0[5]_i_3/O
                         net (fo=5, unplaced)         0.215     1.708    reg_fullgraph0[5]_i_3_n_0
                                                                      f  reg_fullgraph0[6]_i_7/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     1.746 f  reg_fullgraph0[6]_i_7/O
                         net (fo=1, unplaced)         0.197     1.943    reg_fullgraph0[6]_i_7_n_0
                                                                      f  reg_fullgraph0[6]_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.981 r  reg_fullgraph0[6]_i_1/O
                         net (fo=1, unplaced)         0.048     2.029    reg_fullgraph0[6]_i_1_n_0
                         FDRE                                         r  reg_fullgraph0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph0_reg[6]/C

Slack:                    inf
  Source:                 INPUT[5]
                            (input port)
  Destination:            reg_fullgraph0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.011ns  (logic 0.853ns (42.417%)  route 1.158ns (57.583%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT[5] (IN)
                         net (fo=267, unset)          0.000     0.000    INPUT[5]
                                                                      r  reg_fullgraph3[4]_i_196/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.139 r  reg_fullgraph3[4]_i_196/O
                         net (fo=1, unplaced)         0.120     0.259    reg_fullgraph3[4]_i_196_n_0
                                                                      r  reg_fullgraph3[4]_i_76/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.409 f  reg_fullgraph3[4]_i_76/O
                         net (fo=3, unplaced)         0.126     0.535    reg_fullgraph3[4]_i_76_n_0
                                                                      f  reg_fullgraph0[5]_i_39/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.685 f  reg_fullgraph0[5]_i_39/O
                         net (fo=1, unplaced)         0.120     0.805    reg_fullgraph0[5]_i_39_n_0
                                                                      f  reg_fullgraph0[5]_i_27/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.955 f  reg_fullgraph0[5]_i_27/O
                         net (fo=1, unplaced)         0.120     1.075    reg_fullgraph0[5]_i_27_n_0
                                                                      f  reg_fullgraph0[5]_i_11/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.225 f  reg_fullgraph0[5]_i_11/O
                         net (fo=10, unplaced)        0.230     1.455    reg_fullgraph0[5]_i_11_n_0
                                                                      f  reg_fullgraph0[1]_i_11/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     1.493 f  reg_fullgraph0[1]_i_11/O
                         net (fo=2, unplaced)         0.197     1.690    reg_fullgraph0[1]_i_11_n_0
                                                                      f  reg_fullgraph0[1]_i_7/I2
                         LUT5 (Prop_LUT5_I2_O)        0.038     1.728 r  reg_fullgraph0[1]_i_7/O
                         net (fo=1, unplaced)         0.197     1.925    reg_fullgraph0[1]_i_7_n_0
                                                                      r  reg_fullgraph0[1]_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.963 r  reg_fullgraph0[1]_i_1/O
                         net (fo=1, unplaced)         0.048     2.011    reg_fullgraph0[1]_i_1_n_0
                         FDRE                                         r  reg_fullgraph0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph0_reg[1]/C

Slack:                    inf
  Source:                 INPUT[5]
                            (input port)
  Destination:            reg_fullgraph4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.007ns  (logic 0.839ns (41.804%)  route 1.168ns (58.196%))
  Logic Levels:           8  (LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT[5] (IN)
                         net (fo=267, unset)          0.000     0.000    INPUT[5]
                                                                      r  reg_fullgraph0[6]_i_386/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.150 f  reg_fullgraph0[6]_i_386/O
                         net (fo=1, unplaced)         0.120     0.270    reg_fullgraph0[6]_i_386_n_0
                                                                      f  reg_fullgraph0[6]_i_375/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.420 r  reg_fullgraph0[6]_i_375/O
                         net (fo=1, unplaced)         0.120     0.540    reg_fullgraph0[6]_i_375_n_0
                                                                      r  reg_fullgraph0[6]_i_322/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.690 r  reg_fullgraph0[6]_i_322/O
                         net (fo=1, unplaced)         0.120     0.810    reg_fullgraph0[6]_i_322_n_0
                                                                      r  reg_fullgraph0[6]_i_136/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.960 r  reg_fullgraph0[6]_i_136/O
                         net (fo=1, unplaced)         0.197     1.157    reg_fullgraph0[6]_i_136_n_0
                                                                      r  reg_fullgraph0[6]_i_47/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.195 r  reg_fullgraph0[6]_i_47/O
                         net (fo=1, unplaced)         0.113     1.308    reg_fullgraph0[6]_i_47_n_0
                                                                      r  reg_fullgraph0[6]_i_19/I1
                         LUT6 (Prop_LUT6_I1_O)        0.125     1.433 r  reg_fullgraph0[6]_i_19/O
                         net (fo=12, unplaced)        0.235     1.668    reg_fullgraph0[6]_i_19_n_0
                                                                      r  reg_fullgraph4[4]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.706 r  reg_fullgraph4[4]_i_3/O
                         net (fo=5, unplaced)         0.215     1.921    reg_fullgraph4[4]_i_3_n_0
                                                                      r  reg_fullgraph4[0]_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     1.959 r  reg_fullgraph4[0]_i_1/O
                         net (fo=1, unplaced)         0.048     2.007    reg_fullgraph4[0]_i_1_n_0
                         FDRE                                         r  reg_fullgraph4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph4_reg[0]/C

Slack:                    inf
  Source:                 INPUT[5]
                            (input port)
  Destination:            reg_fullgraph4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.007ns  (logic 0.839ns (41.804%)  route 1.168ns (58.196%))
  Logic Levels:           8  (LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT[5] (IN)
                         net (fo=267, unset)          0.000     0.000    INPUT[5]
                                                                      r  reg_fullgraph0[6]_i_386/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.150 f  reg_fullgraph0[6]_i_386/O
                         net (fo=1, unplaced)         0.120     0.270    reg_fullgraph0[6]_i_386_n_0
                                                                      f  reg_fullgraph0[6]_i_375/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.420 r  reg_fullgraph0[6]_i_375/O
                         net (fo=1, unplaced)         0.120     0.540    reg_fullgraph0[6]_i_375_n_0
                                                                      r  reg_fullgraph0[6]_i_322/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.690 r  reg_fullgraph0[6]_i_322/O
                         net (fo=1, unplaced)         0.120     0.810    reg_fullgraph0[6]_i_322_n_0
                                                                      r  reg_fullgraph0[6]_i_136/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.960 r  reg_fullgraph0[6]_i_136/O
                         net (fo=1, unplaced)         0.197     1.157    reg_fullgraph0[6]_i_136_n_0
                                                                      r  reg_fullgraph0[6]_i_47/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.195 r  reg_fullgraph0[6]_i_47/O
                         net (fo=1, unplaced)         0.113     1.308    reg_fullgraph0[6]_i_47_n_0
                                                                      r  reg_fullgraph0[6]_i_19/I1
                         LUT6 (Prop_LUT6_I1_O)        0.125     1.433 r  reg_fullgraph0[6]_i_19/O
                         net (fo=12, unplaced)        0.235     1.668    reg_fullgraph0[6]_i_19_n_0
                                                                      r  reg_fullgraph4[4]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.706 r  reg_fullgraph4[4]_i_3/O
                         net (fo=5, unplaced)         0.215     1.921    reg_fullgraph4[4]_i_3_n_0
                                                                      r  reg_fullgraph4[1]_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.959 r  reg_fullgraph4[1]_i_1/O
                         net (fo=1, unplaced)         0.048     2.007    reg_fullgraph4[1]_i_1_n_0
                         FDRE                                         r  reg_fullgraph4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph4_reg[1]/C

Slack:                    inf
  Source:                 INPUT[5]
                            (input port)
  Destination:            reg_fullgraph5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.007ns  (logic 0.839ns (41.804%)  route 1.168ns (58.196%))
  Logic Levels:           8  (LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT[5] (IN)
                         net (fo=267, unset)          0.000     0.000    INPUT[5]
                                                                      r  reg_fullgraph0[6]_i_386/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.150 f  reg_fullgraph0[6]_i_386/O
                         net (fo=1, unplaced)         0.120     0.270    reg_fullgraph0[6]_i_386_n_0
                                                                      f  reg_fullgraph0[6]_i_375/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.420 r  reg_fullgraph0[6]_i_375/O
                         net (fo=1, unplaced)         0.120     0.540    reg_fullgraph0[6]_i_375_n_0
                                                                      r  reg_fullgraph0[6]_i_322/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.690 r  reg_fullgraph0[6]_i_322/O
                         net (fo=1, unplaced)         0.120     0.810    reg_fullgraph0[6]_i_322_n_0
                                                                      r  reg_fullgraph0[6]_i_136/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.960 r  reg_fullgraph0[6]_i_136/O
                         net (fo=1, unplaced)         0.197     1.157    reg_fullgraph0[6]_i_136_n_0
                                                                      r  reg_fullgraph0[6]_i_47/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.195 r  reg_fullgraph0[6]_i_47/O
                         net (fo=1, unplaced)         0.113     1.308    reg_fullgraph0[6]_i_47_n_0
                                                                      r  reg_fullgraph0[6]_i_19/I1
                         LUT6 (Prop_LUT6_I1_O)        0.125     1.433 r  reg_fullgraph0[6]_i_19/O
                         net (fo=12, unplaced)        0.235     1.668    reg_fullgraph0[6]_i_19_n_0
                                                                      r  reg_fullgraph5[4]_i_4/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.706 r  reg_fullgraph5[4]_i_4/O
                         net (fo=5, unplaced)         0.215     1.921    reg_fullgraph5[4]_i_4_n_0
                                                                      r  reg_fullgraph5[0]_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.959 r  reg_fullgraph5[0]_i_1/O
                         net (fo=1, unplaced)         0.048     2.007    reg_fullgraph5[0]_i_1_n_0
                         FDRE                                         r  reg_fullgraph5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph5_reg[0]/C

Slack:                    inf
  Source:                 INPUT[5]
                            (input port)
  Destination:            reg_fullgraph5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.007ns  (logic 0.839ns (41.804%)  route 1.168ns (58.196%))
  Logic Levels:           8  (LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT[5] (IN)
                         net (fo=267, unset)          0.000     0.000    INPUT[5]
                                                                      r  reg_fullgraph0[6]_i_386/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.150 f  reg_fullgraph0[6]_i_386/O
                         net (fo=1, unplaced)         0.120     0.270    reg_fullgraph0[6]_i_386_n_0
                                                                      f  reg_fullgraph0[6]_i_375/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.420 r  reg_fullgraph0[6]_i_375/O
                         net (fo=1, unplaced)         0.120     0.540    reg_fullgraph0[6]_i_375_n_0
                                                                      r  reg_fullgraph0[6]_i_322/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.690 r  reg_fullgraph0[6]_i_322/O
                         net (fo=1, unplaced)         0.120     0.810    reg_fullgraph0[6]_i_322_n_0
                                                                      r  reg_fullgraph0[6]_i_136/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.960 r  reg_fullgraph0[6]_i_136/O
                         net (fo=1, unplaced)         0.197     1.157    reg_fullgraph0[6]_i_136_n_0
                                                                      r  reg_fullgraph0[6]_i_47/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.195 r  reg_fullgraph0[6]_i_47/O
                         net (fo=1, unplaced)         0.113     1.308    reg_fullgraph0[6]_i_47_n_0
                                                                      r  reg_fullgraph0[6]_i_19/I1
                         LUT6 (Prop_LUT6_I1_O)        0.125     1.433 r  reg_fullgraph0[6]_i_19/O
                         net (fo=12, unplaced)        0.235     1.668    reg_fullgraph0[6]_i_19_n_0
                                                                      r  reg_fullgraph5[4]_i_4/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.706 r  reg_fullgraph5[4]_i_4/O
                         net (fo=5, unplaced)         0.215     1.921    reg_fullgraph5[4]_i_4_n_0
                                                                      r  reg_fullgraph5[1]_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.959 r  reg_fullgraph5[1]_i_1/O
                         net (fo=1, unplaced)         0.048     2.007    reg_fullgraph5[1]_i_1_n_0
                         FDRE                                         r  reg_fullgraph5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph5_reg[1]/C

Slack:                    inf
  Source:                 INPUT[5]
                            (input port)
  Destination:            reg_fullgraph5_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.007ns  (logic 0.839ns (41.804%)  route 1.168ns (58.196%))
  Logic Levels:           8  (LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  INPUT[5] (IN)
                         net (fo=267, unset)          0.000     0.000    INPUT[5]
                                                                      f  reg_fullgraph0[6]_i_386/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.150 r  reg_fullgraph0[6]_i_386/O
                         net (fo=1, unplaced)         0.120     0.270    reg_fullgraph0[6]_i_386_n_0
                                                                      r  reg_fullgraph0[6]_i_375/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.420 f  reg_fullgraph0[6]_i_375/O
                         net (fo=1, unplaced)         0.120     0.540    reg_fullgraph0[6]_i_375_n_0
                                                                      f  reg_fullgraph0[6]_i_322/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.690 f  reg_fullgraph0[6]_i_322/O
                         net (fo=1, unplaced)         0.120     0.810    reg_fullgraph0[6]_i_322_n_0
                                                                      f  reg_fullgraph0[6]_i_136/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.960 f  reg_fullgraph0[6]_i_136/O
                         net (fo=1, unplaced)         0.197     1.157    reg_fullgraph0[6]_i_136_n_0
                                                                      f  reg_fullgraph0[6]_i_47/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.195 f  reg_fullgraph0[6]_i_47/O
                         net (fo=1, unplaced)         0.113     1.308    reg_fullgraph0[6]_i_47_n_0
                                                                      f  reg_fullgraph0[6]_i_19/I1
                         LUT6 (Prop_LUT6_I1_O)        0.125     1.433 f  reg_fullgraph0[6]_i_19/O
                         net (fo=12, unplaced)        0.235     1.668    reg_fullgraph0[6]_i_19_n_0
                                                                      f  reg_fullgraph5[4]_i_4/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.706 f  reg_fullgraph5[4]_i_4/O
                         net (fo=5, unplaced)         0.215     1.921    reg_fullgraph5[4]_i_4_n_0
                                                                      f  reg_fullgraph5[4]_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.038     1.959 r  reg_fullgraph5[4]_i_1/O
                         net (fo=1, unplaced)         0.048     2.007    reg_fullgraph5[4]_i_1_n_0
                         FDRE                                         r  reg_fullgraph5_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph5_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 INPUT_EN
                            (input port)
  Destination:            reg_fullgraph0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT_EN (IN)
                         net (fo=50, unset)           0.000     0.000    INPUT_EN
                         FDRE                                         r  reg_fullgraph0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph0_reg[0]/C

Slack:                    inf
  Source:                 INPUT_EN
                            (input port)
  Destination:            reg_fullgraph0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT_EN (IN)
                         net (fo=50, unset)           0.000     0.000    INPUT_EN
                         FDRE                                         r  reg_fullgraph0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph0_reg[1]/C

Slack:                    inf
  Source:                 INPUT_EN
                            (input port)
  Destination:            reg_fullgraph0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT_EN (IN)
                         net (fo=50, unset)           0.000     0.000    INPUT_EN
                         FDRE                                         r  reg_fullgraph0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph0_reg[2]/C

Slack:                    inf
  Source:                 INPUT_EN
                            (input port)
  Destination:            reg_fullgraph0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT_EN (IN)
                         net (fo=50, unset)           0.000     0.000    INPUT_EN
                         FDRE                                         r  reg_fullgraph0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph0_reg[3]/C

Slack:                    inf
  Source:                 INPUT_EN
                            (input port)
  Destination:            reg_fullgraph0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT_EN (IN)
                         net (fo=50, unset)           0.000     0.000    INPUT_EN
                         FDRE                                         r  reg_fullgraph0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph0_reg[4]/C

Slack:                    inf
  Source:                 INPUT_EN
                            (input port)
  Destination:            reg_fullgraph0_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT_EN (IN)
                         net (fo=50, unset)           0.000     0.000    INPUT_EN
                         FDSE                                         r  reg_fullgraph0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDSE                                         r  reg_fullgraph0_reg[5]/C

Slack:                    inf
  Source:                 INPUT_EN
                            (input port)
  Destination:            reg_fullgraph0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT_EN (IN)
                         net (fo=50, unset)           0.000     0.000    INPUT_EN
                         FDRE                                         r  reg_fullgraph0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph0_reg[6]/C

Slack:                    inf
  Source:                 INPUT_EN
                            (input port)
  Destination:            reg_fullgraph13_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT_EN (IN)
                         net (fo=50, unset)           0.000     0.000    INPUT_EN
                         FDRE                                         r  reg_fullgraph13_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph13_reg[0]/C

Slack:                    inf
  Source:                 INPUT_EN
                            (input port)
  Destination:            reg_fullgraph13_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT_EN (IN)
                         net (fo=50, unset)           0.000     0.000    INPUT_EN
                         FDRE                                         r  reg_fullgraph13_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph13_reg[1]/C

Slack:                    inf
  Source:                 INPUT_EN
                            (input port)
  Destination:            reg_fullgraph13_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT_EN (IN)
                         net (fo=50, unset)           0.000     0.000    INPUT_EN
                         FDRE                                         r  reg_fullgraph13_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=49, unset)           0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph13_reg[2]/C





