Analysis & Elaboration report for skeleton
Mon Nov 21 13:28:14 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "check_overflow:checkingoverflow|mux_32bit:m3"
  6. Port Connectivity Checks: "check_overflow:checkingoverflow|mux_32bit:m2"
  7. Port Connectivity Checks: "check_overflow:checkingoverflow|mux_32bit:m1"
  8. Port Connectivity Checks: "pc_adder:padd|fulladder_12bits:f1"
  9. Port Connectivity Checks: "program_counter:pc"
 10. Port Connectivity Checks: "check_two:isBLT_type"
 11. Port Connectivity Checks: "check_two:isBNE_type"
 12. Port Connectivity Checks: "check_two:isADD_Itype"
 13. Port Connectivity Checks: "check_two:isSUB_Rtype"
 14. Port Connectivity Checks: "check_two:isADD_Rtype"
 15. Port Connectivity Checks: "is_ne:isNotBLT"
 16. Port Connectivity Checks: "is_ne:isNotBNE"
 17. Port Connectivity Checks: "is_ne:isNotJType"
 18. Port Connectivity Checks: "is_ne:isNotStore"
 19. Port Connectivity Checks: "is_ne:isNotLoad"
 20. Port Connectivity Checks: "is_ne:isNotRType"
 21. Analysis & Elaboration Messages
 22. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Mon Nov 21 13:28:14 2022       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; skeleton                                    ;
; Top-level Entity Name              ; processor                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; processor          ; skeleton           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "check_overflow:checkingoverflow|mux_32bit:m3" ;
+------------+-------+----------+------------------------------------------+
; Port       ; Type  ; Severity ; Details                                  ;
+------------+-------+----------+------------------------------------------+
; in1[1..0]  ; Input ; Info     ; Stuck at VCC                             ;
; in1[31..2] ; Input ; Info     ; Stuck at GND                             ;
+------------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "check_overflow:checkingoverflow|mux_32bit:m2" ;
+------------+-------+----------+------------------------------------------+
; Port       ; Type  ; Severity ; Details                                  ;
+------------+-------+----------+------------------------------------------+
; in1[31..2] ; Input ; Info     ; Stuck at GND                             ;
; in1[1]     ; Input ; Info     ; Stuck at VCC                             ;
; in1[0]     ; Input ; Info     ; Stuck at GND                             ;
+------------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "check_overflow:checkingoverflow|mux_32bit:m1" ;
+------------+-------+----------+------------------------------------------+
; Port       ; Type  ; Severity ; Details                                  ;
+------------+-------+----------+------------------------------------------+
; in1[31..1] ; Input ; Info     ; Stuck at GND                             ;
; in1[0]     ; Input ; Info     ; Stuck at VCC                             ;
+------------+-------+----------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_adder:padd|fulladder_12bits:f1"                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cin  ; Input  ; Info     ; Stuck at VCC                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "program_counter:pc" ;
+--------+-------+----------+--------------------+
; Port   ; Type  ; Severity ; Details            ;
+--------+-------+----------+--------------------+
; enable ; Input ; Info     ; Stuck at VCC       ;
+--------+-------+----------+--------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "check_two:isBLT_type" ;
+-----------+-------+----------+-------------------+
; Port      ; Type  ; Severity ; Details           ;
+-----------+-------+----------+-------------------+
; in2[2..1] ; Input ; Info     ; Stuck at VCC      ;
; in2[4..3] ; Input ; Info     ; Stuck at GND      ;
; in2[0]    ; Input ; Info     ; Stuck at GND      ;
; in4[2..1] ; Input ; Info     ; Stuck at VCC      ;
; in4[4..3] ; Input ; Info     ; Stuck at GND      ;
; in4[0]    ; Input ; Info     ; Stuck at GND      ;
+-----------+-------+----------+-------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "check_two:isBNE_type" ;
+-----------+-------+----------+-------------------+
; Port      ; Type  ; Severity ; Details           ;
+-----------+-------+----------+-------------------+
; in2[4..2] ; Input ; Info     ; Stuck at GND      ;
; in2[1]    ; Input ; Info     ; Stuck at VCC      ;
; in2[0]    ; Input ; Info     ; Stuck at GND      ;
; in4[4..2] ; Input ; Info     ; Stuck at GND      ;
; in4[1]    ; Input ; Info     ; Stuck at VCC      ;
; in4[0]    ; Input ; Info     ; Stuck at GND      ;
+-----------+-------+----------+-------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "check_two:isADD_Itype" ;
+-----------+-------+----------+--------------------+
; Port      ; Type  ; Severity ; Details            ;
+-----------+-------+----------+--------------------+
; in2[4..3] ; Input ; Info     ; Stuck at GND       ;
; in2[2]    ; Input ; Info     ; Stuck at VCC       ;
; in2[1]    ; Input ; Info     ; Stuck at GND       ;
; in2[0]    ; Input ; Info     ; Stuck at VCC       ;
; in4[4..3] ; Input ; Info     ; Stuck at GND       ;
; in4[2]    ; Input ; Info     ; Stuck at VCC       ;
; in4[1]    ; Input ; Info     ; Stuck at GND       ;
; in4[0]    ; Input ; Info     ; Stuck at VCC       ;
+-----------+-------+----------+--------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "check_two:isSUB_Rtype" ;
+-----------+-------+----------+--------------------+
; Port      ; Type  ; Severity ; Details            ;
+-----------+-------+----------+--------------------+
; in2       ; Input ; Info     ; Stuck at GND       ;
; in4[4..1] ; Input ; Info     ; Stuck at GND       ;
; in4[0]    ; Input ; Info     ; Stuck at VCC       ;
+-----------+-------+----------+--------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "check_two:isADD_Rtype" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; in2  ; Input ; Info     ; Stuck at GND            ;
; in4  ; Input ; Info     ; Stuck at GND            ;
+------+-------+----------+-------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "is_ne:isNotBLT"  ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; in2[2..1] ; Input ; Info     ; Stuck at VCC ;
; in2[4..3] ; Input ; Info     ; Stuck at GND ;
; in2[0]    ; Input ; Info     ; Stuck at GND ;
+-----------+-------+----------+--------------+


+---------------------------------------------+
; Port Connectivity Checks: "is_ne:isNotBNE"  ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; in2[4..2] ; Input ; Info     ; Stuck at GND ;
; in2[1]    ; Input ; Info     ; Stuck at VCC ;
; in2[0]    ; Input ; Info     ; Stuck at GND ;
+-----------+-------+----------+--------------+


+----------------------------------------------+
; Port Connectivity Checks: "is_ne:isNotJType" ;
+-----------+-------+----------+---------------+
; Port      ; Type  ; Severity ; Details       ;
+-----------+-------+----------+---------------+
; in2[4..1] ; Input ; Info     ; Stuck at GND  ;
; in2[0]    ; Input ; Info     ; Stuck at VCC  ;
+-----------+-------+----------+---------------+


+----------------------------------------------+
; Port Connectivity Checks: "is_ne:isNotStore" ;
+-----------+-------+----------+---------------+
; Port      ; Type  ; Severity ; Details       ;
+-----------+-------+----------+---------------+
; in2[2..0] ; Input ; Info     ; Stuck at VCC  ;
; in2[4..3] ; Input ; Info     ; Stuck at GND  ;
+-----------+-------+----------+---------------+


+---------------------------------------------+
; Port Connectivity Checks: "is_ne:isNotLoad" ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; in2[2..0] ; Input ; Info     ; Stuck at GND ;
; in2[4]    ; Input ; Info     ; Stuck at GND ;
; in2[3]    ; Input ; Info     ; Stuck at VCC ;
+-----------+-------+----------+--------------+


+----------------------------------------------+
; Port Connectivity Checks: "is_ne:isNotRType" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; in2  ; Input ; Info     ; Stuck at GND       ;
+------+-------+----------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Nov 21 13:27:55 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file reg_32.v
    Info (12023): Found entity 1: reg_32 File: C:/Users/ka266/Documents/Project4/reg_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder5_32.v
    Info (12023): Found entity 1: decoder5_32 File: C:/Users/ka266/Documents/Project4/decoder5_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: C:/Users/ka266/Documents/Project4/regfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file program_counter.v
    Info (12023): Found entity 1: program_counter File: C:/Users/ka266/Documents/Project4/program_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fulladder.v
    Info (12023): Found entity 1: fulladder File: C:/Users/ka266/Documents/Project4/fulladder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: C:/Users/ka266/Documents/Project4/imem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file dffe.v
    Info (12023): Found entity 1: dffe_ref File: C:/Users/ka266/Documents/Project4/dffe.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/ka266/Documents/Project4/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file skeleton.v
    Info (12023): Found entity 1: skeleton File: C:/Users/ka266/Documents/Project4/skeleton.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: C:/Users/ka266/Documents/Project4/processor.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: C:/Users/ka266/Documents/Project4/dmem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pc_adder.v
    Info (12023): Found entity 1: pc_adder File: C:/Users/ka266/Documents/Project4/pc_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sign_extension.v
    Info (12023): Found entity 1: sign_extension File: C:/Users/ka266/Documents/Project4/sign_extension.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_32bit.v
    Info (12023): Found entity 1: mux_32bit File: C:/Users/ka266/Documents/Project4/mux_32bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend_clock.v
    Info (12023): Found entity 1: extend_clock File: C:/Users/ka266/Documents/Project4/extend_clock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file invert_clock.v
    Info (12023): Found entity 1: invert_clock File: C:/Users/ka266/Documents/Project4/invert_clock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file initalize.v
    Info (12023): Found entity 1: initalize File: C:/Users/ka266/Documents/Project4/initalize.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file initalize_12.v
    Info (12023): Found entity 1: initalize_12 File: C:/Users/ka266/Documents/Project4/initalize_12.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file initalize_32.v
    Info (12023): Found entity 1: initalize_32 File: C:/Users/ka266/Documents/Project4/initalize_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor_tb.v
    Info (12023): Found entity 1: processor_tb File: C:/Users/ka266/Documents/Project4/processor_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file is_ne.v
    Info (12023): Found entity 1: is_ne File: C:/Users/ka266/Documents/Project4/is_ne.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file check_two.v
    Info (12023): Found entity 1: check_two File: C:/Users/ka266/Documents/Project4/check_two.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file check_overflow.v
    Info (12023): Found entity 1: check_overflow File: C:/Users/ka266/Documents/Project4/check_overflow.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_5bit.v
    Info (12023): Found entity 1: mux_5bit File: C:/Users/ka266/Documents/Project4/mux_5bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend_clock_negedge.v
    Info (12023): Found entity 1: extend_clock_negedge File: C:/Users/ka266/Documents/Project4/extend_clock_negedge.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fulladder_12bits.v
    Info (12023): Found entity 1: fulladder_12bits File: C:/Users/ka266/Documents/Project4/fulladder_12bits.v Line: 1
Info (12127): Elaborating entity "processor" for the top level hierarchy
Info (12128): Elaborating entity "is_ne" for hierarchy "is_ne:isNotRType" File: C:/Users/ka266/Documents/Project4/processor.v Line: 100
Info (12128): Elaborating entity "check_two" for hierarchy "check_two:isADD_Rtype" File: C:/Users/ka266/Documents/Project4/processor.v Line: 107
Info (12128): Elaborating entity "program_counter" for hierarchy "program_counter:pc" File: C:/Users/ka266/Documents/Project4/processor.v Line: 122
Info (12128): Elaborating entity "dffe_ref" for hierarchy "program_counter:pc|dffe_ref:intialize[0].df" File: C:/Users/ka266/Documents/Project4/program_counter.v Line: 10
Info (12128): Elaborating entity "pc_adder" for hierarchy "pc_adder:padd" File: C:/Users/ka266/Documents/Project4/processor.v Line: 123
Info (12128): Elaborating entity "fulladder_12bits" for hierarchy "pc_adder:padd|fulladder_12bits:f1" File: C:/Users/ka266/Documents/Project4/pc_adder.v Line: 17
Info (12128): Elaborating entity "fulladder" for hierarchy "pc_adder:padd|fulladder_12bits:f1|fulladder:fa0" File: C:/Users/ka266/Documents/Project4/fulladder_12bits.v Line: 8
Info (12128): Elaborating entity "mux_5bit" for hierarchy "mux_5bit:rt_mux" File: C:/Users/ka266/Documents/Project4/processor.v Line: 128
Info (12128): Elaborating entity "initalize" for hierarchy "initalize:rs" File: C:/Users/ka266/Documents/Project4/processor.v Line: 130
Info (12128): Elaborating entity "sign_extension" for hierarchy "sign_extension:si" File: C:/Users/ka266/Documents/Project4/processor.v Line: 142
Info (12128): Elaborating entity "alu" for hierarchy "alu:a1" File: C:/Users/ka266/Documents/Project4/processor.v Line: 149
Warning (10270): Verilog HDL Case Statement warning at alu.v(25): incomplete case statement has no default case item File: C:/Users/ka266/Documents/Project4/alu.v Line: 25
Info (12128): Elaborating entity "check_overflow" for hierarchy "check_overflow:checkingoverflow" File: C:/Users/ka266/Documents/Project4/processor.v Line: 150
Info (12128): Elaborating entity "mux_32bit" for hierarchy "check_overflow:checkingoverflow|mux_32bit:m1" File: C:/Users/ka266/Documents/Project4/check_overflow.v Line: 17
Info (12128): Elaborating entity "initalize_12" for hierarchy "initalize_12:dm_address" File: C:/Users/ka266/Documents/Project4/processor.v Line: 153
Info (12128): Elaborating entity "initalize_32" for hierarchy "initalize_32:dmaddress_data" File: C:/Users/ka266/Documents/Project4/processor.v Line: 157
Info (144001): Generated suppressed messages file C:/Users/ka266/Documents/Project4/output_files/skeleton.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4708 megabytes
    Info: Processing ended: Mon Nov 21 13:28:14 2022
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:24


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/ka266/Documents/Project4/output_files/skeleton.map.smsg.


