# compile verilog/system verilog design source files
sv xil_defaultlib  "E:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv"
sv xil_defaultlib  "E:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv"
sv xil_defaultlib  "E:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv"
sv xil_defaultlib  "E:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv"
sv xil_defaultlib  "E:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv"
sv xil_defaultlib  "E:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv"
sv xil_defaultlib  "E:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv"
verilog xil_defaultlib  "../../../hw.srcs/sources_1/imports/migrate/Ext_32.v"
verilog xil_defaultlib  "../../../hw.srcs/sources_1/imports/migrate/regs.v"
verilog xil_defaultlib  "../../../hw.srcs/sources_1/imports/migrate/MUX4T1_5.v"
verilog xil_defaultlib  "../../../hw.srcs/sources_1/imports/migrate/REG32.v"
verilog xil_defaultlib  "../../../hw.srcs/sources_1/imports/migrate/MUX2T1_32.v"
verilog xil_defaultlib  "../../../hw.srcs/sources_1/imports/migrate/ALU_v.v"
verilog xil_defaultlib  "../../../hw.srcs/sources_1/imports/migrate/MUX4T1_32.v"
verilog xil_defaultlib  "../../../hw.srcs/sources_1/imports/migrate/MDPath.v"
verilog xil_defaultlib  "../../../hw.srcs/sources_1/imports/migrate/MCtrl.v"
verilog xil_defaultlib  "../../../hw.srcs/sources_1/imports/migrate/MCPU.v"
verilog xil_defaultlib  "../../../hw.srcs/sources_1/imports/migrate/cputst.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
