
brushed_dc_motor_servo_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006384  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  08006498  08006498  00016498  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006540  08006540  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08006540  08006540  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006540  08006540  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006540  08006540  00016540  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006544  08006544  00016544  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08006548  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000318  20000078  080065c0  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000390  080065c0  00020390  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c44d  00000000  00000000  000200e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001c92  00000000  00000000  0002c531  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c50  00000000  00000000  0002e1c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009ac  00000000  00000000  0002ee18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017830  00000000  00000000  0002f7c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000dd74  00000000  00000000  00046ff4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00088c50  00000000  00000000  00054d68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003ee8  00000000  00000000  000dd9b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000e18a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	0800647c 	.word	0x0800647c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	0800647c 	.word	0x0800647c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2f>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a40:	bf24      	itt	cs
 8000a42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a4a:	d90d      	bls.n	8000a68 <__aeabi_d2f+0x30>
 8000a4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a60:	bf08      	it	eq
 8000a62:	f020 0001 	biceq.w	r0, r0, #1
 8000a66:	4770      	bx	lr
 8000a68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a6c:	d121      	bne.n	8000ab2 <__aeabi_d2f+0x7a>
 8000a6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a72:	bfbc      	itt	lt
 8000a74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	4770      	bxlt	lr
 8000a7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a82:	f1c2 0218 	rsb	r2, r2, #24
 8000a86:	f1c2 0c20 	rsb	ip, r2, #32
 8000a8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a92:	bf18      	it	ne
 8000a94:	f040 0001 	orrne.w	r0, r0, #1
 8000a98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000aa0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000aa4:	ea40 000c 	orr.w	r0, r0, ip
 8000aa8:	fa23 f302 	lsr.w	r3, r3, r2
 8000aac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ab0:	e7cc      	b.n	8000a4c <__aeabi_d2f+0x14>
 8000ab2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ab6:	d107      	bne.n	8000ac8 <__aeabi_d2f+0x90>
 8000ab8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000abc:	bf1e      	ittt	ne
 8000abe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ac2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ac6:	4770      	bxne	lr
 8000ac8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000acc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ad0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_frsub>:
 8000ad8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000adc:	e002      	b.n	8000ae4 <__addsf3>
 8000ade:	bf00      	nop

08000ae0 <__aeabi_fsub>:
 8000ae0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ae4 <__addsf3>:
 8000ae4:	0042      	lsls	r2, r0, #1
 8000ae6:	bf1f      	itttt	ne
 8000ae8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000aec:	ea92 0f03 	teqne	r2, r3
 8000af0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000af4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000af8:	d06a      	beq.n	8000bd0 <__addsf3+0xec>
 8000afa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000afe:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b02:	bfc1      	itttt	gt
 8000b04:	18d2      	addgt	r2, r2, r3
 8000b06:	4041      	eorgt	r1, r0
 8000b08:	4048      	eorgt	r0, r1
 8000b0a:	4041      	eorgt	r1, r0
 8000b0c:	bfb8      	it	lt
 8000b0e:	425b      	neglt	r3, r3
 8000b10:	2b19      	cmp	r3, #25
 8000b12:	bf88      	it	hi
 8000b14:	4770      	bxhi	lr
 8000b16:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b1a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b1e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4240      	negne	r0, r0
 8000b26:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b2e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b32:	bf18      	it	ne
 8000b34:	4249      	negne	r1, r1
 8000b36:	ea92 0f03 	teq	r2, r3
 8000b3a:	d03f      	beq.n	8000bbc <__addsf3+0xd8>
 8000b3c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b40:	fa41 fc03 	asr.w	ip, r1, r3
 8000b44:	eb10 000c 	adds.w	r0, r0, ip
 8000b48:	f1c3 0320 	rsb	r3, r3, #32
 8000b4c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b50:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b54:	d502      	bpl.n	8000b5c <__addsf3+0x78>
 8000b56:	4249      	negs	r1, r1
 8000b58:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b5c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b60:	d313      	bcc.n	8000b8a <__addsf3+0xa6>
 8000b62:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b66:	d306      	bcc.n	8000b76 <__addsf3+0x92>
 8000b68:	0840      	lsrs	r0, r0, #1
 8000b6a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b6e:	f102 0201 	add.w	r2, r2, #1
 8000b72:	2afe      	cmp	r2, #254	; 0xfe
 8000b74:	d251      	bcs.n	8000c1a <__addsf3+0x136>
 8000b76:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b7a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b7e:	bf08      	it	eq
 8000b80:	f020 0001 	biceq.w	r0, r0, #1
 8000b84:	ea40 0003 	orr.w	r0, r0, r3
 8000b88:	4770      	bx	lr
 8000b8a:	0049      	lsls	r1, r1, #1
 8000b8c:	eb40 0000 	adc.w	r0, r0, r0
 8000b90:	3a01      	subs	r2, #1
 8000b92:	bf28      	it	cs
 8000b94:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b98:	d2ed      	bcs.n	8000b76 <__addsf3+0x92>
 8000b9a:	fab0 fc80 	clz	ip, r0
 8000b9e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000ba2:	ebb2 020c 	subs.w	r2, r2, ip
 8000ba6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000baa:	bfaa      	itet	ge
 8000bac:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bb0:	4252      	neglt	r2, r2
 8000bb2:	4318      	orrge	r0, r3
 8000bb4:	bfbc      	itt	lt
 8000bb6:	40d0      	lsrlt	r0, r2
 8000bb8:	4318      	orrlt	r0, r3
 8000bba:	4770      	bx	lr
 8000bbc:	f092 0f00 	teq	r2, #0
 8000bc0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bc4:	bf06      	itte	eq
 8000bc6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bca:	3201      	addeq	r2, #1
 8000bcc:	3b01      	subne	r3, #1
 8000bce:	e7b5      	b.n	8000b3c <__addsf3+0x58>
 8000bd0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bd8:	bf18      	it	ne
 8000bda:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bde:	d021      	beq.n	8000c24 <__addsf3+0x140>
 8000be0:	ea92 0f03 	teq	r2, r3
 8000be4:	d004      	beq.n	8000bf0 <__addsf3+0x10c>
 8000be6:	f092 0f00 	teq	r2, #0
 8000bea:	bf08      	it	eq
 8000bec:	4608      	moveq	r0, r1
 8000bee:	4770      	bx	lr
 8000bf0:	ea90 0f01 	teq	r0, r1
 8000bf4:	bf1c      	itt	ne
 8000bf6:	2000      	movne	r0, #0
 8000bf8:	4770      	bxne	lr
 8000bfa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bfe:	d104      	bne.n	8000c0a <__addsf3+0x126>
 8000c00:	0040      	lsls	r0, r0, #1
 8000c02:	bf28      	it	cs
 8000c04:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c08:	4770      	bx	lr
 8000c0a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c0e:	bf3c      	itt	cc
 8000c10:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c14:	4770      	bxcc	lr
 8000c16:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c1a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c1e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c22:	4770      	bx	lr
 8000c24:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c28:	bf16      	itet	ne
 8000c2a:	4608      	movne	r0, r1
 8000c2c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c30:	4601      	movne	r1, r0
 8000c32:	0242      	lsls	r2, r0, #9
 8000c34:	bf06      	itte	eq
 8000c36:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c3a:	ea90 0f01 	teqeq	r0, r1
 8000c3e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c42:	4770      	bx	lr

08000c44 <__aeabi_ui2f>:
 8000c44:	f04f 0300 	mov.w	r3, #0
 8000c48:	e004      	b.n	8000c54 <__aeabi_i2f+0x8>
 8000c4a:	bf00      	nop

08000c4c <__aeabi_i2f>:
 8000c4c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c50:	bf48      	it	mi
 8000c52:	4240      	negmi	r0, r0
 8000c54:	ea5f 0c00 	movs.w	ip, r0
 8000c58:	bf08      	it	eq
 8000c5a:	4770      	bxeq	lr
 8000c5c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c60:	4601      	mov	r1, r0
 8000c62:	f04f 0000 	mov.w	r0, #0
 8000c66:	e01c      	b.n	8000ca2 <__aeabi_l2f+0x2a>

08000c68 <__aeabi_ul2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f04f 0300 	mov.w	r3, #0
 8000c74:	e00a      	b.n	8000c8c <__aeabi_l2f+0x14>
 8000c76:	bf00      	nop

08000c78 <__aeabi_l2f>:
 8000c78:	ea50 0201 	orrs.w	r2, r0, r1
 8000c7c:	bf08      	it	eq
 8000c7e:	4770      	bxeq	lr
 8000c80:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c84:	d502      	bpl.n	8000c8c <__aeabi_l2f+0x14>
 8000c86:	4240      	negs	r0, r0
 8000c88:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c8c:	ea5f 0c01 	movs.w	ip, r1
 8000c90:	bf02      	ittt	eq
 8000c92:	4684      	moveq	ip, r0
 8000c94:	4601      	moveq	r1, r0
 8000c96:	2000      	moveq	r0, #0
 8000c98:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c9c:	bf08      	it	eq
 8000c9e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000ca2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000ca6:	fabc f28c 	clz	r2, ip
 8000caa:	3a08      	subs	r2, #8
 8000cac:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cb0:	db10      	blt.n	8000cd4 <__aeabi_l2f+0x5c>
 8000cb2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cb6:	4463      	add	r3, ip
 8000cb8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cbc:	f1c2 0220 	rsb	r2, r2, #32
 8000cc0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cc4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cc8:	eb43 0002 	adc.w	r0, r3, r2
 8000ccc:	bf08      	it	eq
 8000cce:	f020 0001 	biceq.w	r0, r0, #1
 8000cd2:	4770      	bx	lr
 8000cd4:	f102 0220 	add.w	r2, r2, #32
 8000cd8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cdc:	f1c2 0220 	rsb	r2, r2, #32
 8000ce0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ce4:	fa21 f202 	lsr.w	r2, r1, r2
 8000ce8:	eb43 0002 	adc.w	r0, r3, r2
 8000cec:	bf08      	it	eq
 8000cee:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cf2:	4770      	bx	lr

08000cf4 <__aeabi_fmul>:
 8000cf4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000cf8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cfc:	bf1e      	ittt	ne
 8000cfe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d02:	ea92 0f0c 	teqne	r2, ip
 8000d06:	ea93 0f0c 	teqne	r3, ip
 8000d0a:	d06f      	beq.n	8000dec <__aeabi_fmul+0xf8>
 8000d0c:	441a      	add	r2, r3
 8000d0e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d12:	0240      	lsls	r0, r0, #9
 8000d14:	bf18      	it	ne
 8000d16:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d1a:	d01e      	beq.n	8000d5a <__aeabi_fmul+0x66>
 8000d1c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d20:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d24:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d28:	fba0 3101 	umull	r3, r1, r0, r1
 8000d2c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d30:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d34:	bf3e      	ittt	cc
 8000d36:	0049      	lslcc	r1, r1, #1
 8000d38:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d3c:	005b      	lslcc	r3, r3, #1
 8000d3e:	ea40 0001 	orr.w	r0, r0, r1
 8000d42:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d46:	2afd      	cmp	r2, #253	; 0xfd
 8000d48:	d81d      	bhi.n	8000d86 <__aeabi_fmul+0x92>
 8000d4a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d4e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d52:	bf08      	it	eq
 8000d54:	f020 0001 	biceq.w	r0, r0, #1
 8000d58:	4770      	bx	lr
 8000d5a:	f090 0f00 	teq	r0, #0
 8000d5e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d62:	bf08      	it	eq
 8000d64:	0249      	lsleq	r1, r1, #9
 8000d66:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d6a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d6e:	3a7f      	subs	r2, #127	; 0x7f
 8000d70:	bfc2      	ittt	gt
 8000d72:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d76:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d7a:	4770      	bxgt	lr
 8000d7c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d80:	f04f 0300 	mov.w	r3, #0
 8000d84:	3a01      	subs	r2, #1
 8000d86:	dc5d      	bgt.n	8000e44 <__aeabi_fmul+0x150>
 8000d88:	f112 0f19 	cmn.w	r2, #25
 8000d8c:	bfdc      	itt	le
 8000d8e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d92:	4770      	bxle	lr
 8000d94:	f1c2 0200 	rsb	r2, r2, #0
 8000d98:	0041      	lsls	r1, r0, #1
 8000d9a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d9e:	f1c2 0220 	rsb	r2, r2, #32
 8000da2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000da6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000daa:	f140 0000 	adc.w	r0, r0, #0
 8000dae:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000db2:	bf08      	it	eq
 8000db4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000db8:	4770      	bx	lr
 8000dba:	f092 0f00 	teq	r2, #0
 8000dbe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dc2:	bf02      	ittt	eq
 8000dc4:	0040      	lsleq	r0, r0, #1
 8000dc6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dca:	3a01      	subeq	r2, #1
 8000dcc:	d0f9      	beq.n	8000dc2 <__aeabi_fmul+0xce>
 8000dce:	ea40 000c 	orr.w	r0, r0, ip
 8000dd2:	f093 0f00 	teq	r3, #0
 8000dd6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dda:	bf02      	ittt	eq
 8000ddc:	0049      	lsleq	r1, r1, #1
 8000dde:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000de2:	3b01      	subeq	r3, #1
 8000de4:	d0f9      	beq.n	8000dda <__aeabi_fmul+0xe6>
 8000de6:	ea41 010c 	orr.w	r1, r1, ip
 8000dea:	e78f      	b.n	8000d0c <__aeabi_fmul+0x18>
 8000dec:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000df0:	ea92 0f0c 	teq	r2, ip
 8000df4:	bf18      	it	ne
 8000df6:	ea93 0f0c 	teqne	r3, ip
 8000dfa:	d00a      	beq.n	8000e12 <__aeabi_fmul+0x11e>
 8000dfc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e00:	bf18      	it	ne
 8000e02:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e06:	d1d8      	bne.n	8000dba <__aeabi_fmul+0xc6>
 8000e08:	ea80 0001 	eor.w	r0, r0, r1
 8000e0c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e10:	4770      	bx	lr
 8000e12:	f090 0f00 	teq	r0, #0
 8000e16:	bf17      	itett	ne
 8000e18:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e1c:	4608      	moveq	r0, r1
 8000e1e:	f091 0f00 	teqne	r1, #0
 8000e22:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e26:	d014      	beq.n	8000e52 <__aeabi_fmul+0x15e>
 8000e28:	ea92 0f0c 	teq	r2, ip
 8000e2c:	d101      	bne.n	8000e32 <__aeabi_fmul+0x13e>
 8000e2e:	0242      	lsls	r2, r0, #9
 8000e30:	d10f      	bne.n	8000e52 <__aeabi_fmul+0x15e>
 8000e32:	ea93 0f0c 	teq	r3, ip
 8000e36:	d103      	bne.n	8000e40 <__aeabi_fmul+0x14c>
 8000e38:	024b      	lsls	r3, r1, #9
 8000e3a:	bf18      	it	ne
 8000e3c:	4608      	movne	r0, r1
 8000e3e:	d108      	bne.n	8000e52 <__aeabi_fmul+0x15e>
 8000e40:	ea80 0001 	eor.w	r0, r0, r1
 8000e44:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e48:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e4c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e50:	4770      	bx	lr
 8000e52:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e56:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e5a:	4770      	bx	lr

08000e5c <__aeabi_fdiv>:
 8000e5c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e60:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e64:	bf1e      	ittt	ne
 8000e66:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e6a:	ea92 0f0c 	teqne	r2, ip
 8000e6e:	ea93 0f0c 	teqne	r3, ip
 8000e72:	d069      	beq.n	8000f48 <__aeabi_fdiv+0xec>
 8000e74:	eba2 0203 	sub.w	r2, r2, r3
 8000e78:	ea80 0c01 	eor.w	ip, r0, r1
 8000e7c:	0249      	lsls	r1, r1, #9
 8000e7e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e82:	d037      	beq.n	8000ef4 <__aeabi_fdiv+0x98>
 8000e84:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e88:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e8c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e90:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e94:	428b      	cmp	r3, r1
 8000e96:	bf38      	it	cc
 8000e98:	005b      	lslcc	r3, r3, #1
 8000e9a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e9e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ea2:	428b      	cmp	r3, r1
 8000ea4:	bf24      	itt	cs
 8000ea6:	1a5b      	subcs	r3, r3, r1
 8000ea8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000eac:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000eb0:	bf24      	itt	cs
 8000eb2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000eb6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eba:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000ebe:	bf24      	itt	cs
 8000ec0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ec4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000ec8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ecc:	bf24      	itt	cs
 8000ece:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ed2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ed6:	011b      	lsls	r3, r3, #4
 8000ed8:	bf18      	it	ne
 8000eda:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ede:	d1e0      	bne.n	8000ea2 <__aeabi_fdiv+0x46>
 8000ee0:	2afd      	cmp	r2, #253	; 0xfd
 8000ee2:	f63f af50 	bhi.w	8000d86 <__aeabi_fmul+0x92>
 8000ee6:	428b      	cmp	r3, r1
 8000ee8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eec:	bf08      	it	eq
 8000eee:	f020 0001 	biceq.w	r0, r0, #1
 8000ef2:	4770      	bx	lr
 8000ef4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ef8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000efc:	327f      	adds	r2, #127	; 0x7f
 8000efe:	bfc2      	ittt	gt
 8000f00:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f04:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f08:	4770      	bxgt	lr
 8000f0a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f0e:	f04f 0300 	mov.w	r3, #0
 8000f12:	3a01      	subs	r2, #1
 8000f14:	e737      	b.n	8000d86 <__aeabi_fmul+0x92>
 8000f16:	f092 0f00 	teq	r2, #0
 8000f1a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f1e:	bf02      	ittt	eq
 8000f20:	0040      	lsleq	r0, r0, #1
 8000f22:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f26:	3a01      	subeq	r2, #1
 8000f28:	d0f9      	beq.n	8000f1e <__aeabi_fdiv+0xc2>
 8000f2a:	ea40 000c 	orr.w	r0, r0, ip
 8000f2e:	f093 0f00 	teq	r3, #0
 8000f32:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f36:	bf02      	ittt	eq
 8000f38:	0049      	lsleq	r1, r1, #1
 8000f3a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f3e:	3b01      	subeq	r3, #1
 8000f40:	d0f9      	beq.n	8000f36 <__aeabi_fdiv+0xda>
 8000f42:	ea41 010c 	orr.w	r1, r1, ip
 8000f46:	e795      	b.n	8000e74 <__aeabi_fdiv+0x18>
 8000f48:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f4c:	ea92 0f0c 	teq	r2, ip
 8000f50:	d108      	bne.n	8000f64 <__aeabi_fdiv+0x108>
 8000f52:	0242      	lsls	r2, r0, #9
 8000f54:	f47f af7d 	bne.w	8000e52 <__aeabi_fmul+0x15e>
 8000f58:	ea93 0f0c 	teq	r3, ip
 8000f5c:	f47f af70 	bne.w	8000e40 <__aeabi_fmul+0x14c>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e776      	b.n	8000e52 <__aeabi_fmul+0x15e>
 8000f64:	ea93 0f0c 	teq	r3, ip
 8000f68:	d104      	bne.n	8000f74 <__aeabi_fdiv+0x118>
 8000f6a:	024b      	lsls	r3, r1, #9
 8000f6c:	f43f af4c 	beq.w	8000e08 <__aeabi_fmul+0x114>
 8000f70:	4608      	mov	r0, r1
 8000f72:	e76e      	b.n	8000e52 <__aeabi_fmul+0x15e>
 8000f74:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f78:	bf18      	it	ne
 8000f7a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f7e:	d1ca      	bne.n	8000f16 <__aeabi_fdiv+0xba>
 8000f80:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f84:	f47f af5c 	bne.w	8000e40 <__aeabi_fmul+0x14c>
 8000f88:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f8c:	f47f af3c 	bne.w	8000e08 <__aeabi_fmul+0x114>
 8000f90:	e75f      	b.n	8000e52 <__aeabi_fmul+0x15e>
 8000f92:	bf00      	nop

08000f94 <__gesf2>:
 8000f94:	f04f 3cff 	mov.w	ip, #4294967295
 8000f98:	e006      	b.n	8000fa8 <__cmpsf2+0x4>
 8000f9a:	bf00      	nop

08000f9c <__lesf2>:
 8000f9c:	f04f 0c01 	mov.w	ip, #1
 8000fa0:	e002      	b.n	8000fa8 <__cmpsf2+0x4>
 8000fa2:	bf00      	nop

08000fa4 <__cmpsf2>:
 8000fa4:	f04f 0c01 	mov.w	ip, #1
 8000fa8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fac:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fb0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fb4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fb8:	bf18      	it	ne
 8000fba:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fbe:	d011      	beq.n	8000fe4 <__cmpsf2+0x40>
 8000fc0:	b001      	add	sp, #4
 8000fc2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fc6:	bf18      	it	ne
 8000fc8:	ea90 0f01 	teqne	r0, r1
 8000fcc:	bf58      	it	pl
 8000fce:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fd2:	bf88      	it	hi
 8000fd4:	17c8      	asrhi	r0, r1, #31
 8000fd6:	bf38      	it	cc
 8000fd8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fdc:	bf18      	it	ne
 8000fde:	f040 0001 	orrne.w	r0, r0, #1
 8000fe2:	4770      	bx	lr
 8000fe4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fe8:	d102      	bne.n	8000ff0 <__cmpsf2+0x4c>
 8000fea:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fee:	d105      	bne.n	8000ffc <__cmpsf2+0x58>
 8000ff0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ff4:	d1e4      	bne.n	8000fc0 <__cmpsf2+0x1c>
 8000ff6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000ffa:	d0e1      	beq.n	8000fc0 <__cmpsf2+0x1c>
 8000ffc:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop

08001004 <__aeabi_cfrcmple>:
 8001004:	4684      	mov	ip, r0
 8001006:	4608      	mov	r0, r1
 8001008:	4661      	mov	r1, ip
 800100a:	e7ff      	b.n	800100c <__aeabi_cfcmpeq>

0800100c <__aeabi_cfcmpeq>:
 800100c:	b50f      	push	{r0, r1, r2, r3, lr}
 800100e:	f7ff ffc9 	bl	8000fa4 <__cmpsf2>
 8001012:	2800      	cmp	r0, #0
 8001014:	bf48      	it	mi
 8001016:	f110 0f00 	cmnmi.w	r0, #0
 800101a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800101c <__aeabi_fcmpeq>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff fff4 	bl	800100c <__aeabi_cfcmpeq>
 8001024:	bf0c      	ite	eq
 8001026:	2001      	moveq	r0, #1
 8001028:	2000      	movne	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <__aeabi_fcmplt>:
 8001030:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001034:	f7ff ffea 	bl	800100c <__aeabi_cfcmpeq>
 8001038:	bf34      	ite	cc
 800103a:	2001      	movcc	r0, #1
 800103c:	2000      	movcs	r0, #0
 800103e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001042:	bf00      	nop

08001044 <__aeabi_fcmple>:
 8001044:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001048:	f7ff ffe0 	bl	800100c <__aeabi_cfcmpeq>
 800104c:	bf94      	ite	ls
 800104e:	2001      	movls	r0, #1
 8001050:	2000      	movhi	r0, #0
 8001052:	f85d fb08 	ldr.w	pc, [sp], #8
 8001056:	bf00      	nop

08001058 <__aeabi_fcmpge>:
 8001058:	f84d ed08 	str.w	lr, [sp, #-8]!
 800105c:	f7ff ffd2 	bl	8001004 <__aeabi_cfrcmple>
 8001060:	bf94      	ite	ls
 8001062:	2001      	movls	r0, #1
 8001064:	2000      	movhi	r0, #0
 8001066:	f85d fb08 	ldr.w	pc, [sp], #8
 800106a:	bf00      	nop

0800106c <__aeabi_fcmpgt>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff ffc8 	bl	8001004 <__aeabi_cfrcmple>
 8001074:	bf34      	ite	cc
 8001076:	2001      	movcc	r0, #1
 8001078:	2000      	movcs	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmpun>:
 8001080:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001084:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001088:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800108c:	d102      	bne.n	8001094 <__aeabi_fcmpun+0x14>
 800108e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001092:	d108      	bne.n	80010a6 <__aeabi_fcmpun+0x26>
 8001094:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001098:	d102      	bne.n	80010a0 <__aeabi_fcmpun+0x20>
 800109a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800109e:	d102      	bne.n	80010a6 <__aeabi_fcmpun+0x26>
 80010a0:	f04f 0000 	mov.w	r0, #0
 80010a4:	4770      	bx	lr
 80010a6:	f04f 0001 	mov.w	r0, #1
 80010aa:	4770      	bx	lr

080010ac <__aeabi_f2iz>:
 80010ac:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010b0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010b4:	d30f      	bcc.n	80010d6 <__aeabi_f2iz+0x2a>
 80010b6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010ba:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010be:	d90d      	bls.n	80010dc <__aeabi_f2iz+0x30>
 80010c0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010c4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010c8:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80010cc:	fa23 f002 	lsr.w	r0, r3, r2
 80010d0:	bf18      	it	ne
 80010d2:	4240      	negne	r0, r0
 80010d4:	4770      	bx	lr
 80010d6:	f04f 0000 	mov.w	r0, #0
 80010da:	4770      	bx	lr
 80010dc:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010e0:	d101      	bne.n	80010e6 <__aeabi_f2iz+0x3a>
 80010e2:	0242      	lsls	r2, r0, #9
 80010e4:	d105      	bne.n	80010f2 <__aeabi_f2iz+0x46>
 80010e6:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80010ea:	bf08      	it	eq
 80010ec:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80010f0:	4770      	bx	lr
 80010f2:	f04f 0000 	mov.w	r0, #0
 80010f6:	4770      	bx	lr

080010f8 <__aeabi_f2uiz>:
 80010f8:	0042      	lsls	r2, r0, #1
 80010fa:	d20e      	bcs.n	800111a <__aeabi_f2uiz+0x22>
 80010fc:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001100:	d30b      	bcc.n	800111a <__aeabi_f2uiz+0x22>
 8001102:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001106:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800110a:	d409      	bmi.n	8001120 <__aeabi_f2uiz+0x28>
 800110c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001110:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001114:	fa23 f002 	lsr.w	r0, r3, r2
 8001118:	4770      	bx	lr
 800111a:	f04f 0000 	mov.w	r0, #0
 800111e:	4770      	bx	lr
 8001120:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001124:	d101      	bne.n	800112a <__aeabi_f2uiz+0x32>
 8001126:	0242      	lsls	r2, r0, #9
 8001128:	d102      	bne.n	8001130 <__aeabi_f2uiz+0x38>
 800112a:	f04f 30ff 	mov.w	r0, #4294967295
 800112e:	4770      	bx	lr
 8001130:	f04f 0000 	mov.w	r0, #0
 8001134:	4770      	bx	lr
 8001136:	bf00      	nop

08001138 <CalculateMotionProfile>:
static void MX_TIM3_Init(void);
/* USER CODE BEGIN PFP */


void CalculateMotionProfile()
{
 8001138:	b5b0      	push	{r4, r5, r7, lr}
 800113a:	af00      	add	r7, sp, #0
	memset(&motionProfile, 0, sizeof(motionProfile));
 800113c:	222c      	movs	r2, #44	; 0x2c
 800113e:	2100      	movs	r1, #0
 8001140:	4880      	ldr	r0, [pc, #512]	; (8001344 <CalculateMotionProfile+0x20c>)
 8001142:	f003 fdff 	bl	8004d44 <memset>

	motionProfile.max_acceleration = data.acceleration;
 8001146:	4b80      	ldr	r3, [pc, #512]	; (8001348 <CalculateMotionProfile+0x210>)
 8001148:	689b      	ldr	r3, [r3, #8]
 800114a:	4a7e      	ldr	r2, [pc, #504]	; (8001344 <CalculateMotionProfile+0x20c>)
 800114c:	6013      	str	r3, [r2, #0]
	motionProfile.max_deceleration = data.deceleration;
 800114e:	4b7e      	ldr	r3, [pc, #504]	; (8001348 <CalculateMotionProfile+0x210>)
 8001150:	68db      	ldr	r3, [r3, #12]
 8001152:	4a7c      	ldr	r2, [pc, #496]	; (8001344 <CalculateMotionProfile+0x20c>)
 8001154:	6053      	str	r3, [r2, #4]
	motionProfile.total_distance = data.position - (motor_current_position * ( (data.gearRatio * data.encoderPulses) / 360.0f));
 8001156:	4b7c      	ldr	r3, [pc, #496]	; (8001348 <CalculateMotionProfile+0x210>)
 8001158:	685c      	ldr	r4, [r3, #4]
 800115a:	4b7b      	ldr	r3, [pc, #492]	; (8001348 <CalculateMotionProfile+0x210>)
 800115c:	69db      	ldr	r3, [r3, #28]
 800115e:	4a7a      	ldr	r2, [pc, #488]	; (8001348 <CalculateMotionProfile+0x210>)
 8001160:	6992      	ldr	r2, [r2, #24]
 8001162:	4611      	mov	r1, r2
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff fdc5 	bl	8000cf4 <__aeabi_fmul>
 800116a:	4603      	mov	r3, r0
 800116c:	4977      	ldr	r1, [pc, #476]	; (800134c <CalculateMotionProfile+0x214>)
 800116e:	4618      	mov	r0, r3
 8001170:	f7ff fe74 	bl	8000e5c <__aeabi_fdiv>
 8001174:	4603      	mov	r3, r0
 8001176:	461a      	mov	r2, r3
 8001178:	4b75      	ldr	r3, [pc, #468]	; (8001350 <CalculateMotionProfile+0x218>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4619      	mov	r1, r3
 800117e:	4610      	mov	r0, r2
 8001180:	f7ff fdb8 	bl	8000cf4 <__aeabi_fmul>
 8001184:	4603      	mov	r3, r0
 8001186:	4619      	mov	r1, r3
 8001188:	4620      	mov	r0, r4
 800118a:	f7ff fca9 	bl	8000ae0 <__aeabi_fsub>
 800118e:	4603      	mov	r3, r0
 8001190:	461a      	mov	r2, r3
 8001192:	4b6c      	ldr	r3, [pc, #432]	; (8001344 <CalculateMotionProfile+0x20c>)
 8001194:	609a      	str	r2, [r3, #8]
	motionProfile.max_velocity = data.speed;
 8001196:	4b6c      	ldr	r3, [pc, #432]	; (8001348 <CalculateMotionProfile+0x210>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	4a6a      	ldr	r2, [pc, #424]	; (8001344 <CalculateMotionProfile+0x20c>)
 800119c:	6293      	str	r3, [r2, #40]	; 0x28
	if(motionProfile.max_acceleration == 0.0f || motionProfile.max_deceleration == 0.0f || motionProfile.max_velocity == 0.0f)
 800119e:	4b69      	ldr	r3, [pc, #420]	; (8001344 <CalculateMotionProfile+0x20c>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f04f 0100 	mov.w	r1, #0
 80011a6:	4618      	mov	r0, r3
 80011a8:	f7ff ff38 	bl	800101c <__aeabi_fcmpeq>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	f040 80c6 	bne.w	8001340 <CalculateMotionProfile+0x208>
 80011b4:	4b63      	ldr	r3, [pc, #396]	; (8001344 <CalculateMotionProfile+0x20c>)
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	f04f 0100 	mov.w	r1, #0
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff ff2d 	bl	800101c <__aeabi_fcmpeq>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	f040 80bb 	bne.w	8001340 <CalculateMotionProfile+0x208>
 80011ca:	4b5e      	ldr	r3, [pc, #376]	; (8001344 <CalculateMotionProfile+0x20c>)
 80011cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011ce:	f04f 0100 	mov.w	r1, #0
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7ff ff22 	bl	800101c <__aeabi_fcmpeq>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	f040 80b0 	bne.w	8001340 <CalculateMotionProfile+0x208>
		return;
	motionProfile.time_to_max_velocity = motionProfile.max_velocity / motionProfile.max_acceleration;
 80011e0:	4b58      	ldr	r3, [pc, #352]	; (8001344 <CalculateMotionProfile+0x20c>)
 80011e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011e4:	4a57      	ldr	r2, [pc, #348]	; (8001344 <CalculateMotionProfile+0x20c>)
 80011e6:	6812      	ldr	r2, [r2, #0]
 80011e8:	4611      	mov	r1, r2
 80011ea:	4618      	mov	r0, r3
 80011ec:	f7ff fe36 	bl	8000e5c <__aeabi_fdiv>
 80011f0:	4603      	mov	r3, r0
 80011f2:	461a      	mov	r2, r3
 80011f4:	4b53      	ldr	r3, [pc, #332]	; (8001344 <CalculateMotionProfile+0x20c>)
 80011f6:	619a      	str	r2, [r3, #24]
	motionProfile.time_to_stop = motionProfile.max_velocity / motionProfile.max_deceleration;
 80011f8:	4b52      	ldr	r3, [pc, #328]	; (8001344 <CalculateMotionProfile+0x20c>)
 80011fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011fc:	4a51      	ldr	r2, [pc, #324]	; (8001344 <CalculateMotionProfile+0x20c>)
 80011fe:	6852      	ldr	r2, [r2, #4]
 8001200:	4611      	mov	r1, r2
 8001202:	4618      	mov	r0, r3
 8001204:	f7ff fe2a 	bl	8000e5c <__aeabi_fdiv>
 8001208:	4603      	mov	r3, r0
 800120a:	461a      	mov	r2, r3
 800120c:	4b4d      	ldr	r3, [pc, #308]	; (8001344 <CalculateMotionProfile+0x20c>)
 800120e:	621a      	str	r2, [r3, #32]

	motionProfile.distance_to_max_velocity = 0.5 * motionProfile.max_acceleration * (float)pow(motionProfile.time_to_max_velocity, 2);
 8001210:	4b4c      	ldr	r3, [pc, #304]	; (8001344 <CalculateMotionProfile+0x20c>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4618      	mov	r0, r3
 8001216:	f7ff f907 	bl	8000428 <__aeabi_f2d>
 800121a:	f04f 0200 	mov.w	r2, #0
 800121e:	4b4d      	ldr	r3, [pc, #308]	; (8001354 <CalculateMotionProfile+0x21c>)
 8001220:	f7ff f95a 	bl	80004d8 <__aeabi_dmul>
 8001224:	4602      	mov	r2, r0
 8001226:	460b      	mov	r3, r1
 8001228:	4614      	mov	r4, r2
 800122a:	461d      	mov	r5, r3
 800122c:	4b45      	ldr	r3, [pc, #276]	; (8001344 <CalculateMotionProfile+0x20c>)
 800122e:	699b      	ldr	r3, [r3, #24]
 8001230:	4618      	mov	r0, r3
 8001232:	f7ff f8f9 	bl	8000428 <__aeabi_f2d>
 8001236:	f04f 0200 	mov.w	r2, #0
 800123a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800123e:	f004 fa13 	bl	8005668 <pow>
 8001242:	4602      	mov	r2, r0
 8001244:	460b      	mov	r3, r1
 8001246:	4610      	mov	r0, r2
 8001248:	4619      	mov	r1, r3
 800124a:	f7ff fbf5 	bl	8000a38 <__aeabi_d2f>
 800124e:	4603      	mov	r3, r0
 8001250:	4618      	mov	r0, r3
 8001252:	f7ff f8e9 	bl	8000428 <__aeabi_f2d>
 8001256:	4602      	mov	r2, r0
 8001258:	460b      	mov	r3, r1
 800125a:	4620      	mov	r0, r4
 800125c:	4629      	mov	r1, r5
 800125e:	f7ff f93b 	bl	80004d8 <__aeabi_dmul>
 8001262:	4602      	mov	r2, r0
 8001264:	460b      	mov	r3, r1
 8001266:	4610      	mov	r0, r2
 8001268:	4619      	mov	r1, r3
 800126a:	f7ff fbe5 	bl	8000a38 <__aeabi_d2f>
 800126e:	4603      	mov	r3, r0
 8001270:	4a34      	ldr	r2, [pc, #208]	; (8001344 <CalculateMotionProfile+0x20c>)
 8001272:	60d3      	str	r3, [r2, #12]
	motionProfile.distance_to_stop = 0.5 * motionProfile.max_deceleration * (float)pow(motionProfile.time_to_stop, 2);
 8001274:	4b33      	ldr	r3, [pc, #204]	; (8001344 <CalculateMotionProfile+0x20c>)
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	4618      	mov	r0, r3
 800127a:	f7ff f8d5 	bl	8000428 <__aeabi_f2d>
 800127e:	f04f 0200 	mov.w	r2, #0
 8001282:	4b34      	ldr	r3, [pc, #208]	; (8001354 <CalculateMotionProfile+0x21c>)
 8001284:	f7ff f928 	bl	80004d8 <__aeabi_dmul>
 8001288:	4602      	mov	r2, r0
 800128a:	460b      	mov	r3, r1
 800128c:	4614      	mov	r4, r2
 800128e:	461d      	mov	r5, r3
 8001290:	4b2c      	ldr	r3, [pc, #176]	; (8001344 <CalculateMotionProfile+0x20c>)
 8001292:	6a1b      	ldr	r3, [r3, #32]
 8001294:	4618      	mov	r0, r3
 8001296:	f7ff f8c7 	bl	8000428 <__aeabi_f2d>
 800129a:	f04f 0200 	mov.w	r2, #0
 800129e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012a2:	f004 f9e1 	bl	8005668 <pow>
 80012a6:	4602      	mov	r2, r0
 80012a8:	460b      	mov	r3, r1
 80012aa:	4610      	mov	r0, r2
 80012ac:	4619      	mov	r1, r3
 80012ae:	f7ff fbc3 	bl	8000a38 <__aeabi_d2f>
 80012b2:	4603      	mov	r3, r0
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff f8b7 	bl	8000428 <__aeabi_f2d>
 80012ba:	4602      	mov	r2, r0
 80012bc:	460b      	mov	r3, r1
 80012be:	4620      	mov	r0, r4
 80012c0:	4629      	mov	r1, r5
 80012c2:	f7ff f909 	bl	80004d8 <__aeabi_dmul>
 80012c6:	4602      	mov	r2, r0
 80012c8:	460b      	mov	r3, r1
 80012ca:	4610      	mov	r0, r2
 80012cc:	4619      	mov	r1, r3
 80012ce:	f7ff fbb3 	bl	8000a38 <__aeabi_d2f>
 80012d2:	4603      	mov	r3, r0
 80012d4:	4a1b      	ldr	r2, [pc, #108]	; (8001344 <CalculateMotionProfile+0x20c>)
 80012d6:	6113      	str	r3, [r2, #16]
	motionProfile.distance_at_max_velocity = motionProfile.total_distance - (motionProfile.distance_to_max_velocity + motionProfile.distance_to_stop);
 80012d8:	4b1a      	ldr	r3, [pc, #104]	; (8001344 <CalculateMotionProfile+0x20c>)
 80012da:	689c      	ldr	r4, [r3, #8]
 80012dc:	4b19      	ldr	r3, [pc, #100]	; (8001344 <CalculateMotionProfile+0x20c>)
 80012de:	68db      	ldr	r3, [r3, #12]
 80012e0:	4a18      	ldr	r2, [pc, #96]	; (8001344 <CalculateMotionProfile+0x20c>)
 80012e2:	6912      	ldr	r2, [r2, #16]
 80012e4:	4611      	mov	r1, r2
 80012e6:	4618      	mov	r0, r3
 80012e8:	f7ff fbfc 	bl	8000ae4 <__addsf3>
 80012ec:	4603      	mov	r3, r0
 80012ee:	4619      	mov	r1, r3
 80012f0:	4620      	mov	r0, r4
 80012f2:	f7ff fbf5 	bl	8000ae0 <__aeabi_fsub>
 80012f6:	4603      	mov	r3, r0
 80012f8:	461a      	mov	r2, r3
 80012fa:	4b12      	ldr	r3, [pc, #72]	; (8001344 <CalculateMotionProfile+0x20c>)
 80012fc:	615a      	str	r2, [r3, #20]
  
	motionProfile.time_at_max_velocity = motionProfile.distance_at_max_velocity / motionProfile.max_velocity;
 80012fe:	4b11      	ldr	r3, [pc, #68]	; (8001344 <CalculateMotionProfile+0x20c>)
 8001300:	695b      	ldr	r3, [r3, #20]
 8001302:	4a10      	ldr	r2, [pc, #64]	; (8001344 <CalculateMotionProfile+0x20c>)
 8001304:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001306:	4611      	mov	r1, r2
 8001308:	4618      	mov	r0, r3
 800130a:	f7ff fda7 	bl	8000e5c <__aeabi_fdiv>
 800130e:	4603      	mov	r3, r0
 8001310:	461a      	mov	r2, r3
 8001312:	4b0c      	ldr	r3, [pc, #48]	; (8001344 <CalculateMotionProfile+0x20c>)
 8001314:	61da      	str	r2, [r3, #28]
  motionProfile.total_time = motionProfile.time_at_max_velocity + motionProfile.time_to_max_velocity + motionProfile.time_to_stop;
 8001316:	4b0b      	ldr	r3, [pc, #44]	; (8001344 <CalculateMotionProfile+0x20c>)
 8001318:	69db      	ldr	r3, [r3, #28]
 800131a:	4a0a      	ldr	r2, [pc, #40]	; (8001344 <CalculateMotionProfile+0x20c>)
 800131c:	6992      	ldr	r2, [r2, #24]
 800131e:	4611      	mov	r1, r2
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff fbdf 	bl	8000ae4 <__addsf3>
 8001326:	4603      	mov	r3, r0
 8001328:	461a      	mov	r2, r3
 800132a:	4b06      	ldr	r3, [pc, #24]	; (8001344 <CalculateMotionProfile+0x20c>)
 800132c:	6a1b      	ldr	r3, [r3, #32]
 800132e:	4619      	mov	r1, r3
 8001330:	4610      	mov	r0, r2
 8001332:	f7ff fbd7 	bl	8000ae4 <__addsf3>
 8001336:	4603      	mov	r3, r0
 8001338:	461a      	mov	r2, r3
 800133a:	4b02      	ldr	r3, [pc, #8]	; (8001344 <CalculateMotionProfile+0x20c>)
 800133c:	625a      	str	r2, [r3, #36]	; 0x24
 800133e:	e000      	b.n	8001342 <CalculateMotionProfile+0x20a>
		return;
 8001340:	bf00      	nop
}
 8001342:	bdb0      	pop	{r4, r5, r7, pc}
 8001344:	20000210 	.word	0x20000210
 8001348:	200001b0 	.word	0x200001b0
 800134c:	43b40000 	.word	0x43b40000
 8001350:	200001e0 	.word	0x200001e0
 8001354:	3fe00000 	.word	0x3fe00000

08001358 <GetVelocityAtTime>:

float GetVelocityAtTime()
{
 8001358:	b5b0      	push	{r4, r5, r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
	float velocity;
	//Acceleration Phase
	if(_time < motionProfile.time_to_max_velocity)
 800135e:	4b30      	ldr	r3, [pc, #192]	; (8001420 <GetVelocityAtTime+0xc8>)
 8001360:	699b      	ldr	r3, [r3, #24]
 8001362:	4a30      	ldr	r2, [pc, #192]	; (8001424 <GetVelocityAtTime+0xcc>)
 8001364:	6812      	ldr	r2, [r2, #0]
 8001366:	4611      	mov	r1, r2
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff fe7f 	bl	800106c <__aeabi_fcmpgt>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d00a      	beq.n	800138a <GetVelocityAtTime+0x32>
	{
		velocity = motionProfile.max_acceleration * _time;
 8001374:	4b2a      	ldr	r3, [pc, #168]	; (8001420 <GetVelocityAtTime+0xc8>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a2a      	ldr	r2, [pc, #168]	; (8001424 <GetVelocityAtTime+0xcc>)
 800137a:	6812      	ldr	r2, [r2, #0]
 800137c:	4611      	mov	r1, r2
 800137e:	4618      	mov	r0, r3
 8001380:	f7ff fcb8 	bl	8000cf4 <__aeabi_fmul>
 8001384:	4603      	mov	r3, r0
 8001386:	607b      	str	r3, [r7, #4]
 8001388:	e045      	b.n	8001416 <GetVelocityAtTime+0xbe>
	}
	//Max Velocity Phase
	else if(_time < (motionProfile.time_at_max_velocity + motionProfile.time_to_max_velocity))
 800138a:	4b25      	ldr	r3, [pc, #148]	; (8001420 <GetVelocityAtTime+0xc8>)
 800138c:	69db      	ldr	r3, [r3, #28]
 800138e:	4a24      	ldr	r2, [pc, #144]	; (8001420 <GetVelocityAtTime+0xc8>)
 8001390:	6992      	ldr	r2, [r2, #24]
 8001392:	4611      	mov	r1, r2
 8001394:	4618      	mov	r0, r3
 8001396:	f7ff fba5 	bl	8000ae4 <__addsf3>
 800139a:	4603      	mov	r3, r0
 800139c:	461a      	mov	r2, r3
 800139e:	4b21      	ldr	r3, [pc, #132]	; (8001424 <GetVelocityAtTime+0xcc>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4619      	mov	r1, r3
 80013a4:	4610      	mov	r0, r2
 80013a6:	f7ff fe61 	bl	800106c <__aeabi_fcmpgt>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d003      	beq.n	80013b8 <GetVelocityAtTime+0x60>
	{
		velocity = motionProfile.max_velocity;
 80013b0:	4b1b      	ldr	r3, [pc, #108]	; (8001420 <GetVelocityAtTime+0xc8>)
 80013b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013b4:	607b      	str	r3, [r7, #4]
 80013b6:	e02e      	b.n	8001416 <GetVelocityAtTime+0xbe>
	}
	//Deceleration Phase
	else if (_time < (motionProfile.total_time))
 80013b8:	4b19      	ldr	r3, [pc, #100]	; (8001420 <GetVelocityAtTime+0xc8>)
 80013ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013bc:	4a19      	ldr	r2, [pc, #100]	; (8001424 <GetVelocityAtTime+0xcc>)
 80013be:	6812      	ldr	r2, [r2, #0]
 80013c0:	4611      	mov	r1, r2
 80013c2:	4618      	mov	r0, r3
 80013c4:	f7ff fe52 	bl	800106c <__aeabi_fcmpgt>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d020      	beq.n	8001410 <GetVelocityAtTime+0xb8>
	{
		velocity = motionProfile.max_velocity - (motionProfile.max_deceleration * (_time - motionProfile.time_at_max_velocity - motionProfile.time_to_max_velocity));
 80013ce:	4b14      	ldr	r3, [pc, #80]	; (8001420 <GetVelocityAtTime+0xc8>)
 80013d0:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 80013d2:	4b13      	ldr	r3, [pc, #76]	; (8001420 <GetVelocityAtTime+0xc8>)
 80013d4:	685d      	ldr	r5, [r3, #4]
 80013d6:	4b13      	ldr	r3, [pc, #76]	; (8001424 <GetVelocityAtTime+0xcc>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4a11      	ldr	r2, [pc, #68]	; (8001420 <GetVelocityAtTime+0xc8>)
 80013dc:	69d2      	ldr	r2, [r2, #28]
 80013de:	4611      	mov	r1, r2
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff fb7d 	bl	8000ae0 <__aeabi_fsub>
 80013e6:	4603      	mov	r3, r0
 80013e8:	461a      	mov	r2, r3
 80013ea:	4b0d      	ldr	r3, [pc, #52]	; (8001420 <GetVelocityAtTime+0xc8>)
 80013ec:	699b      	ldr	r3, [r3, #24]
 80013ee:	4619      	mov	r1, r3
 80013f0:	4610      	mov	r0, r2
 80013f2:	f7ff fb75 	bl	8000ae0 <__aeabi_fsub>
 80013f6:	4603      	mov	r3, r0
 80013f8:	4619      	mov	r1, r3
 80013fa:	4628      	mov	r0, r5
 80013fc:	f7ff fc7a 	bl	8000cf4 <__aeabi_fmul>
 8001400:	4603      	mov	r3, r0
 8001402:	4619      	mov	r1, r3
 8001404:	4620      	mov	r0, r4
 8001406:	f7ff fb6b 	bl	8000ae0 <__aeabi_fsub>
 800140a:	4603      	mov	r3, r0
 800140c:	607b      	str	r3, [r7, #4]
 800140e:	e002      	b.n	8001416 <GetVelocityAtTime+0xbe>
	}
	else
	{
		velocity = 0.0f;
 8001410:	f04f 0300 	mov.w	r3, #0
 8001414:	607b      	str	r3, [r7, #4]
	}
	return velocity;
 8001416:	687b      	ldr	r3, [r7, #4]
}
 8001418:	4618      	mov	r0, r3
 800141a:	3708      	adds	r7, #8
 800141c:	46bd      	mov	sp, r7
 800141e:	bdb0      	pop	{r4, r5, r7, pc}
 8001420:	20000210 	.word	0x20000210
 8001424:	200001ec 	.word	0x200001ec

08001428 <PulsestoDegrees>:

float PulsestoDegrees(float pulses)
{
 8001428:	b590      	push	{r4, r7, lr}
 800142a:	b083      	sub	sp, #12
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
	return ((pulses * 360.0f) / (data.gearRatio * data.encoderPulses));
 8001430:	490b      	ldr	r1, [pc, #44]	; (8001460 <PulsestoDegrees+0x38>)
 8001432:	6878      	ldr	r0, [r7, #4]
 8001434:	f7ff fc5e 	bl	8000cf4 <__aeabi_fmul>
 8001438:	4603      	mov	r3, r0
 800143a:	461c      	mov	r4, r3
 800143c:	4b09      	ldr	r3, [pc, #36]	; (8001464 <PulsestoDegrees+0x3c>)
 800143e:	69db      	ldr	r3, [r3, #28]
 8001440:	4a08      	ldr	r2, [pc, #32]	; (8001464 <PulsestoDegrees+0x3c>)
 8001442:	6992      	ldr	r2, [r2, #24]
 8001444:	4611      	mov	r1, r2
 8001446:	4618      	mov	r0, r3
 8001448:	f7ff fc54 	bl	8000cf4 <__aeabi_fmul>
 800144c:	4603      	mov	r3, r0
 800144e:	4619      	mov	r1, r3
 8001450:	4620      	mov	r0, r4
 8001452:	f7ff fd03 	bl	8000e5c <__aeabi_fdiv>
 8001456:	4603      	mov	r3, r0
}
 8001458:	4618      	mov	r0, r3
 800145a:	370c      	adds	r7, #12
 800145c:	46bd      	mov	sp, r7
 800145e:	bd90      	pop	{r4, r7, pc}
 8001460:	43b40000 	.word	0x43b40000
 8001464:	200001b0 	.word	0x200001b0

08001468 <CalculateSpeed>:

void CalculateSpeed()
{
 8001468:	b598      	push	{r3, r4, r7, lr}
 800146a:	af00      	add	r7, sp, #0
	motor_current_speed = (PulsestoDegrees(motor_current_position) - PulsestoDegrees(motor_prev_position)) / deltaTime;
 800146c:	4b10      	ldr	r3, [pc, #64]	; (80014b0 <CalculateSpeed+0x48>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4618      	mov	r0, r3
 8001472:	f7ff ffd9 	bl	8001428 <PulsestoDegrees>
 8001476:	4604      	mov	r4, r0
 8001478:	4b0e      	ldr	r3, [pc, #56]	; (80014b4 <CalculateSpeed+0x4c>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4618      	mov	r0, r3
 800147e:	f7ff ffd3 	bl	8001428 <PulsestoDegrees>
 8001482:	4603      	mov	r3, r0
 8001484:	4619      	mov	r1, r3
 8001486:	4620      	mov	r0, r4
 8001488:	f7ff fb2a 	bl	8000ae0 <__aeabi_fsub>
 800148c:	4603      	mov	r3, r0
 800148e:	461a      	mov	r2, r3
 8001490:	4b09      	ldr	r3, [pc, #36]	; (80014b8 <CalculateSpeed+0x50>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4619      	mov	r1, r3
 8001496:	4610      	mov	r0, r2
 8001498:	f7ff fce0 	bl	8000e5c <__aeabi_fdiv>
 800149c:	4603      	mov	r3, r0
 800149e:	461a      	mov	r2, r3
 80014a0:	4b06      	ldr	r3, [pc, #24]	; (80014bc <CalculateSpeed+0x54>)
 80014a2:	601a      	str	r2, [r3, #0]
	motor_prev_position = motor_current_position;
 80014a4:	4b02      	ldr	r3, [pc, #8]	; (80014b0 <CalculateSpeed+0x48>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a02      	ldr	r2, [pc, #8]	; (80014b4 <CalculateSpeed+0x4c>)
 80014aa:	6013      	str	r3, [r2, #0]
}
 80014ac:	bf00      	nop
 80014ae:	bd98      	pop	{r3, r4, r7, pc}
 80014b0:	200001e0 	.word	0x200001e0
 80014b4:	200001e4 	.word	0x200001e4
 80014b8:	200001f4 	.word	0x200001f4
 80014bc:	20000004 	.word	0x20000004

080014c0 <CalculatePID>:

void CalculatePID()
{
 80014c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80014c4:	b0c4      	sub	sp, #272	; 0x110
 80014c6:	af04      	add	r7, sp, #16

	currentTime = HAL_GetTick();
 80014c8:	f000 fe98 	bl	80021fc <HAL_GetTick>
 80014cc:	4603      	mov	r3, r0
 80014ce:	4a86      	ldr	r2, [pc, #536]	; (80016e8 <CalculatePID+0x228>)
 80014d0:	6013      	str	r3, [r2, #0]
	deltaTime = (float)((float)(currentTime) - (float)(prevTime)) / 1000.0f;
 80014d2:	4b85      	ldr	r3, [pc, #532]	; (80016e8 <CalculatePID+0x228>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4618      	mov	r0, r3
 80014d8:	f7ff fbb4 	bl	8000c44 <__aeabi_ui2f>
 80014dc:	4604      	mov	r4, r0
 80014de:	4b83      	ldr	r3, [pc, #524]	; (80016ec <CalculatePID+0x22c>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4618      	mov	r0, r3
 80014e4:	f7ff fbae 	bl	8000c44 <__aeabi_ui2f>
 80014e8:	4603      	mov	r3, r0
 80014ea:	4619      	mov	r1, r3
 80014ec:	4620      	mov	r0, r4
 80014ee:	f7ff faf7 	bl	8000ae0 <__aeabi_fsub>
 80014f2:	4603      	mov	r3, r0
 80014f4:	497e      	ldr	r1, [pc, #504]	; (80016f0 <CalculatePID+0x230>)
 80014f6:	4618      	mov	r0, r3
 80014f8:	f7ff fcb0 	bl	8000e5c <__aeabi_fdiv>
 80014fc:	4603      	mov	r3, r0
 80014fe:	461a      	mov	r2, r3
 8001500:	4b7c      	ldr	r3, [pc, #496]	; (80016f4 <CalculatePID+0x234>)
 8001502:	601a      	str	r2, [r3, #0]

	_time = _time + deltaTime;
 8001504:	4b7c      	ldr	r3, [pc, #496]	; (80016f8 <CalculatePID+0x238>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a7a      	ldr	r2, [pc, #488]	; (80016f4 <CalculatePID+0x234>)
 800150a:	6812      	ldr	r2, [r2, #0]
 800150c:	4611      	mov	r1, r2
 800150e:	4618      	mov	r0, r3
 8001510:	f7ff fae8 	bl	8000ae4 <__addsf3>
 8001514:	4603      	mov	r3, r0
 8001516:	461a      	mov	r2, r3
 8001518:	4b77      	ldr	r3, [pc, #476]	; (80016f8 <CalculatePID+0x238>)
 800151a:	601a      	str	r2, [r3, #0]

	//errorValue = motor_current_position - (data.position * ((data.gearRatio * data.encoderPulses) / 360.0f));

  static float fs = 0.0f;
  if (!isnanf(motor_current_speed) && !isinf(motor_current_speed))
 800151c:	4b77      	ldr	r3, [pc, #476]	; (80016fc <CalculatePID+0x23c>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4619      	mov	r1, r3
 8001522:	4618      	mov	r0, r3
 8001524:	f7ff fdac 	bl	8001080 <__aeabi_fcmpun>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d137      	bne.n	800159e <CalculatePID+0xde>
 800152e:	4b73      	ldr	r3, [pc, #460]	; (80016fc <CalculatePID+0x23c>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8001536:	2301      	movs	r3, #1
 8001538:	461d      	mov	r5, r3
 800153a:	4971      	ldr	r1, [pc, #452]	; (8001700 <CalculatePID+0x240>)
 800153c:	4620      	mov	r0, r4
 800153e:	f7ff fd9f 	bl	8001080 <__aeabi_fcmpun>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d108      	bne.n	800155a <CalculatePID+0x9a>
 8001548:	496d      	ldr	r1, [pc, #436]	; (8001700 <CalculatePID+0x240>)
 800154a:	4620      	mov	r0, r4
 800154c:	f7ff fd7a 	bl	8001044 <__aeabi_fcmple>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d101      	bne.n	800155a <CalculatePID+0x9a>
 8001556:	2300      	movs	r3, #0
 8001558:	461d      	mov	r5, r3
 800155a:	b2eb      	uxtb	r3, r5
 800155c:	f083 0301 	eor.w	r3, r3, #1
 8001560:	b2db      	uxtb	r3, r3
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <CalculatePID+0xaa>
 8001566:	2300      	movs	r3, #0
 8001568:	e000      	b.n	800156c <CalculatePID+0xac>
 800156a:	2301      	movs	r3, #1
 800156c:	2b00      	cmp	r3, #0
 800156e:	d016      	beq.n	800159e <CalculatePID+0xde>
    // fs =  (0.1116f * motor_current_speed);
    // fs += (0.1116f * motor_speed_1);
    // fs += (0.7767f * filt_speed_1);
    // motor_speed_1 = motor_current_speed;
    // filt_speed_1 = fs;
    fs = 0.1f * motor_current_speed + (1.0f - 0.1f) * fs;
 8001570:	4b62      	ldr	r3, [pc, #392]	; (80016fc <CalculatePID+0x23c>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4963      	ldr	r1, [pc, #396]	; (8001704 <CalculatePID+0x244>)
 8001576:	4618      	mov	r0, r3
 8001578:	f7ff fbbc 	bl	8000cf4 <__aeabi_fmul>
 800157c:	4603      	mov	r3, r0
 800157e:	461c      	mov	r4, r3
 8001580:	4b61      	ldr	r3, [pc, #388]	; (8001708 <CalculatePID+0x248>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4961      	ldr	r1, [pc, #388]	; (800170c <CalculatePID+0x24c>)
 8001586:	4618      	mov	r0, r3
 8001588:	f7ff fbb4 	bl	8000cf4 <__aeabi_fmul>
 800158c:	4603      	mov	r3, r0
 800158e:	4619      	mov	r1, r3
 8001590:	4620      	mov	r0, r4
 8001592:	f7ff faa7 	bl	8000ae4 <__addsf3>
 8001596:	4603      	mov	r3, r0
 8001598:	461a      	mov	r2, r3
 800159a:	4b5b      	ldr	r3, [pc, #364]	; (8001708 <CalculatePID+0x248>)
 800159c:	601a      	str	r2, [r3, #0]

  }


	errorValue = GetVelocityAtTime() - fs;
 800159e:	f7ff fedb 	bl	8001358 <GetVelocityAtTime>
 80015a2:	4602      	mov	r2, r0
 80015a4:	4b58      	ldr	r3, [pc, #352]	; (8001708 <CalculatePID+0x248>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4619      	mov	r1, r3
 80015aa:	4610      	mov	r0, r2
 80015ac:	f7ff fa98 	bl	8000ae0 <__aeabi_fsub>
 80015b0:	4603      	mov	r3, r0
 80015b2:	461a      	mov	r2, r3
 80015b4:	4b56      	ldr	r3, [pc, #344]	; (8001710 <CalculatePID+0x250>)
 80015b6:	601a      	str	r2, [r3, #0]
	derivative = (errorValue - prevErrorValue) / deltaTime;
 80015b8:	4b55      	ldr	r3, [pc, #340]	; (8001710 <CalculatePID+0x250>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a55      	ldr	r2, [pc, #340]	; (8001714 <CalculatePID+0x254>)
 80015be:	6812      	ldr	r2, [r2, #0]
 80015c0:	4611      	mov	r1, r2
 80015c2:	4618      	mov	r0, r3
 80015c4:	f7ff fa8c 	bl	8000ae0 <__aeabi_fsub>
 80015c8:	4603      	mov	r3, r0
 80015ca:	461a      	mov	r2, r3
 80015cc:	4b49      	ldr	r3, [pc, #292]	; (80016f4 <CalculatePID+0x234>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4619      	mov	r1, r3
 80015d2:	4610      	mov	r0, r2
 80015d4:	f7ff fc42 	bl	8000e5c <__aeabi_fdiv>
 80015d8:	4603      	mov	r3, r0
 80015da:	461a      	mov	r2, r3
 80015dc:	4b4e      	ldr	r3, [pc, #312]	; (8001718 <CalculatePID+0x258>)
 80015de:	601a      	str	r2, [r3, #0]
	integral = integral + errorValue * deltaTime;
 80015e0:	4b4b      	ldr	r3, [pc, #300]	; (8001710 <CalculatePID+0x250>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a43      	ldr	r2, [pc, #268]	; (80016f4 <CalculatePID+0x234>)
 80015e6:	6812      	ldr	r2, [r2, #0]
 80015e8:	4611      	mov	r1, r2
 80015ea:	4618      	mov	r0, r3
 80015ec:	f7ff fb82 	bl	8000cf4 <__aeabi_fmul>
 80015f0:	4603      	mov	r3, r0
 80015f2:	461a      	mov	r2, r3
 80015f4:	4b49      	ldr	r3, [pc, #292]	; (800171c <CalculatePID+0x25c>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4619      	mov	r1, r3
 80015fa:	4610      	mov	r0, r2
 80015fc:	f7ff fa72 	bl	8000ae4 <__addsf3>
 8001600:	4603      	mov	r3, r0
 8001602:	461a      	mov	r2, r3
 8001604:	4b45      	ldr	r3, [pc, #276]	; (800171c <CalculatePID+0x25c>)
 8001606:	601a      	str	r2, [r3, #0]

	controlSignal = data.kp * errorValue + data.ki * integral + data.kd * derivative;
 8001608:	4b45      	ldr	r3, [pc, #276]	; (8001720 <CalculatePID+0x260>)
 800160a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800160c:	4a40      	ldr	r2, [pc, #256]	; (8001710 <CalculatePID+0x250>)
 800160e:	6812      	ldr	r2, [r2, #0]
 8001610:	4611      	mov	r1, r2
 8001612:	4618      	mov	r0, r3
 8001614:	f7ff fb6e 	bl	8000cf4 <__aeabi_fmul>
 8001618:	4603      	mov	r3, r0
 800161a:	461c      	mov	r4, r3
 800161c:	4b40      	ldr	r3, [pc, #256]	; (8001720 <CalculatePID+0x260>)
 800161e:	6a1b      	ldr	r3, [r3, #32]
 8001620:	4a3e      	ldr	r2, [pc, #248]	; (800171c <CalculatePID+0x25c>)
 8001622:	6812      	ldr	r2, [r2, #0]
 8001624:	4611      	mov	r1, r2
 8001626:	4618      	mov	r0, r3
 8001628:	f7ff fb64 	bl	8000cf4 <__aeabi_fmul>
 800162c:	4603      	mov	r3, r0
 800162e:	4619      	mov	r1, r3
 8001630:	4620      	mov	r0, r4
 8001632:	f7ff fa57 	bl	8000ae4 <__addsf3>
 8001636:	4603      	mov	r3, r0
 8001638:	461c      	mov	r4, r3
 800163a:	4b39      	ldr	r3, [pc, #228]	; (8001720 <CalculatePID+0x260>)
 800163c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800163e:	4a36      	ldr	r2, [pc, #216]	; (8001718 <CalculatePID+0x258>)
 8001640:	6812      	ldr	r2, [r2, #0]
 8001642:	4611      	mov	r1, r2
 8001644:	4618      	mov	r0, r3
 8001646:	f7ff fb55 	bl	8000cf4 <__aeabi_fmul>
 800164a:	4603      	mov	r3, r0
 800164c:	4619      	mov	r1, r3
 800164e:	4620      	mov	r0, r4
 8001650:	f7ff fa48 	bl	8000ae4 <__addsf3>
 8001654:	4603      	mov	r3, r0
 8001656:	461a      	mov	r2, r3
 8001658:	4b32      	ldr	r3, [pc, #200]	; (8001724 <CalculatePID+0x264>)
 800165a:	601a      	str	r2, [r3, #0]


	char msg[255];
	//sprintf(msg, "pos: %f, ev: %f, dv: %f, intg: %f, controlSignal: %f,  dt: %f\n\r\0", ((motor_current_position * 360.0f) / (data.gearRatio * data.encoderPulses)) ,errorValue, derivative, integral, controlSignal, deltaTime);	//de
	//sprintf(msg, "%d, %d, %d, %d\n\0", (int)((motor_current_position * 360.0f) / (data.gearRatio * data.encoderPulses)) ,(int)_time, (int)add_speed_measurement(motor_current_speed), (int) GetVelocityAtTime());	//de
  sprintf(msg, "%d %d %d %d %d\n\0", (int)GetVelocityAtTime(), (int)motor_current_speed, (int)fs, (int) PulsestoDegrees(motor_current_position), (int) controlSignal);
 800165c:	f7ff fe7c 	bl	8001358 <GetVelocityAtTime>
 8001660:	4603      	mov	r3, r0
 8001662:	4618      	mov	r0, r3
 8001664:	f7ff fd22 	bl	80010ac <__aeabi_f2iz>
 8001668:	4606      	mov	r6, r0
 800166a:	4b24      	ldr	r3, [pc, #144]	; (80016fc <CalculatePID+0x23c>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4618      	mov	r0, r3
 8001670:	f7ff fd1c 	bl	80010ac <__aeabi_f2iz>
 8001674:	4680      	mov	r8, r0
 8001676:	4b24      	ldr	r3, [pc, #144]	; (8001708 <CalculatePID+0x248>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4618      	mov	r0, r3
 800167c:	f7ff fd16 	bl	80010ac <__aeabi_f2iz>
 8001680:	4604      	mov	r4, r0
 8001682:	4b29      	ldr	r3, [pc, #164]	; (8001728 <CalculatePID+0x268>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4618      	mov	r0, r3
 8001688:	f7ff fece 	bl	8001428 <PulsestoDegrees>
 800168c:	4603      	mov	r3, r0
 800168e:	4618      	mov	r0, r3
 8001690:	f7ff fd0c 	bl	80010ac <__aeabi_f2iz>
 8001694:	4605      	mov	r5, r0
 8001696:	4b23      	ldr	r3, [pc, #140]	; (8001724 <CalculatePID+0x264>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4618      	mov	r0, r3
 800169c:	f7ff fd06 	bl	80010ac <__aeabi_f2iz>
 80016a0:	4603      	mov	r3, r0
 80016a2:	4638      	mov	r0, r7
 80016a4:	9302      	str	r3, [sp, #8]
 80016a6:	9501      	str	r5, [sp, #4]
 80016a8:	9400      	str	r4, [sp, #0]
 80016aa:	4643      	mov	r3, r8
 80016ac:	4632      	mov	r2, r6
 80016ae:	491f      	ldr	r1, [pc, #124]	; (800172c <CalculatePID+0x26c>)
 80016b0:	f003 fb28 	bl	8004d04 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80016b4:	463b      	mov	r3, r7
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7fe fd4a 	bl	8000150 <strlen>
 80016bc:	4603      	mov	r3, r0
 80016be:	b29a      	uxth	r2, r3
 80016c0:	4639      	mov	r1, r7
 80016c2:	f04f 33ff 	mov.w	r3, #4294967295
 80016c6:	481a      	ldr	r0, [pc, #104]	; (8001730 <CalculatePID+0x270>)
 80016c8:	f002 fcf4 	bl	80040b4 <HAL_UART_Transmit>

	prevTime = currentTime;
 80016cc:	4b06      	ldr	r3, [pc, #24]	; (80016e8 <CalculatePID+0x228>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a06      	ldr	r2, [pc, #24]	; (80016ec <CalculatePID+0x22c>)
 80016d2:	6013      	str	r3, [r2, #0]
	prevErrorValue = errorValue;
 80016d4:	4b0e      	ldr	r3, [pc, #56]	; (8001710 <CalculatePID+0x250>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a0e      	ldr	r2, [pc, #56]	; (8001714 <CalculatePID+0x254>)
 80016da:	6013      	str	r3, [r2, #0]
}
 80016dc:	bf00      	nop
 80016de:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80016e2:	46bd      	mov	sp, r7
 80016e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80016e8:	200001f0 	.word	0x200001f0
 80016ec:	200001f8 	.word	0x200001f8
 80016f0:	447a0000 	.word	0x447a0000
 80016f4:	200001f4 	.word	0x200001f4
 80016f8:	200001ec 	.word	0x200001ec
 80016fc:	20000004 	.word	0x20000004
 8001700:	7f7fffff 	.word	0x7f7fffff
 8001704:	3dcccccd 	.word	0x3dcccccd
 8001708:	2000023c 	.word	0x2000023c
 800170c:	3f666666 	.word	0x3f666666
 8001710:	200001fc 	.word	0x200001fc
 8001714:	20000200 	.word	0x20000200
 8001718:	20000204 	.word	0x20000204
 800171c:	20000208 	.word	0x20000208
 8001720:	200001b0 	.word	0x200001b0
 8001724:	2000020c 	.word	0x2000020c
 8001728:	200001e0 	.word	0x200001e0
 800172c:	08006498 	.word	0x08006498
 8001730:	20000124 	.word	0x20000124

08001734 <DriveMotor>:

void DriveMotor()
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0

	if(controlSignal < 0)
 8001738:	4b65      	ldr	r3, [pc, #404]	; (80018d0 <DriveMotor+0x19c>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f04f 0100 	mov.w	r1, #0
 8001740:	4618      	mov	r0, r3
 8001742:	f7ff fc75 	bl	8001030 <__aeabi_fcmplt>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d003      	beq.n	8001754 <DriveMotor+0x20>
	{
		motorDirection = CounterClockWise;
 800174c:	4b61      	ldr	r3, [pc, #388]	; (80018d4 <DriveMotor+0x1a0>)
 800174e:	2201      	movs	r2, #1
 8001750:	701a      	strb	r2, [r3, #0]
 8001752:	e002      	b.n	800175a <DriveMotor+0x26>
	}
	else
	{
		motorDirection = ClockWise;
 8001754:	4b5f      	ldr	r3, [pc, #380]	; (80018d4 <DriveMotor+0x1a0>)
 8001756:	2200      	movs	r2, #0
 8001758:	701a      	strb	r2, [r3, #0]
	}

	if(prevMotorDirection != motorDirection)
 800175a:	4b5f      	ldr	r3, [pc, #380]	; (80018d8 <DriveMotor+0x1a4>)
 800175c:	781a      	ldrb	r2, [r3, #0]
 800175e:	4b5d      	ldr	r3, [pc, #372]	; (80018d4 <DriveMotor+0x1a0>)
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	429a      	cmp	r2, r3
 8001764:	d07a      	beq.n	800185c <DriveMotor+0x128>
	{
		switch(motorDirection)
 8001766:	4b5b      	ldr	r3, [pc, #364]	; (80018d4 <DriveMotor+0x1a0>)
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d002      	beq.n	8001774 <DriveMotor+0x40>
 800176e:	2b01      	cmp	r3, #1
 8001770:	d03a      	beq.n	80017e8 <DriveMotor+0xb4>
 8001772:	e073      	b.n	800185c <DriveMotor+0x128>
		{
		case ClockWise:
		{
		  PWM_CurrentChannel = PWM_CLOCKWISE_CHANNEL;
 8001774:	4b59      	ldr	r3, [pc, #356]	; (80018dc <DriveMotor+0x1a8>)
 8001776:	2200      	movs	r2, #0
 8001778:	601a      	str	r2, [r3, #0]
		  __HAL_TIM_SET_COMPARE(&htim2, PWM_COUNTER_CLOCKWISE_CHANNEL, 0);
 800177a:	4b59      	ldr	r3, [pc, #356]	; (80018e0 <DriveMotor+0x1ac>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	2200      	movs	r2, #0
 8001780:	639a      	str	r2, [r3, #56]	; 0x38
		  __HAL_TIM_SET_COMPARE(&htim2, PWM_CLOCKWISE_CHANNEL, 0);
 8001782:	4b57      	ldr	r3, [pc, #348]	; (80018e0 <DriveMotor+0x1ac>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	2200      	movs	r2, #0
 8001788:	635a      	str	r2, [r3, #52]	; 0x34
		  //delay here
		  HAL_Delay(PWM_DEADTIME_DELAY);
 800178a:	2001      	movs	r0, #1
 800178c:	f000 fd40 	bl	8002210 <HAL_Delay>
		  __HAL_TIM_SET_COMPARE(&htim2, PWM_CurrentChannel, 0);
 8001790:	4b52      	ldr	r3, [pc, #328]	; (80018dc <DriveMotor+0x1a8>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d104      	bne.n	80017a2 <DriveMotor+0x6e>
 8001798:	4b51      	ldr	r3, [pc, #324]	; (80018e0 <DriveMotor+0x1ac>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	2200      	movs	r2, #0
 800179e:	635a      	str	r2, [r3, #52]	; 0x34
 80017a0:	e015      	b.n	80017ce <DriveMotor+0x9a>
 80017a2:	4b4e      	ldr	r3, [pc, #312]	; (80018dc <DriveMotor+0x1a8>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	2b04      	cmp	r3, #4
 80017a8:	d104      	bne.n	80017b4 <DriveMotor+0x80>
 80017aa:	4b4d      	ldr	r3, [pc, #308]	; (80018e0 <DriveMotor+0x1ac>)
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	2300      	movs	r3, #0
 80017b0:	6393      	str	r3, [r2, #56]	; 0x38
 80017b2:	e00c      	b.n	80017ce <DriveMotor+0x9a>
 80017b4:	4b49      	ldr	r3, [pc, #292]	; (80018dc <DriveMotor+0x1a8>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	2b08      	cmp	r3, #8
 80017ba:	d104      	bne.n	80017c6 <DriveMotor+0x92>
 80017bc:	4b48      	ldr	r3, [pc, #288]	; (80018e0 <DriveMotor+0x1ac>)
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	2300      	movs	r3, #0
 80017c2:	63d3      	str	r3, [r2, #60]	; 0x3c
 80017c4:	e003      	b.n	80017ce <DriveMotor+0x9a>
 80017c6:	4b46      	ldr	r3, [pc, #280]	; (80018e0 <DriveMotor+0x1ac>)
 80017c8:	681a      	ldr	r2, [r3, #0]
 80017ca:	2300      	movs	r3, #0
 80017cc:	6413      	str	r3, [r2, #64]	; 0x40
		  HAL_GPIO_WritePin(GPIOB, GPIO_COUNTER_CLOCKWISE_PIN, GPIO_PIN_SET);
 80017ce:	2201      	movs	r2, #1
 80017d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017d4:	4843      	ldr	r0, [pc, #268]	; (80018e4 <DriveMotor+0x1b0>)
 80017d6:	f001 f892 	bl	80028fe <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_CLOCKWISE_PIN, GPIO_PIN_RESET);
 80017da:	2200      	movs	r2, #0
 80017dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017e0:	4840      	ldr	r0, [pc, #256]	; (80018e4 <DriveMotor+0x1b0>)
 80017e2:	f001 f88c 	bl	80028fe <HAL_GPIO_WritePin>

		}break;
 80017e6:	e039      	b.n	800185c <DriveMotor+0x128>
		case CounterClockWise:
		{
		  PWM_CurrentChannel = PWM_COUNTER_CLOCKWISE_CHANNEL;
 80017e8:	4b3c      	ldr	r3, [pc, #240]	; (80018dc <DriveMotor+0x1a8>)
 80017ea:	2204      	movs	r2, #4
 80017ec:	601a      	str	r2, [r3, #0]
		  __HAL_TIM_SET_COMPARE(&htim2, PWM_CLOCKWISE_CHANNEL, 0);
 80017ee:	4b3c      	ldr	r3, [pc, #240]	; (80018e0 <DriveMotor+0x1ac>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	2200      	movs	r2, #0
 80017f4:	635a      	str	r2, [r3, #52]	; 0x34
		  __HAL_TIM_SET_COMPARE(&htim2, PWM_COUNTER_CLOCKWISE_CHANNEL, 0);
 80017f6:	4b3a      	ldr	r3, [pc, #232]	; (80018e0 <DriveMotor+0x1ac>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	2200      	movs	r2, #0
 80017fc:	639a      	str	r2, [r3, #56]	; 0x38
		  //delay here
		  HAL_Delay(PWM_DEADTIME_DELAY);
 80017fe:	2001      	movs	r0, #1
 8001800:	f000 fd06 	bl	8002210 <HAL_Delay>
		  __HAL_TIM_SET_COMPARE(&htim2, PWM_CurrentChannel, 0);
 8001804:	4b35      	ldr	r3, [pc, #212]	; (80018dc <DriveMotor+0x1a8>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d104      	bne.n	8001816 <DriveMotor+0xe2>
 800180c:	4b34      	ldr	r3, [pc, #208]	; (80018e0 <DriveMotor+0x1ac>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	2200      	movs	r2, #0
 8001812:	635a      	str	r2, [r3, #52]	; 0x34
 8001814:	e015      	b.n	8001842 <DriveMotor+0x10e>
 8001816:	4b31      	ldr	r3, [pc, #196]	; (80018dc <DriveMotor+0x1a8>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	2b04      	cmp	r3, #4
 800181c:	d104      	bne.n	8001828 <DriveMotor+0xf4>
 800181e:	4b30      	ldr	r3, [pc, #192]	; (80018e0 <DriveMotor+0x1ac>)
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	2300      	movs	r3, #0
 8001824:	6393      	str	r3, [r2, #56]	; 0x38
 8001826:	e00c      	b.n	8001842 <DriveMotor+0x10e>
 8001828:	4b2c      	ldr	r3, [pc, #176]	; (80018dc <DriveMotor+0x1a8>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	2b08      	cmp	r3, #8
 800182e:	d104      	bne.n	800183a <DriveMotor+0x106>
 8001830:	4b2b      	ldr	r3, [pc, #172]	; (80018e0 <DriveMotor+0x1ac>)
 8001832:	681a      	ldr	r2, [r3, #0]
 8001834:	2300      	movs	r3, #0
 8001836:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001838:	e003      	b.n	8001842 <DriveMotor+0x10e>
 800183a:	4b29      	ldr	r3, [pc, #164]	; (80018e0 <DriveMotor+0x1ac>)
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	2300      	movs	r3, #0
 8001840:	6413      	str	r3, [r2, #64]	; 0x40
		  HAL_GPIO_WritePin(GPIOB, GPIO_CLOCKWISE_PIN, GPIO_PIN_SET);
 8001842:	2201      	movs	r2, #1
 8001844:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001848:	4826      	ldr	r0, [pc, #152]	; (80018e4 <DriveMotor+0x1b0>)
 800184a:	f001 f858 	bl	80028fe <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_COUNTER_CLOCKWISE_PIN, GPIO_PIN_RESET);
 800184e:	2200      	movs	r2, #0
 8001850:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001854:	4823      	ldr	r0, [pc, #140]	; (80018e4 <DriveMotor+0x1b0>)
 8001856:	f001 f852 	bl	80028fe <HAL_GPIO_WritePin>
		}break;
 800185a:	bf00      	nop
		}
	}

	//setting PWM value
	PWM_countingDutyCycle = (uint32_t)fabs(controlSignal);
 800185c:	4b1c      	ldr	r3, [pc, #112]	; (80018d0 <DriveMotor+0x19c>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001864:	4618      	mov	r0, r3
 8001866:	f7ff fc47 	bl	80010f8 <__aeabi_f2uiz>
 800186a:	4603      	mov	r3, r0
 800186c:	4a1e      	ldr	r2, [pc, #120]	; (80018e8 <DriveMotor+0x1b4>)
 800186e:	6013      	str	r3, [r2, #0]
	if(PWM_countingDutyCycle > 180)
 8001870:	4b1d      	ldr	r3, [pc, #116]	; (80018e8 <DriveMotor+0x1b4>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	2bb4      	cmp	r3, #180	; 0xb4
 8001876:	d902      	bls.n	800187e <DriveMotor+0x14a>
	{
		PWM_countingDutyCycle = 180;
 8001878:	4b1b      	ldr	r3, [pc, #108]	; (80018e8 <DriveMotor+0x1b4>)
 800187a:	22b4      	movs	r2, #180	; 0xb4
 800187c:	601a      	str	r2, [r3, #0]
	}
    __HAL_TIM_SET_COMPARE(&htim2, PWM_CurrentChannel, PWM_countingDutyCycle);
 800187e:	4b17      	ldr	r3, [pc, #92]	; (80018dc <DriveMotor+0x1a8>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d105      	bne.n	8001892 <DriveMotor+0x15e>
 8001886:	4b16      	ldr	r3, [pc, #88]	; (80018e0 <DriveMotor+0x1ac>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4a17      	ldr	r2, [pc, #92]	; (80018e8 <DriveMotor+0x1b4>)
 800188c:	6812      	ldr	r2, [r2, #0]
 800188e:	635a      	str	r2, [r3, #52]	; 0x34
 8001890:	e018      	b.n	80018c4 <DriveMotor+0x190>
 8001892:	4b12      	ldr	r3, [pc, #72]	; (80018dc <DriveMotor+0x1a8>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	2b04      	cmp	r3, #4
 8001898:	d105      	bne.n	80018a6 <DriveMotor+0x172>
 800189a:	4b11      	ldr	r3, [pc, #68]	; (80018e0 <DriveMotor+0x1ac>)
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	4b12      	ldr	r3, [pc, #72]	; (80018e8 <DriveMotor+0x1b4>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	6393      	str	r3, [r2, #56]	; 0x38
 80018a4:	e00e      	b.n	80018c4 <DriveMotor+0x190>
 80018a6:	4b0d      	ldr	r3, [pc, #52]	; (80018dc <DriveMotor+0x1a8>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	2b08      	cmp	r3, #8
 80018ac:	d105      	bne.n	80018ba <DriveMotor+0x186>
 80018ae:	4b0c      	ldr	r3, [pc, #48]	; (80018e0 <DriveMotor+0x1ac>)
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	4b0d      	ldr	r3, [pc, #52]	; (80018e8 <DriveMotor+0x1b4>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	63d3      	str	r3, [r2, #60]	; 0x3c
 80018b8:	e004      	b.n	80018c4 <DriveMotor+0x190>
 80018ba:	4b09      	ldr	r3, [pc, #36]	; (80018e0 <DriveMotor+0x1ac>)
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	4b0a      	ldr	r3, [pc, #40]	; (80018e8 <DriveMotor+0x1b4>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	6413      	str	r3, [r2, #64]	; 0x40

	prevMotorDirection = motorDirection;
 80018c4:	4b03      	ldr	r3, [pc, #12]	; (80018d4 <DriveMotor+0x1a0>)
 80018c6:	781a      	ldrb	r2, [r3, #0]
 80018c8:	4b03      	ldr	r3, [pc, #12]	; (80018d8 <DriveMotor+0x1a4>)
 80018ca:	701a      	strb	r2, [r3, #0]
}
 80018cc:	bf00      	nop
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	2000020c 	.word	0x2000020c
 80018d4:	2000016c 	.word	0x2000016c
 80018d8:	20000000 	.word	0x20000000
 80018dc:	20000170 	.word	0x20000170
 80018e0:	20000094 	.word	0x20000094
 80018e4:	40010c00 	.word	0x40010c00
 80018e8:	20000174 	.word	0x20000174

080018ec <HAL_UART_RxCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80018ec:	b5b0      	push	{r4, r5, r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart1, rx_buffer, 1);
 80018f4:	2201      	movs	r2, #1
 80018f6:	491b      	ldr	r1, [pc, #108]	; (8001964 <HAL_UART_RxCpltCallback+0x78>)
 80018f8:	481b      	ldr	r0, [pc, #108]	; (8001968 <HAL_UART_RxCpltCallback+0x7c>)
 80018fa:	f002 fc5e 	bl	80041ba <HAL_UART_Receive_IT>
	buffer[bufferIndex] = rx_buffer[0];
 80018fe:	4b1b      	ldr	r3, [pc, #108]	; (800196c <HAL_UART_RxCpltCallback+0x80>)
 8001900:	781b      	ldrb	r3, [r3, #0]
 8001902:	461a      	mov	r2, r3
 8001904:	4b17      	ldr	r3, [pc, #92]	; (8001964 <HAL_UART_RxCpltCallback+0x78>)
 8001906:	7819      	ldrb	r1, [r3, #0]
 8001908:	4b19      	ldr	r3, [pc, #100]	; (8001970 <HAL_UART_RxCpltCallback+0x84>)
 800190a:	5499      	strb	r1, [r3, r2]
	bufferIndex++;
 800190c:	4b17      	ldr	r3, [pc, #92]	; (800196c <HAL_UART_RxCpltCallback+0x80>)
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	3301      	adds	r3, #1
 8001912:	b2da      	uxtb	r2, r3
 8001914:	4b15      	ldr	r3, [pc, #84]	; (800196c <HAL_UART_RxCpltCallback+0x80>)
 8001916:	701a      	strb	r2, [r3, #0]
	if(bufferIndex == sizeof(ConfigData))
 8001918:	4b14      	ldr	r3, [pc, #80]	; (800196c <HAL_UART_RxCpltCallback+0x80>)
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	2b30      	cmp	r3, #48	; 0x30
 800191e:	d11d      	bne.n	800195c <HAL_UART_RxCpltCallback+0x70>
	{
		bufferIndex = 0;
 8001920:	4b12      	ldr	r3, [pc, #72]	; (800196c <HAL_UART_RxCpltCallback+0x80>)
 8001922:	2200      	movs	r2, #0
 8001924:	701a      	strb	r2, [r3, #0]
		memset(&data,0 , sizeof(data));
 8001926:	2230      	movs	r2, #48	; 0x30
 8001928:	2100      	movs	r1, #0
 800192a:	4812      	ldr	r0, [pc, #72]	; (8001974 <HAL_UART_RxCpltCallback+0x88>)
 800192c:	f003 fa0a 	bl	8004d44 <memset>
		memcpy(&data, buffer, sizeof(buffer));
 8001930:	4a10      	ldr	r2, [pc, #64]	; (8001974 <HAL_UART_RxCpltCallback+0x88>)
 8001932:	4b0f      	ldr	r3, [pc, #60]	; (8001970 <HAL_UART_RxCpltCallback+0x84>)
 8001934:	4614      	mov	r4, r2
 8001936:	461d      	mov	r5, r3
 8001938:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800193a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800193c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800193e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001940:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001944:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		_time = 0.0f;
 8001948:	4b0b      	ldr	r3, [pc, #44]	; (8001978 <HAL_UART_RxCpltCallback+0x8c>)
 800194a:	f04f 0200 	mov.w	r2, #0
 800194e:	601a      	str	r2, [r3, #0]
		integral = 0.0f;
 8001950:	4b0a      	ldr	r3, [pc, #40]	; (800197c <HAL_UART_RxCpltCallback+0x90>)
 8001952:	f04f 0200 	mov.w	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
		CalculateMotionProfile();
 8001958:	f7ff fbee 	bl	8001138 <CalculateMotionProfile>
	}
}
 800195c:	bf00      	nop
 800195e:	3708      	adds	r7, #8
 8001960:	46bd      	mov	sp, r7
 8001962:	bdb0      	pop	{r4, r5, r7, pc}
 8001964:	20000178 	.word	0x20000178
 8001968:	20000124 	.word	0x20000124
 800196c:	200001ac 	.word	0x200001ac
 8001970:	2000017c 	.word	0x2000017c
 8001974:	200001b0 	.word	0x200001b0
 8001978:	200001ec 	.word	0x200001ec
 800197c:	20000208 	.word	0x20000208

08001980 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
 8001986:	4603      	mov	r3, r0
 8001988:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == GPIO_PIN_6)
 800198a:	88fb      	ldrh	r3, [r7, #6]
 800198c:	2b40      	cmp	r3, #64	; 0x40
 800198e:	d11c      	bne.n	80019ca <HAL_GPIO_EXTI_Callback+0x4a>
  {
	  int32_t inc = 0;
 8001990:	2300      	movs	r3, #0
 8001992:	60fb      	str	r3, [r7, #12]
	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7))
 8001994:	2180      	movs	r1, #128	; 0x80
 8001996:	480f      	ldr	r0, [pc, #60]	; (80019d4 <HAL_GPIO_EXTI_Callback+0x54>)
 8001998:	f000 ff9a 	bl	80028d0 <HAL_GPIO_ReadPin>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d002      	beq.n	80019a8 <HAL_GPIO_EXTI_Callback+0x28>
	  {
		   inc = 1;
 80019a2:	2301      	movs	r3, #1
 80019a4:	60fb      	str	r3, [r7, #12]
 80019a6:	e002      	b.n	80019ae <HAL_GPIO_EXTI_Callback+0x2e>
	  }
	  else
	  {
		  inc = -1;
 80019a8:	f04f 33ff 	mov.w	r3, #4294967295
 80019ac:	60fb      	str	r3, [r7, #12]
	  }
	  motor_current_position += (float)inc;
 80019ae:	68f8      	ldr	r0, [r7, #12]
 80019b0:	f7ff f94c 	bl	8000c4c <__aeabi_i2f>
 80019b4:	4602      	mov	r2, r0
 80019b6:	4b08      	ldr	r3, [pc, #32]	; (80019d8 <HAL_GPIO_EXTI_Callback+0x58>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4619      	mov	r1, r3
 80019bc:	4610      	mov	r0, r2
 80019be:	f7ff f891 	bl	8000ae4 <__addsf3>
 80019c2:	4603      	mov	r3, r0
 80019c4:	461a      	mov	r2, r3
 80019c6:	4b04      	ldr	r3, [pc, #16]	; (80019d8 <HAL_GPIO_EXTI_Callback+0x58>)
 80019c8:	601a      	str	r2, [r3, #0]
  }
}
 80019ca:	bf00      	nop
 80019cc:	3710      	adds	r7, #16
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	40010c00 	.word	0x40010c00
 80019d8:	200001e0 	.word	0x200001e0

080019dc <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 80019dc:	b480      	push	{r7}
 80019de:	b087      	sub	sp, #28
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
	if(htim == &htim3)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	4a0d      	ldr	r2, [pc, #52]	; (8001a1c <HAL_TIM_PeriodElapsedCallback+0x40>)
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d111      	bne.n	8001a10 <HAL_TIM_PeriodElapsedCallback+0x34>
	{
		StatusData send_data = {0};
 80019ec:	f107 0308 	add.w	r3, r7, #8
 80019f0:	2200      	movs	r2, #0
 80019f2:	601a      	str	r2, [r3, #0]
 80019f4:	605a      	str	r2, [r3, #4]
 80019f6:	609a      	str	r2, [r3, #8]
 80019f8:	60da      	str	r2, [r3, #12]
		send_data.motor_current_position = motor_current_position;
 80019fa:	4b09      	ldr	r3, [pc, #36]	; (8001a20 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	60fb      	str	r3, [r7, #12]
		send_data.motor_current_speed = motor_current_speed;
 8001a00:	4b08      	ldr	r3, [pc, #32]	; (8001a24 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	60bb      	str	r3, [r7, #8]
		send_data.motor_current_acceleration= motor_current_acceleration;
 8001a06:	4b08      	ldr	r3, [pc, #32]	; (8001a28 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	613b      	str	r3, [r7, #16]
		send_data.dummy = 1212.22f;
 8001a0c:	4b07      	ldr	r3, [pc, #28]	; (8001a2c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001a0e:	617b      	str	r3, [r7, #20]
		//if(data.send)
			//HAL_UART_Transmit_IT(&huart1, (uint8_t*)&send_data, sizeof(StatusData));
	}
}
 8001a10:	bf00      	nop
 8001a12:	371c      	adds	r7, #28
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bc80      	pop	{r7}
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	200000dc 	.word	0x200000dc
 8001a20:	200001e0 	.word	0x200001e0
 8001a24:	20000004 	.word	0x20000004
 8001a28:	200001e8 	.word	0x200001e8
 8001a2c:	4497870a 	.word	0x4497870a

08001a30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a34:	f000 fb8a 	bl	800214c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a38:	f000 f852 	bl	8001ae0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a3c:	f000 f98c 	bl	8001d58 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001a40:	f000 f960 	bl	8001d04 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001a44:	f000 f88e 	bl	8001b64 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001a48:	f000 f90e 	bl	8001c68 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, rx_buffer, 1);
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	491a      	ldr	r1, [pc, #104]	; (8001ab8 <main+0x88>)
 8001a50:	481a      	ldr	r0, [pc, #104]	; (8001abc <main+0x8c>)
 8001a52:	f002 fbb2 	bl	80041ba <HAL_UART_Receive_IT>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001a56:	2100      	movs	r1, #0
 8001a58:	4819      	ldr	r0, [pc, #100]	; (8001ac0 <main+0x90>)
 8001a5a:	f001 fc85 	bl	8003368 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001a5e:	2104      	movs	r1, #4
 8001a60:	4817      	ldr	r0, [pc, #92]	; (8001ac0 <main+0x90>)
 8001a62:	f001 fc81 	bl	8003368 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim3);
 8001a66:	4817      	ldr	r0, [pc, #92]	; (8001ac4 <main+0x94>)
 8001a68:	f001 fbda 	bl	8003220 <HAL_TIM_Base_Start_IT>
  data.gearRatio = 3249.0f / 121.0f;
 8001a6c:	4b16      	ldr	r3, [pc, #88]	; (8001ac8 <main+0x98>)
 8001a6e:	4a17      	ldr	r2, [pc, #92]	; (8001acc <main+0x9c>)
 8001a70:	61da      	str	r2, [r3, #28]
  data.encoderPulses = 500.0f;
 8001a72:	4b15      	ldr	r3, [pc, #84]	; (8001ac8 <main+0x98>)
 8001a74:	4a16      	ldr	r2, [pc, #88]	; (8001ad0 <main+0xa0>)
 8001a76:	619a      	str	r2, [r3, #24]

  data.kp = 1.0f;
 8001a78:	4b13      	ldr	r3, [pc, #76]	; (8001ac8 <main+0x98>)
 8001a7a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001a7e:	625a      	str	r2, [r3, #36]	; 0x24
  data.ki = 5.0f;
 8001a80:	4b11      	ldr	r3, [pc, #68]	; (8001ac8 <main+0x98>)
 8001a82:	4a14      	ldr	r2, [pc, #80]	; (8001ad4 <main+0xa4>)
 8001a84:	621a      	str	r2, [r3, #32]
  data.kd = 0.0f;
 8001a86:	4b10      	ldr	r3, [pc, #64]	; (8001ac8 <main+0x98>)
 8001a88:	f04f 0200 	mov.w	r2, #0
 8001a8c:	629a      	str	r2, [r3, #40]	; 0x28


  data.position = 5683.0f;
 8001a8e:	4b0e      	ldr	r3, [pc, #56]	; (8001ac8 <main+0x98>)
 8001a90:	4a11      	ldr	r2, [pc, #68]	; (8001ad8 <main+0xa8>)
 8001a92:	605a      	str	r2, [r3, #4]
  data.speed = 650.0f;
 8001a94:	4b0c      	ldr	r3, [pc, #48]	; (8001ac8 <main+0x98>)
 8001a96:	4a11      	ldr	r2, [pc, #68]	; (8001adc <main+0xac>)
 8001a98:	601a      	str	r2, [r3, #0]
  data.acceleration = 500.0f;
 8001a9a:	4b0b      	ldr	r3, [pc, #44]	; (8001ac8 <main+0x98>)
 8001a9c:	4a0c      	ldr	r2, [pc, #48]	; (8001ad0 <main+0xa0>)
 8001a9e:	609a      	str	r2, [r3, #8]
  data.deceleration = 500.0f;
 8001aa0:	4b09      	ldr	r3, [pc, #36]	; (8001ac8 <main+0x98>)
 8001aa2:	4a0b      	ldr	r2, [pc, #44]	; (8001ad0 <main+0xa0>)
 8001aa4:	60da      	str	r2, [r3, #12]
  CalculateMotionProfile();
 8001aa6:	f7ff fb47 	bl	8001138 <CalculateMotionProfile>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  CalculateSpeed();
 8001aaa:	f7ff fcdd 	bl	8001468 <CalculateSpeed>
	  CalculatePID();
 8001aae:	f7ff fd07 	bl	80014c0 <CalculatePID>
	  DriveMotor();
 8001ab2:	f7ff fe3f 	bl	8001734 <DriveMotor>
	  CalculateSpeed();
 8001ab6:	e7f8      	b.n	8001aaa <main+0x7a>
 8001ab8:	20000178 	.word	0x20000178
 8001abc:	20000124 	.word	0x20000124
 8001ac0:	20000094 	.word	0x20000094
 8001ac4:	200000dc 	.word	0x200000dc
 8001ac8:	200001b0 	.word	0x200001b0
 8001acc:	41d6cf57 	.word	0x41d6cf57
 8001ad0:	43fa0000 	.word	0x43fa0000
 8001ad4:	40a00000 	.word	0x40a00000
 8001ad8:	45b19800 	.word	0x45b19800
 8001adc:	44228000 	.word	0x44228000

08001ae0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b090      	sub	sp, #64	; 0x40
 8001ae4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ae6:	f107 0318 	add.w	r3, r7, #24
 8001aea:	2228      	movs	r2, #40	; 0x28
 8001aec:	2100      	movs	r1, #0
 8001aee:	4618      	mov	r0, r3
 8001af0:	f003 f928 	bl	8004d44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001af4:	1d3b      	adds	r3, r7, #4
 8001af6:	2200      	movs	r2, #0
 8001af8:	601a      	str	r2, [r3, #0]
 8001afa:	605a      	str	r2, [r3, #4]
 8001afc:	609a      	str	r2, [r3, #8]
 8001afe:	60da      	str	r2, [r3, #12]
 8001b00:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b02:	2302      	movs	r3, #2
 8001b04:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b06:	2301      	movs	r3, #1
 8001b08:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b0a:	2310      	movs	r3, #16
 8001b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b0e:	2302      	movs	r3, #2
 8001b10:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001b12:	2300      	movs	r3, #0
 8001b14:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001b16:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001b1a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b1c:	f107 0318 	add.w	r3, r7, #24
 8001b20:	4618      	mov	r0, r3
 8001b22:	f000 ff1d 	bl	8002960 <HAL_RCC_OscConfig>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001b2c:	f000 f976 	bl	8001e1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b30:	230f      	movs	r3, #15
 8001b32:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b34:	2302      	movs	r3, #2
 8001b36:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b40:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b42:	2300      	movs	r3, #0
 8001b44:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b46:	1d3b      	adds	r3, r7, #4
 8001b48:	2102      	movs	r1, #2
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f001 f98a 	bl	8002e64 <HAL_RCC_ClockConfig>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8001b56:	f000 f961 	bl	8001e1c <Error_Handler>
  }
}
 8001b5a:	bf00      	nop
 8001b5c:	3740      	adds	r7, #64	; 0x40
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
	...

08001b64 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b08e      	sub	sp, #56	; 0x38
 8001b68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b6a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b6e:	2200      	movs	r2, #0
 8001b70:	601a      	str	r2, [r3, #0]
 8001b72:	605a      	str	r2, [r3, #4]
 8001b74:	609a      	str	r2, [r3, #8]
 8001b76:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b78:	f107 0320 	add.w	r3, r7, #32
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	601a      	str	r2, [r3, #0]
 8001b80:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b82:	1d3b      	adds	r3, r7, #4
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]
 8001b88:	605a      	str	r2, [r3, #4]
 8001b8a:	609a      	str	r2, [r3, #8]
 8001b8c:	60da      	str	r2, [r3, #12]
 8001b8e:	611a      	str	r2, [r3, #16]
 8001b90:	615a      	str	r2, [r3, #20]
 8001b92:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b94:	4b33      	ldr	r3, [pc, #204]	; (8001c64 <MX_TIM2_Init+0x100>)
 8001b96:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b9a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001b9c:	4b31      	ldr	r3, [pc, #196]	; (8001c64 <MX_TIM2_Init+0x100>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ba2:	4b30      	ldr	r3, [pc, #192]	; (8001c64 <MX_TIM2_Init+0x100>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 8001ba8:	4b2e      	ldr	r3, [pc, #184]	; (8001c64 <MX_TIM2_Init+0x100>)
 8001baa:	22ff      	movs	r2, #255	; 0xff
 8001bac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bae:	4b2d      	ldr	r3, [pc, #180]	; (8001c64 <MX_TIM2_Init+0x100>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001bb4:	4b2b      	ldr	r3, [pc, #172]	; (8001c64 <MX_TIM2_Init+0x100>)
 8001bb6:	2280      	movs	r2, #128	; 0x80
 8001bb8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001bba:	482a      	ldr	r0, [pc, #168]	; (8001c64 <MX_TIM2_Init+0x100>)
 8001bbc:	f001 fae0 	bl	8003180 <HAL_TIM_Base_Init>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8001bc6:	f000 f929 	bl	8001e1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bce:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001bd0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	4823      	ldr	r0, [pc, #140]	; (8001c64 <MX_TIM2_Init+0x100>)
 8001bd8:	f001 fe2c 	bl	8003834 <HAL_TIM_ConfigClockSource>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d001      	beq.n	8001be6 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8001be2:	f000 f91b 	bl	8001e1c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001be6:	481f      	ldr	r0, [pc, #124]	; (8001c64 <MX_TIM2_Init+0x100>)
 8001be8:	f001 fb66 	bl	80032b8 <HAL_TIM_PWM_Init>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8001bf2:	f000 f913 	bl	8001e1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001bfe:	f107 0320 	add.w	r3, r7, #32
 8001c02:	4619      	mov	r1, r3
 8001c04:	4817      	ldr	r0, [pc, #92]	; (8001c64 <MX_TIM2_Init+0x100>)
 8001c06:	f002 f99b 	bl	8003f40 <HAL_TIMEx_MasterConfigSynchronization>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8001c10:	f000 f904 	bl	8001e1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c14:	2360      	movs	r3, #96	; 0x60
 8001c16:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 125;
 8001c18:	237d      	movs	r3, #125	; 0x7d
 8001c1a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c20:	2300      	movs	r3, #0
 8001c22:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c24:	1d3b      	adds	r3, r7, #4
 8001c26:	2200      	movs	r2, #0
 8001c28:	4619      	mov	r1, r3
 8001c2a:	480e      	ldr	r0, [pc, #56]	; (8001c64 <MX_TIM2_Init+0x100>)
 8001c2c:	f001 fd40 	bl	80036b0 <HAL_TIM_PWM_ConfigChannel>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8001c36:	f000 f8f1 	bl	8001e1c <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001c3e:	1d3b      	adds	r3, r7, #4
 8001c40:	2204      	movs	r2, #4
 8001c42:	4619      	mov	r1, r3
 8001c44:	4807      	ldr	r0, [pc, #28]	; (8001c64 <MX_TIM2_Init+0x100>)
 8001c46:	f001 fd33 	bl	80036b0 <HAL_TIM_PWM_ConfigChannel>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d001      	beq.n	8001c54 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8001c50:	f000 f8e4 	bl	8001e1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001c54:	4803      	ldr	r0, [pc, #12]	; (8001c64 <MX_TIM2_Init+0x100>)
 8001c56:	f000 f951 	bl	8001efc <HAL_TIM_MspPostInit>

}
 8001c5a:	bf00      	nop
 8001c5c:	3738      	adds	r7, #56	; 0x38
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	20000094 	.word	0x20000094

08001c68 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b086      	sub	sp, #24
 8001c6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c6e:	f107 0308 	add.w	r3, r7, #8
 8001c72:	2200      	movs	r2, #0
 8001c74:	601a      	str	r2, [r3, #0]
 8001c76:	605a      	str	r2, [r3, #4]
 8001c78:	609a      	str	r2, [r3, #8]
 8001c7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c7c:	463b      	mov	r3, r7
 8001c7e:	2200      	movs	r2, #0
 8001c80:	601a      	str	r2, [r3, #0]
 8001c82:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c84:	4b1d      	ldr	r3, [pc, #116]	; (8001cfc <MX_TIM3_Init+0x94>)
 8001c86:	4a1e      	ldr	r2, [pc, #120]	; (8001d00 <MX_TIM3_Init+0x98>)
 8001c88:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 128 - 1;
 8001c8a:	4b1c      	ldr	r3, [pc, #112]	; (8001cfc <MX_TIM3_Init+0x94>)
 8001c8c:	227f      	movs	r2, #127	; 0x7f
 8001c8e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c90:	4b1a      	ldr	r3, [pc, #104]	; (8001cfc <MX_TIM3_Init+0x94>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535 - 1;
 8001c96:	4b19      	ldr	r3, [pc, #100]	; (8001cfc <MX_TIM3_Init+0x94>)
 8001c98:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001c9c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c9e:	4b17      	ldr	r3, [pc, #92]	; (8001cfc <MX_TIM3_Init+0x94>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ca4:	4b15      	ldr	r3, [pc, #84]	; (8001cfc <MX_TIM3_Init+0x94>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001caa:	4814      	ldr	r0, [pc, #80]	; (8001cfc <MX_TIM3_Init+0x94>)
 8001cac:	f001 fa68 	bl	8003180 <HAL_TIM_Base_Init>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d001      	beq.n	8001cba <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001cb6:	f000 f8b1 	bl	8001e1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cbe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001cc0:	f107 0308 	add.w	r3, r7, #8
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	480d      	ldr	r0, [pc, #52]	; (8001cfc <MX_TIM3_Init+0x94>)
 8001cc8:	f001 fdb4 	bl	8003834 <HAL_TIM_ConfigClockSource>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001cd2:	f000 f8a3 	bl	8001e1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001cde:	463b      	mov	r3, r7
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	4806      	ldr	r0, [pc, #24]	; (8001cfc <MX_TIM3_Init+0x94>)
 8001ce4:	f002 f92c 	bl	8003f40 <HAL_TIMEx_MasterConfigSynchronization>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d001      	beq.n	8001cf2 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001cee:	f000 f895 	bl	8001e1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001cf2:	bf00      	nop
 8001cf4:	3718      	adds	r7, #24
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	200000dc 	.word	0x200000dc
 8001d00:	40000400 	.word	0x40000400

08001d04 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d08:	4b11      	ldr	r3, [pc, #68]	; (8001d50 <MX_USART1_UART_Init+0x4c>)
 8001d0a:	4a12      	ldr	r2, [pc, #72]	; (8001d54 <MX_USART1_UART_Init+0x50>)
 8001d0c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001d0e:	4b10      	ldr	r3, [pc, #64]	; (8001d50 <MX_USART1_UART_Init+0x4c>)
 8001d10:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001d14:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d16:	4b0e      	ldr	r3, [pc, #56]	; (8001d50 <MX_USART1_UART_Init+0x4c>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d1c:	4b0c      	ldr	r3, [pc, #48]	; (8001d50 <MX_USART1_UART_Init+0x4c>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d22:	4b0b      	ldr	r3, [pc, #44]	; (8001d50 <MX_USART1_UART_Init+0x4c>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d28:	4b09      	ldr	r3, [pc, #36]	; (8001d50 <MX_USART1_UART_Init+0x4c>)
 8001d2a:	220c      	movs	r2, #12
 8001d2c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d2e:	4b08      	ldr	r3, [pc, #32]	; (8001d50 <MX_USART1_UART_Init+0x4c>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d34:	4b06      	ldr	r3, [pc, #24]	; (8001d50 <MX_USART1_UART_Init+0x4c>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d3a:	4805      	ldr	r0, [pc, #20]	; (8001d50 <MX_USART1_UART_Init+0x4c>)
 8001d3c:	f002 f96a 	bl	8004014 <HAL_UART_Init>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d001      	beq.n	8001d4a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001d46:	f000 f869 	bl	8001e1c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d4a:	bf00      	nop
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	20000124 	.word	0x20000124
 8001d54:	40013800 	.word	0x40013800

08001d58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b086      	sub	sp, #24
 8001d5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d5e:	f107 0308 	add.w	r3, r7, #8
 8001d62:	2200      	movs	r2, #0
 8001d64:	601a      	str	r2, [r3, #0]
 8001d66:	605a      	str	r2, [r3, #4]
 8001d68:	609a      	str	r2, [r3, #8]
 8001d6a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d6c:	4b28      	ldr	r3, [pc, #160]	; (8001e10 <MX_GPIO_Init+0xb8>)
 8001d6e:	699b      	ldr	r3, [r3, #24]
 8001d70:	4a27      	ldr	r2, [pc, #156]	; (8001e10 <MX_GPIO_Init+0xb8>)
 8001d72:	f043 0304 	orr.w	r3, r3, #4
 8001d76:	6193      	str	r3, [r2, #24]
 8001d78:	4b25      	ldr	r3, [pc, #148]	; (8001e10 <MX_GPIO_Init+0xb8>)
 8001d7a:	699b      	ldr	r3, [r3, #24]
 8001d7c:	f003 0304 	and.w	r3, r3, #4
 8001d80:	607b      	str	r3, [r7, #4]
 8001d82:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d84:	4b22      	ldr	r3, [pc, #136]	; (8001e10 <MX_GPIO_Init+0xb8>)
 8001d86:	699b      	ldr	r3, [r3, #24]
 8001d88:	4a21      	ldr	r2, [pc, #132]	; (8001e10 <MX_GPIO_Init+0xb8>)
 8001d8a:	f043 0308 	orr.w	r3, r3, #8
 8001d8e:	6193      	str	r3, [r2, #24]
 8001d90:	4b1f      	ldr	r3, [pc, #124]	; (8001e10 <MX_GPIO_Init+0xb8>)
 8001d92:	699b      	ldr	r3, [r3, #24]
 8001d94:	f003 0308 	and.w	r3, r3, #8
 8001d98:	603b      	str	r3, [r7, #0]
 8001d9a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8001da2:	481c      	ldr	r0, [pc, #112]	; (8001e14 <MX_GPIO_Init+0xbc>)
 8001da4:	f000 fdab 	bl	80028fe <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001da8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001dac:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dae:	2301      	movs	r3, #1
 8001db0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db2:	2300      	movs	r3, #0
 8001db4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001db6:	2302      	movs	r3, #2
 8001db8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dba:	f107 0308 	add.w	r3, r7, #8
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	4814      	ldr	r0, [pc, #80]	; (8001e14 <MX_GPIO_Init+0xbc>)
 8001dc2:	f000 fc09 	bl	80025d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001dc6:	2340      	movs	r3, #64	; 0x40
 8001dc8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001dca:	4b13      	ldr	r3, [pc, #76]	; (8001e18 <MX_GPIO_Init+0xc0>)
 8001dcc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dd2:	f107 0308 	add.w	r3, r7, #8
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	480e      	ldr	r0, [pc, #56]	; (8001e14 <MX_GPIO_Init+0xbc>)
 8001dda:	f000 fbfd 	bl	80025d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001dde:	2380      	movs	r3, #128	; 0x80
 8001de0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001de2:	2300      	movs	r3, #0
 8001de4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de6:	2300      	movs	r3, #0
 8001de8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dea:	f107 0308 	add.w	r3, r7, #8
 8001dee:	4619      	mov	r1, r3
 8001df0:	4808      	ldr	r0, [pc, #32]	; (8001e14 <MX_GPIO_Init+0xbc>)
 8001df2:	f000 fbf1 	bl	80025d8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001df6:	2200      	movs	r2, #0
 8001df8:	2100      	movs	r1, #0
 8001dfa:	2017      	movs	r0, #23
 8001dfc:	f000 fb03 	bl	8002406 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001e00:	2017      	movs	r0, #23
 8001e02:	f000 fb1c 	bl	800243e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001e06:	bf00      	nop
 8001e08:	3718      	adds	r7, #24
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	40021000 	.word	0x40021000
 8001e14:	40010c00 	.word	0x40010c00
 8001e18:	10110000 	.word	0x10110000

08001e1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e20:	b672      	cpsid	i
}
 8001e22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e24:	e7fe      	b.n	8001e24 <Error_Handler+0x8>
	...

08001e28 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b085      	sub	sp, #20
 8001e2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001e2e:	4b15      	ldr	r3, [pc, #84]	; (8001e84 <HAL_MspInit+0x5c>)
 8001e30:	699b      	ldr	r3, [r3, #24]
 8001e32:	4a14      	ldr	r2, [pc, #80]	; (8001e84 <HAL_MspInit+0x5c>)
 8001e34:	f043 0301 	orr.w	r3, r3, #1
 8001e38:	6193      	str	r3, [r2, #24]
 8001e3a:	4b12      	ldr	r3, [pc, #72]	; (8001e84 <HAL_MspInit+0x5c>)
 8001e3c:	699b      	ldr	r3, [r3, #24]
 8001e3e:	f003 0301 	and.w	r3, r3, #1
 8001e42:	60bb      	str	r3, [r7, #8]
 8001e44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e46:	4b0f      	ldr	r3, [pc, #60]	; (8001e84 <HAL_MspInit+0x5c>)
 8001e48:	69db      	ldr	r3, [r3, #28]
 8001e4a:	4a0e      	ldr	r2, [pc, #56]	; (8001e84 <HAL_MspInit+0x5c>)
 8001e4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e50:	61d3      	str	r3, [r2, #28]
 8001e52:	4b0c      	ldr	r3, [pc, #48]	; (8001e84 <HAL_MspInit+0x5c>)
 8001e54:	69db      	ldr	r3, [r3, #28]
 8001e56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e5a:	607b      	str	r3, [r7, #4]
 8001e5c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001e5e:	4b0a      	ldr	r3, [pc, #40]	; (8001e88 <HAL_MspInit+0x60>)
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	60fb      	str	r3, [r7, #12]
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001e6a:	60fb      	str	r3, [r7, #12]
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001e72:	60fb      	str	r3, [r7, #12]
 8001e74:	4a04      	ldr	r2, [pc, #16]	; (8001e88 <HAL_MspInit+0x60>)
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e7a:	bf00      	nop
 8001e7c:	3714      	adds	r7, #20
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bc80      	pop	{r7}
 8001e82:	4770      	bx	lr
 8001e84:	40021000 	.word	0x40021000
 8001e88:	40010000 	.word	0x40010000

08001e8c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e9c:	d10c      	bne.n	8001eb8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e9e:	4b15      	ldr	r3, [pc, #84]	; (8001ef4 <HAL_TIM_Base_MspInit+0x68>)
 8001ea0:	69db      	ldr	r3, [r3, #28]
 8001ea2:	4a14      	ldr	r2, [pc, #80]	; (8001ef4 <HAL_TIM_Base_MspInit+0x68>)
 8001ea4:	f043 0301 	orr.w	r3, r3, #1
 8001ea8:	61d3      	str	r3, [r2, #28]
 8001eaa:	4b12      	ldr	r3, [pc, #72]	; (8001ef4 <HAL_TIM_Base_MspInit+0x68>)
 8001eac:	69db      	ldr	r3, [r3, #28]
 8001eae:	f003 0301 	and.w	r3, r3, #1
 8001eb2:	60fb      	str	r3, [r7, #12]
 8001eb4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001eb6:	e018      	b.n	8001eea <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a0e      	ldr	r2, [pc, #56]	; (8001ef8 <HAL_TIM_Base_MspInit+0x6c>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d113      	bne.n	8001eea <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ec2:	4b0c      	ldr	r3, [pc, #48]	; (8001ef4 <HAL_TIM_Base_MspInit+0x68>)
 8001ec4:	69db      	ldr	r3, [r3, #28]
 8001ec6:	4a0b      	ldr	r2, [pc, #44]	; (8001ef4 <HAL_TIM_Base_MspInit+0x68>)
 8001ec8:	f043 0302 	orr.w	r3, r3, #2
 8001ecc:	61d3      	str	r3, [r2, #28]
 8001ece:	4b09      	ldr	r3, [pc, #36]	; (8001ef4 <HAL_TIM_Base_MspInit+0x68>)
 8001ed0:	69db      	ldr	r3, [r3, #28]
 8001ed2:	f003 0302 	and.w	r3, r3, #2
 8001ed6:	60bb      	str	r3, [r7, #8]
 8001ed8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001eda:	2200      	movs	r2, #0
 8001edc:	2100      	movs	r1, #0
 8001ede:	201d      	movs	r0, #29
 8001ee0:	f000 fa91 	bl	8002406 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001ee4:	201d      	movs	r0, #29
 8001ee6:	f000 faaa 	bl	800243e <HAL_NVIC_EnableIRQ>
}
 8001eea:	bf00      	nop
 8001eec:	3710      	adds	r7, #16
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	40021000 	.word	0x40021000
 8001ef8:	40000400 	.word	0x40000400

08001efc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b088      	sub	sp, #32
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f04:	f107 0310 	add.w	r3, r7, #16
 8001f08:	2200      	movs	r2, #0
 8001f0a:	601a      	str	r2, [r3, #0]
 8001f0c:	605a      	str	r2, [r3, #4]
 8001f0e:	609a      	str	r2, [r3, #8]
 8001f10:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f1a:	d117      	bne.n	8001f4c <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f1c:	4b0d      	ldr	r3, [pc, #52]	; (8001f54 <HAL_TIM_MspPostInit+0x58>)
 8001f1e:	699b      	ldr	r3, [r3, #24]
 8001f20:	4a0c      	ldr	r2, [pc, #48]	; (8001f54 <HAL_TIM_MspPostInit+0x58>)
 8001f22:	f043 0304 	orr.w	r3, r3, #4
 8001f26:	6193      	str	r3, [r2, #24]
 8001f28:	4b0a      	ldr	r3, [pc, #40]	; (8001f54 <HAL_TIM_MspPostInit+0x58>)
 8001f2a:	699b      	ldr	r3, [r3, #24]
 8001f2c:	f003 0304 	and.w	r3, r3, #4
 8001f30:	60fb      	str	r3, [r7, #12]
 8001f32:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001f34:	2303      	movs	r3, #3
 8001f36:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f38:	2302      	movs	r3, #2
 8001f3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f40:	f107 0310 	add.w	r3, r7, #16
 8001f44:	4619      	mov	r1, r3
 8001f46:	4804      	ldr	r0, [pc, #16]	; (8001f58 <HAL_TIM_MspPostInit+0x5c>)
 8001f48:	f000 fb46 	bl	80025d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001f4c:	bf00      	nop
 8001f4e:	3720      	adds	r7, #32
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	40021000 	.word	0x40021000
 8001f58:	40010800 	.word	0x40010800

08001f5c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b088      	sub	sp, #32
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f64:	f107 0310 	add.w	r3, r7, #16
 8001f68:	2200      	movs	r2, #0
 8001f6a:	601a      	str	r2, [r3, #0]
 8001f6c:	605a      	str	r2, [r3, #4]
 8001f6e:	609a      	str	r2, [r3, #8]
 8001f70:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a20      	ldr	r2, [pc, #128]	; (8001ff8 <HAL_UART_MspInit+0x9c>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d139      	bne.n	8001ff0 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f7c:	4b1f      	ldr	r3, [pc, #124]	; (8001ffc <HAL_UART_MspInit+0xa0>)
 8001f7e:	699b      	ldr	r3, [r3, #24]
 8001f80:	4a1e      	ldr	r2, [pc, #120]	; (8001ffc <HAL_UART_MspInit+0xa0>)
 8001f82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f86:	6193      	str	r3, [r2, #24]
 8001f88:	4b1c      	ldr	r3, [pc, #112]	; (8001ffc <HAL_UART_MspInit+0xa0>)
 8001f8a:	699b      	ldr	r3, [r3, #24]
 8001f8c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f90:	60fb      	str	r3, [r7, #12]
 8001f92:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f94:	4b19      	ldr	r3, [pc, #100]	; (8001ffc <HAL_UART_MspInit+0xa0>)
 8001f96:	699b      	ldr	r3, [r3, #24]
 8001f98:	4a18      	ldr	r2, [pc, #96]	; (8001ffc <HAL_UART_MspInit+0xa0>)
 8001f9a:	f043 0304 	orr.w	r3, r3, #4
 8001f9e:	6193      	str	r3, [r2, #24]
 8001fa0:	4b16      	ldr	r3, [pc, #88]	; (8001ffc <HAL_UART_MspInit+0xa0>)
 8001fa2:	699b      	ldr	r3, [r3, #24]
 8001fa4:	f003 0304 	and.w	r3, r3, #4
 8001fa8:	60bb      	str	r3, [r7, #8]
 8001faa:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001fac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001fb0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb2:	2302      	movs	r3, #2
 8001fb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fba:	f107 0310 	add.w	r3, r7, #16
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	480f      	ldr	r0, [pc, #60]	; (8002000 <HAL_UART_MspInit+0xa4>)
 8001fc2:	f000 fb09 	bl	80025d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001fc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001fca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fd4:	f107 0310 	add.w	r3, r7, #16
 8001fd8:	4619      	mov	r1, r3
 8001fda:	4809      	ldr	r0, [pc, #36]	; (8002000 <HAL_UART_MspInit+0xa4>)
 8001fdc:	f000 fafc 	bl	80025d8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	2100      	movs	r1, #0
 8001fe4:	2025      	movs	r0, #37	; 0x25
 8001fe6:	f000 fa0e 	bl	8002406 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001fea:	2025      	movs	r0, #37	; 0x25
 8001fec:	f000 fa27 	bl	800243e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001ff0:	bf00      	nop
 8001ff2:	3720      	adds	r7, #32
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	40013800 	.word	0x40013800
 8001ffc:	40021000 	.word	0x40021000
 8002000:	40010800 	.word	0x40010800

08002004 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002008:	e7fe      	b.n	8002008 <NMI_Handler+0x4>

0800200a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800200a:	b480      	push	{r7}
 800200c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800200e:	e7fe      	b.n	800200e <HardFault_Handler+0x4>

08002010 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002014:	e7fe      	b.n	8002014 <MemManage_Handler+0x4>

08002016 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002016:	b480      	push	{r7}
 8002018:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800201a:	e7fe      	b.n	800201a <BusFault_Handler+0x4>

0800201c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002020:	e7fe      	b.n	8002020 <UsageFault_Handler+0x4>

08002022 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002022:	b480      	push	{r7}
 8002024:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002026:	bf00      	nop
 8002028:	46bd      	mov	sp, r7
 800202a:	bc80      	pop	{r7}
 800202c:	4770      	bx	lr

0800202e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800202e:	b480      	push	{r7}
 8002030:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002032:	bf00      	nop
 8002034:	46bd      	mov	sp, r7
 8002036:	bc80      	pop	{r7}
 8002038:	4770      	bx	lr

0800203a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800203a:	b480      	push	{r7}
 800203c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800203e:	bf00      	nop
 8002040:	46bd      	mov	sp, r7
 8002042:	bc80      	pop	{r7}
 8002044:	4770      	bx	lr

08002046 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002046:	b580      	push	{r7, lr}
 8002048:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800204a:	f000 f8c5 	bl	80021d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800204e:	bf00      	nop
 8002050:	bd80      	pop	{r7, pc}

08002052 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002052:	b580      	push	{r7, lr}
 8002054:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8002056:	2040      	movs	r0, #64	; 0x40
 8002058:	f000 fc6a 	bl	8002930 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800205c:	bf00      	nop
 800205e:	bd80      	pop	{r7, pc}

08002060 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002064:	4802      	ldr	r0, [pc, #8]	; (8002070 <TIM3_IRQHandler+0x10>)
 8002066:	f001 fa1b 	bl	80034a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800206a:	bf00      	nop
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	200000dc 	.word	0x200000dc

08002074 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002078:	4802      	ldr	r0, [pc, #8]	; (8002084 <USART1_IRQHandler+0x10>)
 800207a:	f002 f8c3 	bl	8004204 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800207e:	bf00      	nop
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	20000124 	.word	0x20000124

08002088 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b086      	sub	sp, #24
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002090:	4a14      	ldr	r2, [pc, #80]	; (80020e4 <_sbrk+0x5c>)
 8002092:	4b15      	ldr	r3, [pc, #84]	; (80020e8 <_sbrk+0x60>)
 8002094:	1ad3      	subs	r3, r2, r3
 8002096:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800209c:	4b13      	ldr	r3, [pc, #76]	; (80020ec <_sbrk+0x64>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d102      	bne.n	80020aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020a4:	4b11      	ldr	r3, [pc, #68]	; (80020ec <_sbrk+0x64>)
 80020a6:	4a12      	ldr	r2, [pc, #72]	; (80020f0 <_sbrk+0x68>)
 80020a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020aa:	4b10      	ldr	r3, [pc, #64]	; (80020ec <_sbrk+0x64>)
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4413      	add	r3, r2
 80020b2:	693a      	ldr	r2, [r7, #16]
 80020b4:	429a      	cmp	r2, r3
 80020b6:	d207      	bcs.n	80020c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020b8:	f002 fe4c 	bl	8004d54 <__errno>
 80020bc:	4603      	mov	r3, r0
 80020be:	220c      	movs	r2, #12
 80020c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020c2:	f04f 33ff 	mov.w	r3, #4294967295
 80020c6:	e009      	b.n	80020dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020c8:	4b08      	ldr	r3, [pc, #32]	; (80020ec <_sbrk+0x64>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020ce:	4b07      	ldr	r3, [pc, #28]	; (80020ec <_sbrk+0x64>)
 80020d0:	681a      	ldr	r2, [r3, #0]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	4413      	add	r3, r2
 80020d6:	4a05      	ldr	r2, [pc, #20]	; (80020ec <_sbrk+0x64>)
 80020d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020da:	68fb      	ldr	r3, [r7, #12]
}
 80020dc:	4618      	mov	r0, r3
 80020de:	3718      	adds	r7, #24
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	20002800 	.word	0x20002800
 80020e8:	00000400 	.word	0x00000400
 80020ec:	20000240 	.word	0x20000240
 80020f0:	20000390 	.word	0x20000390

080020f4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020f8:	bf00      	nop
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bc80      	pop	{r7}
 80020fe:	4770      	bx	lr

08002100 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002100:	f7ff fff8 	bl	80020f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002104:	480b      	ldr	r0, [pc, #44]	; (8002134 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002106:	490c      	ldr	r1, [pc, #48]	; (8002138 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002108:	4a0c      	ldr	r2, [pc, #48]	; (800213c <LoopFillZerobss+0x16>)
  movs r3, #0
 800210a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800210c:	e002      	b.n	8002114 <LoopCopyDataInit>

0800210e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800210e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002110:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002112:	3304      	adds	r3, #4

08002114 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002114:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002116:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002118:	d3f9      	bcc.n	800210e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800211a:	4a09      	ldr	r2, [pc, #36]	; (8002140 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800211c:	4c09      	ldr	r4, [pc, #36]	; (8002144 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800211e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002120:	e001      	b.n	8002126 <LoopFillZerobss>

08002122 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002122:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002124:	3204      	adds	r2, #4

08002126 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002126:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002128:	d3fb      	bcc.n	8002122 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800212a:	f002 fe19 	bl	8004d60 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800212e:	f7ff fc7f 	bl	8001a30 <main>
  bx lr
 8002132:	4770      	bx	lr
  ldr r0, =_sdata
 8002134:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002138:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 800213c:	08006548 	.word	0x08006548
  ldr r2, =_sbss
 8002140:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002144:	20000390 	.word	0x20000390

08002148 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002148:	e7fe      	b.n	8002148 <ADC1_2_IRQHandler>
	...

0800214c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002150:	4b08      	ldr	r3, [pc, #32]	; (8002174 <HAL_Init+0x28>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a07      	ldr	r2, [pc, #28]	; (8002174 <HAL_Init+0x28>)
 8002156:	f043 0310 	orr.w	r3, r3, #16
 800215a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800215c:	2003      	movs	r0, #3
 800215e:	f000 f947 	bl	80023f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002162:	200f      	movs	r0, #15
 8002164:	f000 f808 	bl	8002178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002168:	f7ff fe5e 	bl	8001e28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800216c:	2300      	movs	r3, #0
}
 800216e:	4618      	mov	r0, r3
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	40022000 	.word	0x40022000

08002178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b082      	sub	sp, #8
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002180:	4b12      	ldr	r3, [pc, #72]	; (80021cc <HAL_InitTick+0x54>)
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	4b12      	ldr	r3, [pc, #72]	; (80021d0 <HAL_InitTick+0x58>)
 8002186:	781b      	ldrb	r3, [r3, #0]
 8002188:	4619      	mov	r1, r3
 800218a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800218e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002192:	fbb2 f3f3 	udiv	r3, r2, r3
 8002196:	4618      	mov	r0, r3
 8002198:	f000 f95f 	bl	800245a <HAL_SYSTICK_Config>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d001      	beq.n	80021a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e00e      	b.n	80021c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2b0f      	cmp	r3, #15
 80021aa:	d80a      	bhi.n	80021c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021ac:	2200      	movs	r2, #0
 80021ae:	6879      	ldr	r1, [r7, #4]
 80021b0:	f04f 30ff 	mov.w	r0, #4294967295
 80021b4:	f000 f927 	bl	8002406 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021b8:	4a06      	ldr	r2, [pc, #24]	; (80021d4 <HAL_InitTick+0x5c>)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80021be:	2300      	movs	r3, #0
 80021c0:	e000      	b.n	80021c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	3708      	adds	r7, #8
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	20000008 	.word	0x20000008
 80021d0:	20000010 	.word	0x20000010
 80021d4:	2000000c 	.word	0x2000000c

080021d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021d8:	b480      	push	{r7}
 80021da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021dc:	4b05      	ldr	r3, [pc, #20]	; (80021f4 <HAL_IncTick+0x1c>)
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	461a      	mov	r2, r3
 80021e2:	4b05      	ldr	r3, [pc, #20]	; (80021f8 <HAL_IncTick+0x20>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4413      	add	r3, r2
 80021e8:	4a03      	ldr	r2, [pc, #12]	; (80021f8 <HAL_IncTick+0x20>)
 80021ea:	6013      	str	r3, [r2, #0]
}
 80021ec:	bf00      	nop
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bc80      	pop	{r7}
 80021f2:	4770      	bx	lr
 80021f4:	20000010 	.word	0x20000010
 80021f8:	20000244 	.word	0x20000244

080021fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	af00      	add	r7, sp, #0
  return uwTick;
 8002200:	4b02      	ldr	r3, [pc, #8]	; (800220c <HAL_GetTick+0x10>)
 8002202:	681b      	ldr	r3, [r3, #0]
}
 8002204:	4618      	mov	r0, r3
 8002206:	46bd      	mov	sp, r7
 8002208:	bc80      	pop	{r7}
 800220a:	4770      	bx	lr
 800220c:	20000244 	.word	0x20000244

08002210 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b084      	sub	sp, #16
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002218:	f7ff fff0 	bl	80021fc <HAL_GetTick>
 800221c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002228:	d005      	beq.n	8002236 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800222a:	4b0a      	ldr	r3, [pc, #40]	; (8002254 <HAL_Delay+0x44>)
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	461a      	mov	r2, r3
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	4413      	add	r3, r2
 8002234:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002236:	bf00      	nop
 8002238:	f7ff ffe0 	bl	80021fc <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	68fa      	ldr	r2, [r7, #12]
 8002244:	429a      	cmp	r2, r3
 8002246:	d8f7      	bhi.n	8002238 <HAL_Delay+0x28>
  {
  }
}
 8002248:	bf00      	nop
 800224a:	bf00      	nop
 800224c:	3710      	adds	r7, #16
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	20000010 	.word	0x20000010

08002258 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002258:	b480      	push	{r7}
 800225a:	b085      	sub	sp, #20
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	f003 0307 	and.w	r3, r3, #7
 8002266:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002268:	4b0c      	ldr	r3, [pc, #48]	; (800229c <__NVIC_SetPriorityGrouping+0x44>)
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800226e:	68ba      	ldr	r2, [r7, #8]
 8002270:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002274:	4013      	ands	r3, r2
 8002276:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002280:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002284:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002288:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800228a:	4a04      	ldr	r2, [pc, #16]	; (800229c <__NVIC_SetPriorityGrouping+0x44>)
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	60d3      	str	r3, [r2, #12]
}
 8002290:	bf00      	nop
 8002292:	3714      	adds	r7, #20
 8002294:	46bd      	mov	sp, r7
 8002296:	bc80      	pop	{r7}
 8002298:	4770      	bx	lr
 800229a:	bf00      	nop
 800229c:	e000ed00 	.word	0xe000ed00

080022a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022a4:	4b04      	ldr	r3, [pc, #16]	; (80022b8 <__NVIC_GetPriorityGrouping+0x18>)
 80022a6:	68db      	ldr	r3, [r3, #12]
 80022a8:	0a1b      	lsrs	r3, r3, #8
 80022aa:	f003 0307 	and.w	r3, r3, #7
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bc80      	pop	{r7}
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	e000ed00 	.word	0xe000ed00

080022bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022bc:	b480      	push	{r7}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	4603      	mov	r3, r0
 80022c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	db0b      	blt.n	80022e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022ce:	79fb      	ldrb	r3, [r7, #7]
 80022d0:	f003 021f 	and.w	r2, r3, #31
 80022d4:	4906      	ldr	r1, [pc, #24]	; (80022f0 <__NVIC_EnableIRQ+0x34>)
 80022d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022da:	095b      	lsrs	r3, r3, #5
 80022dc:	2001      	movs	r0, #1
 80022de:	fa00 f202 	lsl.w	r2, r0, r2
 80022e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80022e6:	bf00      	nop
 80022e8:	370c      	adds	r7, #12
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bc80      	pop	{r7}
 80022ee:	4770      	bx	lr
 80022f0:	e000e100 	.word	0xe000e100

080022f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	4603      	mov	r3, r0
 80022fc:	6039      	str	r1, [r7, #0]
 80022fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002300:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002304:	2b00      	cmp	r3, #0
 8002306:	db0a      	blt.n	800231e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	b2da      	uxtb	r2, r3
 800230c:	490c      	ldr	r1, [pc, #48]	; (8002340 <__NVIC_SetPriority+0x4c>)
 800230e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002312:	0112      	lsls	r2, r2, #4
 8002314:	b2d2      	uxtb	r2, r2
 8002316:	440b      	add	r3, r1
 8002318:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800231c:	e00a      	b.n	8002334 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	b2da      	uxtb	r2, r3
 8002322:	4908      	ldr	r1, [pc, #32]	; (8002344 <__NVIC_SetPriority+0x50>)
 8002324:	79fb      	ldrb	r3, [r7, #7]
 8002326:	f003 030f 	and.w	r3, r3, #15
 800232a:	3b04      	subs	r3, #4
 800232c:	0112      	lsls	r2, r2, #4
 800232e:	b2d2      	uxtb	r2, r2
 8002330:	440b      	add	r3, r1
 8002332:	761a      	strb	r2, [r3, #24]
}
 8002334:	bf00      	nop
 8002336:	370c      	adds	r7, #12
 8002338:	46bd      	mov	sp, r7
 800233a:	bc80      	pop	{r7}
 800233c:	4770      	bx	lr
 800233e:	bf00      	nop
 8002340:	e000e100 	.word	0xe000e100
 8002344:	e000ed00 	.word	0xe000ed00

08002348 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002348:	b480      	push	{r7}
 800234a:	b089      	sub	sp, #36	; 0x24
 800234c:	af00      	add	r7, sp, #0
 800234e:	60f8      	str	r0, [r7, #12]
 8002350:	60b9      	str	r1, [r7, #8]
 8002352:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	f003 0307 	and.w	r3, r3, #7
 800235a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800235c:	69fb      	ldr	r3, [r7, #28]
 800235e:	f1c3 0307 	rsb	r3, r3, #7
 8002362:	2b04      	cmp	r3, #4
 8002364:	bf28      	it	cs
 8002366:	2304      	movcs	r3, #4
 8002368:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	3304      	adds	r3, #4
 800236e:	2b06      	cmp	r3, #6
 8002370:	d902      	bls.n	8002378 <NVIC_EncodePriority+0x30>
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	3b03      	subs	r3, #3
 8002376:	e000      	b.n	800237a <NVIC_EncodePriority+0x32>
 8002378:	2300      	movs	r3, #0
 800237a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800237c:	f04f 32ff 	mov.w	r2, #4294967295
 8002380:	69bb      	ldr	r3, [r7, #24]
 8002382:	fa02 f303 	lsl.w	r3, r2, r3
 8002386:	43da      	mvns	r2, r3
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	401a      	ands	r2, r3
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002390:	f04f 31ff 	mov.w	r1, #4294967295
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	fa01 f303 	lsl.w	r3, r1, r3
 800239a:	43d9      	mvns	r1, r3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023a0:	4313      	orrs	r3, r2
         );
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3724      	adds	r7, #36	; 0x24
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bc80      	pop	{r7}
 80023aa:	4770      	bx	lr

080023ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	3b01      	subs	r3, #1
 80023b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023bc:	d301      	bcc.n	80023c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023be:	2301      	movs	r3, #1
 80023c0:	e00f      	b.n	80023e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023c2:	4a0a      	ldr	r2, [pc, #40]	; (80023ec <SysTick_Config+0x40>)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	3b01      	subs	r3, #1
 80023c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023ca:	210f      	movs	r1, #15
 80023cc:	f04f 30ff 	mov.w	r0, #4294967295
 80023d0:	f7ff ff90 	bl	80022f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023d4:	4b05      	ldr	r3, [pc, #20]	; (80023ec <SysTick_Config+0x40>)
 80023d6:	2200      	movs	r2, #0
 80023d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023da:	4b04      	ldr	r3, [pc, #16]	; (80023ec <SysTick_Config+0x40>)
 80023dc:	2207      	movs	r2, #7
 80023de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023e0:	2300      	movs	r3, #0
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3708      	adds	r7, #8
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	e000e010 	.word	0xe000e010

080023f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023f8:	6878      	ldr	r0, [r7, #4]
 80023fa:	f7ff ff2d 	bl	8002258 <__NVIC_SetPriorityGrouping>
}
 80023fe:	bf00      	nop
 8002400:	3708      	adds	r7, #8
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}

08002406 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002406:	b580      	push	{r7, lr}
 8002408:	b086      	sub	sp, #24
 800240a:	af00      	add	r7, sp, #0
 800240c:	4603      	mov	r3, r0
 800240e:	60b9      	str	r1, [r7, #8]
 8002410:	607a      	str	r2, [r7, #4]
 8002412:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002414:	2300      	movs	r3, #0
 8002416:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002418:	f7ff ff42 	bl	80022a0 <__NVIC_GetPriorityGrouping>
 800241c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800241e:	687a      	ldr	r2, [r7, #4]
 8002420:	68b9      	ldr	r1, [r7, #8]
 8002422:	6978      	ldr	r0, [r7, #20]
 8002424:	f7ff ff90 	bl	8002348 <NVIC_EncodePriority>
 8002428:	4602      	mov	r2, r0
 800242a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800242e:	4611      	mov	r1, r2
 8002430:	4618      	mov	r0, r3
 8002432:	f7ff ff5f 	bl	80022f4 <__NVIC_SetPriority>
}
 8002436:	bf00      	nop
 8002438:	3718      	adds	r7, #24
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}

0800243e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800243e:	b580      	push	{r7, lr}
 8002440:	b082      	sub	sp, #8
 8002442:	af00      	add	r7, sp, #0
 8002444:	4603      	mov	r3, r0
 8002446:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002448:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800244c:	4618      	mov	r0, r3
 800244e:	f7ff ff35 	bl	80022bc <__NVIC_EnableIRQ>
}
 8002452:	bf00      	nop
 8002454:	3708      	adds	r7, #8
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}

0800245a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800245a:	b580      	push	{r7, lr}
 800245c:	b082      	sub	sp, #8
 800245e:	af00      	add	r7, sp, #0
 8002460:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	f7ff ffa2 	bl	80023ac <SysTick_Config>
 8002468:	4603      	mov	r3, r0
}
 800246a:	4618      	mov	r0, r3
 800246c:	3708      	adds	r7, #8
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}

08002472 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002472:	b480      	push	{r7}
 8002474:	b085      	sub	sp, #20
 8002476:	af00      	add	r7, sp, #0
 8002478:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800247a:	2300      	movs	r3, #0
 800247c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002484:	b2db      	uxtb	r3, r3
 8002486:	2b02      	cmp	r3, #2
 8002488:	d008      	beq.n	800249c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2204      	movs	r2, #4
 800248e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2200      	movs	r2, #0
 8002494:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002498:	2301      	movs	r3, #1
 800249a:	e020      	b.n	80024de <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f022 020e 	bic.w	r2, r2, #14
 80024aa:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f022 0201 	bic.w	r2, r2, #1
 80024ba:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024c4:	2101      	movs	r1, #1
 80024c6:	fa01 f202 	lsl.w	r2, r1, r2
 80024ca:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2201      	movs	r2, #1
 80024d0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2200      	movs	r2, #0
 80024d8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80024dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3714      	adds	r7, #20
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bc80      	pop	{r7}
 80024e6:	4770      	bx	lr

080024e8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b084      	sub	sp, #16
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024f0:	2300      	movs	r3, #0
 80024f2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80024fa:	b2db      	uxtb	r3, r3
 80024fc:	2b02      	cmp	r3, #2
 80024fe:	d005      	beq.n	800250c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2204      	movs	r2, #4
 8002504:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002506:	2301      	movs	r3, #1
 8002508:	73fb      	strb	r3, [r7, #15]
 800250a:	e051      	b.n	80025b0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f022 020e 	bic.w	r2, r2, #14
 800251a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f022 0201 	bic.w	r2, r2, #1
 800252a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a22      	ldr	r2, [pc, #136]	; (80025bc <HAL_DMA_Abort_IT+0xd4>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d029      	beq.n	800258a <HAL_DMA_Abort_IT+0xa2>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a21      	ldr	r2, [pc, #132]	; (80025c0 <HAL_DMA_Abort_IT+0xd8>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d022      	beq.n	8002586 <HAL_DMA_Abort_IT+0x9e>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a1f      	ldr	r2, [pc, #124]	; (80025c4 <HAL_DMA_Abort_IT+0xdc>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d01a      	beq.n	8002580 <HAL_DMA_Abort_IT+0x98>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a1e      	ldr	r2, [pc, #120]	; (80025c8 <HAL_DMA_Abort_IT+0xe0>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d012      	beq.n	800257a <HAL_DMA_Abort_IT+0x92>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a1c      	ldr	r2, [pc, #112]	; (80025cc <HAL_DMA_Abort_IT+0xe4>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d00a      	beq.n	8002574 <HAL_DMA_Abort_IT+0x8c>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a1b      	ldr	r2, [pc, #108]	; (80025d0 <HAL_DMA_Abort_IT+0xe8>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d102      	bne.n	800256e <HAL_DMA_Abort_IT+0x86>
 8002568:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800256c:	e00e      	b.n	800258c <HAL_DMA_Abort_IT+0xa4>
 800256e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002572:	e00b      	b.n	800258c <HAL_DMA_Abort_IT+0xa4>
 8002574:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002578:	e008      	b.n	800258c <HAL_DMA_Abort_IT+0xa4>
 800257a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800257e:	e005      	b.n	800258c <HAL_DMA_Abort_IT+0xa4>
 8002580:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002584:	e002      	b.n	800258c <HAL_DMA_Abort_IT+0xa4>
 8002586:	2310      	movs	r3, #16
 8002588:	e000      	b.n	800258c <HAL_DMA_Abort_IT+0xa4>
 800258a:	2301      	movs	r3, #1
 800258c:	4a11      	ldr	r2, [pc, #68]	; (80025d4 <HAL_DMA_Abort_IT+0xec>)
 800258e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2201      	movs	r2, #1
 8002594:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2200      	movs	r2, #0
 800259c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d003      	beq.n	80025b0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025ac:	6878      	ldr	r0, [r7, #4]
 80025ae:	4798      	blx	r3
    } 
  }
  return status;
 80025b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3710      	adds	r7, #16
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	40020008 	.word	0x40020008
 80025c0:	4002001c 	.word	0x4002001c
 80025c4:	40020030 	.word	0x40020030
 80025c8:	40020044 	.word	0x40020044
 80025cc:	40020058 	.word	0x40020058
 80025d0:	4002006c 	.word	0x4002006c
 80025d4:	40020000 	.word	0x40020000

080025d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025d8:	b480      	push	{r7}
 80025da:	b08b      	sub	sp, #44	; 0x2c
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
 80025e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80025e2:	2300      	movs	r3, #0
 80025e4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80025e6:	2300      	movs	r3, #0
 80025e8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025ea:	e161      	b.n	80028b0 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80025ec:	2201      	movs	r2, #1
 80025ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025f0:	fa02 f303 	lsl.w	r3, r2, r3
 80025f4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	69fa      	ldr	r2, [r7, #28]
 80025fc:	4013      	ands	r3, r2
 80025fe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002600:	69ba      	ldr	r2, [r7, #24]
 8002602:	69fb      	ldr	r3, [r7, #28]
 8002604:	429a      	cmp	r2, r3
 8002606:	f040 8150 	bne.w	80028aa <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	4a97      	ldr	r2, [pc, #604]	; (800286c <HAL_GPIO_Init+0x294>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d05e      	beq.n	80026d2 <HAL_GPIO_Init+0xfa>
 8002614:	4a95      	ldr	r2, [pc, #596]	; (800286c <HAL_GPIO_Init+0x294>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d875      	bhi.n	8002706 <HAL_GPIO_Init+0x12e>
 800261a:	4a95      	ldr	r2, [pc, #596]	; (8002870 <HAL_GPIO_Init+0x298>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d058      	beq.n	80026d2 <HAL_GPIO_Init+0xfa>
 8002620:	4a93      	ldr	r2, [pc, #588]	; (8002870 <HAL_GPIO_Init+0x298>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d86f      	bhi.n	8002706 <HAL_GPIO_Init+0x12e>
 8002626:	4a93      	ldr	r2, [pc, #588]	; (8002874 <HAL_GPIO_Init+0x29c>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d052      	beq.n	80026d2 <HAL_GPIO_Init+0xfa>
 800262c:	4a91      	ldr	r2, [pc, #580]	; (8002874 <HAL_GPIO_Init+0x29c>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d869      	bhi.n	8002706 <HAL_GPIO_Init+0x12e>
 8002632:	4a91      	ldr	r2, [pc, #580]	; (8002878 <HAL_GPIO_Init+0x2a0>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d04c      	beq.n	80026d2 <HAL_GPIO_Init+0xfa>
 8002638:	4a8f      	ldr	r2, [pc, #572]	; (8002878 <HAL_GPIO_Init+0x2a0>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d863      	bhi.n	8002706 <HAL_GPIO_Init+0x12e>
 800263e:	4a8f      	ldr	r2, [pc, #572]	; (800287c <HAL_GPIO_Init+0x2a4>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d046      	beq.n	80026d2 <HAL_GPIO_Init+0xfa>
 8002644:	4a8d      	ldr	r2, [pc, #564]	; (800287c <HAL_GPIO_Init+0x2a4>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d85d      	bhi.n	8002706 <HAL_GPIO_Init+0x12e>
 800264a:	2b12      	cmp	r3, #18
 800264c:	d82a      	bhi.n	80026a4 <HAL_GPIO_Init+0xcc>
 800264e:	2b12      	cmp	r3, #18
 8002650:	d859      	bhi.n	8002706 <HAL_GPIO_Init+0x12e>
 8002652:	a201      	add	r2, pc, #4	; (adr r2, 8002658 <HAL_GPIO_Init+0x80>)
 8002654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002658:	080026d3 	.word	0x080026d3
 800265c:	080026ad 	.word	0x080026ad
 8002660:	080026bf 	.word	0x080026bf
 8002664:	08002701 	.word	0x08002701
 8002668:	08002707 	.word	0x08002707
 800266c:	08002707 	.word	0x08002707
 8002670:	08002707 	.word	0x08002707
 8002674:	08002707 	.word	0x08002707
 8002678:	08002707 	.word	0x08002707
 800267c:	08002707 	.word	0x08002707
 8002680:	08002707 	.word	0x08002707
 8002684:	08002707 	.word	0x08002707
 8002688:	08002707 	.word	0x08002707
 800268c:	08002707 	.word	0x08002707
 8002690:	08002707 	.word	0x08002707
 8002694:	08002707 	.word	0x08002707
 8002698:	08002707 	.word	0x08002707
 800269c:	080026b5 	.word	0x080026b5
 80026a0:	080026c9 	.word	0x080026c9
 80026a4:	4a76      	ldr	r2, [pc, #472]	; (8002880 <HAL_GPIO_Init+0x2a8>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d013      	beq.n	80026d2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80026aa:	e02c      	b.n	8002706 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	68db      	ldr	r3, [r3, #12]
 80026b0:	623b      	str	r3, [r7, #32]
          break;
 80026b2:	e029      	b.n	8002708 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	3304      	adds	r3, #4
 80026ba:	623b      	str	r3, [r7, #32]
          break;
 80026bc:	e024      	b.n	8002708 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	68db      	ldr	r3, [r3, #12]
 80026c2:	3308      	adds	r3, #8
 80026c4:	623b      	str	r3, [r7, #32]
          break;
 80026c6:	e01f      	b.n	8002708 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	68db      	ldr	r3, [r3, #12]
 80026cc:	330c      	adds	r3, #12
 80026ce:	623b      	str	r3, [r7, #32]
          break;
 80026d0:	e01a      	b.n	8002708 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d102      	bne.n	80026e0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80026da:	2304      	movs	r3, #4
 80026dc:	623b      	str	r3, [r7, #32]
          break;
 80026de:	e013      	b.n	8002708 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	2b01      	cmp	r3, #1
 80026e6:	d105      	bne.n	80026f4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80026e8:	2308      	movs	r3, #8
 80026ea:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	69fa      	ldr	r2, [r7, #28]
 80026f0:	611a      	str	r2, [r3, #16]
          break;
 80026f2:	e009      	b.n	8002708 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80026f4:	2308      	movs	r3, #8
 80026f6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	69fa      	ldr	r2, [r7, #28]
 80026fc:	615a      	str	r2, [r3, #20]
          break;
 80026fe:	e003      	b.n	8002708 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002700:	2300      	movs	r3, #0
 8002702:	623b      	str	r3, [r7, #32]
          break;
 8002704:	e000      	b.n	8002708 <HAL_GPIO_Init+0x130>
          break;
 8002706:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002708:	69bb      	ldr	r3, [r7, #24]
 800270a:	2bff      	cmp	r3, #255	; 0xff
 800270c:	d801      	bhi.n	8002712 <HAL_GPIO_Init+0x13a>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	e001      	b.n	8002716 <HAL_GPIO_Init+0x13e>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	3304      	adds	r3, #4
 8002716:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002718:	69bb      	ldr	r3, [r7, #24]
 800271a:	2bff      	cmp	r3, #255	; 0xff
 800271c:	d802      	bhi.n	8002724 <HAL_GPIO_Init+0x14c>
 800271e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002720:	009b      	lsls	r3, r3, #2
 8002722:	e002      	b.n	800272a <HAL_GPIO_Init+0x152>
 8002724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002726:	3b08      	subs	r3, #8
 8002728:	009b      	lsls	r3, r3, #2
 800272a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	681a      	ldr	r2, [r3, #0]
 8002730:	210f      	movs	r1, #15
 8002732:	693b      	ldr	r3, [r7, #16]
 8002734:	fa01 f303 	lsl.w	r3, r1, r3
 8002738:	43db      	mvns	r3, r3
 800273a:	401a      	ands	r2, r3
 800273c:	6a39      	ldr	r1, [r7, #32]
 800273e:	693b      	ldr	r3, [r7, #16]
 8002740:	fa01 f303 	lsl.w	r3, r1, r3
 8002744:	431a      	orrs	r2, r3
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002752:	2b00      	cmp	r3, #0
 8002754:	f000 80a9 	beq.w	80028aa <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002758:	4b4a      	ldr	r3, [pc, #296]	; (8002884 <HAL_GPIO_Init+0x2ac>)
 800275a:	699b      	ldr	r3, [r3, #24]
 800275c:	4a49      	ldr	r2, [pc, #292]	; (8002884 <HAL_GPIO_Init+0x2ac>)
 800275e:	f043 0301 	orr.w	r3, r3, #1
 8002762:	6193      	str	r3, [r2, #24]
 8002764:	4b47      	ldr	r3, [pc, #284]	; (8002884 <HAL_GPIO_Init+0x2ac>)
 8002766:	699b      	ldr	r3, [r3, #24]
 8002768:	f003 0301 	and.w	r3, r3, #1
 800276c:	60bb      	str	r3, [r7, #8]
 800276e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002770:	4a45      	ldr	r2, [pc, #276]	; (8002888 <HAL_GPIO_Init+0x2b0>)
 8002772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002774:	089b      	lsrs	r3, r3, #2
 8002776:	3302      	adds	r3, #2
 8002778:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800277c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800277e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002780:	f003 0303 	and.w	r3, r3, #3
 8002784:	009b      	lsls	r3, r3, #2
 8002786:	220f      	movs	r2, #15
 8002788:	fa02 f303 	lsl.w	r3, r2, r3
 800278c:	43db      	mvns	r3, r3
 800278e:	68fa      	ldr	r2, [r7, #12]
 8002790:	4013      	ands	r3, r2
 8002792:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	4a3d      	ldr	r2, [pc, #244]	; (800288c <HAL_GPIO_Init+0x2b4>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d00d      	beq.n	80027b8 <HAL_GPIO_Init+0x1e0>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	4a3c      	ldr	r2, [pc, #240]	; (8002890 <HAL_GPIO_Init+0x2b8>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d007      	beq.n	80027b4 <HAL_GPIO_Init+0x1dc>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	4a3b      	ldr	r2, [pc, #236]	; (8002894 <HAL_GPIO_Init+0x2bc>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d101      	bne.n	80027b0 <HAL_GPIO_Init+0x1d8>
 80027ac:	2302      	movs	r3, #2
 80027ae:	e004      	b.n	80027ba <HAL_GPIO_Init+0x1e2>
 80027b0:	2303      	movs	r3, #3
 80027b2:	e002      	b.n	80027ba <HAL_GPIO_Init+0x1e2>
 80027b4:	2301      	movs	r3, #1
 80027b6:	e000      	b.n	80027ba <HAL_GPIO_Init+0x1e2>
 80027b8:	2300      	movs	r3, #0
 80027ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027bc:	f002 0203 	and.w	r2, r2, #3
 80027c0:	0092      	lsls	r2, r2, #2
 80027c2:	4093      	lsls	r3, r2
 80027c4:	68fa      	ldr	r2, [r7, #12]
 80027c6:	4313      	orrs	r3, r2
 80027c8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80027ca:	492f      	ldr	r1, [pc, #188]	; (8002888 <HAL_GPIO_Init+0x2b0>)
 80027cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ce:	089b      	lsrs	r3, r3, #2
 80027d0:	3302      	adds	r3, #2
 80027d2:	68fa      	ldr	r2, [r7, #12]
 80027d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d006      	beq.n	80027f2 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80027e4:	4b2c      	ldr	r3, [pc, #176]	; (8002898 <HAL_GPIO_Init+0x2c0>)
 80027e6:	689a      	ldr	r2, [r3, #8]
 80027e8:	492b      	ldr	r1, [pc, #172]	; (8002898 <HAL_GPIO_Init+0x2c0>)
 80027ea:	69bb      	ldr	r3, [r7, #24]
 80027ec:	4313      	orrs	r3, r2
 80027ee:	608b      	str	r3, [r1, #8]
 80027f0:	e006      	b.n	8002800 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80027f2:	4b29      	ldr	r3, [pc, #164]	; (8002898 <HAL_GPIO_Init+0x2c0>)
 80027f4:	689a      	ldr	r2, [r3, #8]
 80027f6:	69bb      	ldr	r3, [r7, #24]
 80027f8:	43db      	mvns	r3, r3
 80027fa:	4927      	ldr	r1, [pc, #156]	; (8002898 <HAL_GPIO_Init+0x2c0>)
 80027fc:	4013      	ands	r3, r2
 80027fe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002808:	2b00      	cmp	r3, #0
 800280a:	d006      	beq.n	800281a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800280c:	4b22      	ldr	r3, [pc, #136]	; (8002898 <HAL_GPIO_Init+0x2c0>)
 800280e:	68da      	ldr	r2, [r3, #12]
 8002810:	4921      	ldr	r1, [pc, #132]	; (8002898 <HAL_GPIO_Init+0x2c0>)
 8002812:	69bb      	ldr	r3, [r7, #24]
 8002814:	4313      	orrs	r3, r2
 8002816:	60cb      	str	r3, [r1, #12]
 8002818:	e006      	b.n	8002828 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800281a:	4b1f      	ldr	r3, [pc, #124]	; (8002898 <HAL_GPIO_Init+0x2c0>)
 800281c:	68da      	ldr	r2, [r3, #12]
 800281e:	69bb      	ldr	r3, [r7, #24]
 8002820:	43db      	mvns	r3, r3
 8002822:	491d      	ldr	r1, [pc, #116]	; (8002898 <HAL_GPIO_Init+0x2c0>)
 8002824:	4013      	ands	r3, r2
 8002826:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d006      	beq.n	8002842 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002834:	4b18      	ldr	r3, [pc, #96]	; (8002898 <HAL_GPIO_Init+0x2c0>)
 8002836:	685a      	ldr	r2, [r3, #4]
 8002838:	4917      	ldr	r1, [pc, #92]	; (8002898 <HAL_GPIO_Init+0x2c0>)
 800283a:	69bb      	ldr	r3, [r7, #24]
 800283c:	4313      	orrs	r3, r2
 800283e:	604b      	str	r3, [r1, #4]
 8002840:	e006      	b.n	8002850 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002842:	4b15      	ldr	r3, [pc, #84]	; (8002898 <HAL_GPIO_Init+0x2c0>)
 8002844:	685a      	ldr	r2, [r3, #4]
 8002846:	69bb      	ldr	r3, [r7, #24]
 8002848:	43db      	mvns	r3, r3
 800284a:	4913      	ldr	r1, [pc, #76]	; (8002898 <HAL_GPIO_Init+0x2c0>)
 800284c:	4013      	ands	r3, r2
 800284e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002858:	2b00      	cmp	r3, #0
 800285a:	d01f      	beq.n	800289c <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800285c:	4b0e      	ldr	r3, [pc, #56]	; (8002898 <HAL_GPIO_Init+0x2c0>)
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	490d      	ldr	r1, [pc, #52]	; (8002898 <HAL_GPIO_Init+0x2c0>)
 8002862:	69bb      	ldr	r3, [r7, #24]
 8002864:	4313      	orrs	r3, r2
 8002866:	600b      	str	r3, [r1, #0]
 8002868:	e01f      	b.n	80028aa <HAL_GPIO_Init+0x2d2>
 800286a:	bf00      	nop
 800286c:	10320000 	.word	0x10320000
 8002870:	10310000 	.word	0x10310000
 8002874:	10220000 	.word	0x10220000
 8002878:	10210000 	.word	0x10210000
 800287c:	10120000 	.word	0x10120000
 8002880:	10110000 	.word	0x10110000
 8002884:	40021000 	.word	0x40021000
 8002888:	40010000 	.word	0x40010000
 800288c:	40010800 	.word	0x40010800
 8002890:	40010c00 	.word	0x40010c00
 8002894:	40011000 	.word	0x40011000
 8002898:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800289c:	4b0b      	ldr	r3, [pc, #44]	; (80028cc <HAL_GPIO_Init+0x2f4>)
 800289e:	681a      	ldr	r2, [r3, #0]
 80028a0:	69bb      	ldr	r3, [r7, #24]
 80028a2:	43db      	mvns	r3, r3
 80028a4:	4909      	ldr	r1, [pc, #36]	; (80028cc <HAL_GPIO_Init+0x2f4>)
 80028a6:	4013      	ands	r3, r2
 80028a8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80028aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ac:	3301      	adds	r3, #1
 80028ae:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b6:	fa22 f303 	lsr.w	r3, r2, r3
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	f47f ae96 	bne.w	80025ec <HAL_GPIO_Init+0x14>
  }
}
 80028c0:	bf00      	nop
 80028c2:	bf00      	nop
 80028c4:	372c      	adds	r7, #44	; 0x2c
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bc80      	pop	{r7}
 80028ca:	4770      	bx	lr
 80028cc:	40010400 	.word	0x40010400

080028d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b085      	sub	sp, #20
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
 80028d8:	460b      	mov	r3, r1
 80028da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	689a      	ldr	r2, [r3, #8]
 80028e0:	887b      	ldrh	r3, [r7, #2]
 80028e2:	4013      	ands	r3, r2
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d002      	beq.n	80028ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80028e8:	2301      	movs	r3, #1
 80028ea:	73fb      	strb	r3, [r7, #15]
 80028ec:	e001      	b.n	80028f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80028ee:	2300      	movs	r3, #0
 80028f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80028f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	3714      	adds	r7, #20
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bc80      	pop	{r7}
 80028fc:	4770      	bx	lr

080028fe <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028fe:	b480      	push	{r7}
 8002900:	b083      	sub	sp, #12
 8002902:	af00      	add	r7, sp, #0
 8002904:	6078      	str	r0, [r7, #4]
 8002906:	460b      	mov	r3, r1
 8002908:	807b      	strh	r3, [r7, #2]
 800290a:	4613      	mov	r3, r2
 800290c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800290e:	787b      	ldrb	r3, [r7, #1]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d003      	beq.n	800291c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002914:	887a      	ldrh	r2, [r7, #2]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800291a:	e003      	b.n	8002924 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800291c:	887b      	ldrh	r3, [r7, #2]
 800291e:	041a      	lsls	r2, r3, #16
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	611a      	str	r2, [r3, #16]
}
 8002924:	bf00      	nop
 8002926:	370c      	adds	r7, #12
 8002928:	46bd      	mov	sp, r7
 800292a:	bc80      	pop	{r7}
 800292c:	4770      	bx	lr
	...

08002930 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b082      	sub	sp, #8
 8002934:	af00      	add	r7, sp, #0
 8002936:	4603      	mov	r3, r0
 8002938:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800293a:	4b08      	ldr	r3, [pc, #32]	; (800295c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800293c:	695a      	ldr	r2, [r3, #20]
 800293e:	88fb      	ldrh	r3, [r7, #6]
 8002940:	4013      	ands	r3, r2
 8002942:	2b00      	cmp	r3, #0
 8002944:	d006      	beq.n	8002954 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002946:	4a05      	ldr	r2, [pc, #20]	; (800295c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002948:	88fb      	ldrh	r3, [r7, #6]
 800294a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800294c:	88fb      	ldrh	r3, [r7, #6]
 800294e:	4618      	mov	r0, r3
 8002950:	f7ff f816 	bl	8001980 <HAL_GPIO_EXTI_Callback>
  }
}
 8002954:	bf00      	nop
 8002956:	3708      	adds	r7, #8
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}
 800295c:	40010400 	.word	0x40010400

08002960 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b086      	sub	sp, #24
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d101      	bne.n	8002972 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800296e:	2301      	movs	r3, #1
 8002970:	e272      	b.n	8002e58 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 0301 	and.w	r3, r3, #1
 800297a:	2b00      	cmp	r3, #0
 800297c:	f000 8087 	beq.w	8002a8e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002980:	4b92      	ldr	r3, [pc, #584]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	f003 030c 	and.w	r3, r3, #12
 8002988:	2b04      	cmp	r3, #4
 800298a:	d00c      	beq.n	80029a6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800298c:	4b8f      	ldr	r3, [pc, #572]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	f003 030c 	and.w	r3, r3, #12
 8002994:	2b08      	cmp	r3, #8
 8002996:	d112      	bne.n	80029be <HAL_RCC_OscConfig+0x5e>
 8002998:	4b8c      	ldr	r3, [pc, #560]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029a4:	d10b      	bne.n	80029be <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029a6:	4b89      	ldr	r3, [pc, #548]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d06c      	beq.n	8002a8c <HAL_RCC_OscConfig+0x12c>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d168      	bne.n	8002a8c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80029ba:	2301      	movs	r3, #1
 80029bc:	e24c      	b.n	8002e58 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029c6:	d106      	bne.n	80029d6 <HAL_RCC_OscConfig+0x76>
 80029c8:	4b80      	ldr	r3, [pc, #512]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a7f      	ldr	r2, [pc, #508]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 80029ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029d2:	6013      	str	r3, [r2, #0]
 80029d4:	e02e      	b.n	8002a34 <HAL_RCC_OscConfig+0xd4>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d10c      	bne.n	80029f8 <HAL_RCC_OscConfig+0x98>
 80029de:	4b7b      	ldr	r3, [pc, #492]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a7a      	ldr	r2, [pc, #488]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 80029e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029e8:	6013      	str	r3, [r2, #0]
 80029ea:	4b78      	ldr	r3, [pc, #480]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a77      	ldr	r2, [pc, #476]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 80029f0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029f4:	6013      	str	r3, [r2, #0]
 80029f6:	e01d      	b.n	8002a34 <HAL_RCC_OscConfig+0xd4>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a00:	d10c      	bne.n	8002a1c <HAL_RCC_OscConfig+0xbc>
 8002a02:	4b72      	ldr	r3, [pc, #456]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a71      	ldr	r2, [pc, #452]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 8002a08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a0c:	6013      	str	r3, [r2, #0]
 8002a0e:	4b6f      	ldr	r3, [pc, #444]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a6e      	ldr	r2, [pc, #440]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 8002a14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a18:	6013      	str	r3, [r2, #0]
 8002a1a:	e00b      	b.n	8002a34 <HAL_RCC_OscConfig+0xd4>
 8002a1c:	4b6b      	ldr	r3, [pc, #428]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a6a      	ldr	r2, [pc, #424]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 8002a22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a26:	6013      	str	r3, [r2, #0]
 8002a28:	4b68      	ldr	r3, [pc, #416]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a67      	ldr	r2, [pc, #412]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 8002a2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a32:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d013      	beq.n	8002a64 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a3c:	f7ff fbde 	bl	80021fc <HAL_GetTick>
 8002a40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a42:	e008      	b.n	8002a56 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a44:	f7ff fbda 	bl	80021fc <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	2b64      	cmp	r3, #100	; 0x64
 8002a50:	d901      	bls.n	8002a56 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e200      	b.n	8002e58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a56:	4b5d      	ldr	r3, [pc, #372]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d0f0      	beq.n	8002a44 <HAL_RCC_OscConfig+0xe4>
 8002a62:	e014      	b.n	8002a8e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a64:	f7ff fbca 	bl	80021fc <HAL_GetTick>
 8002a68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a6a:	e008      	b.n	8002a7e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a6c:	f7ff fbc6 	bl	80021fc <HAL_GetTick>
 8002a70:	4602      	mov	r2, r0
 8002a72:	693b      	ldr	r3, [r7, #16]
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	2b64      	cmp	r3, #100	; 0x64
 8002a78:	d901      	bls.n	8002a7e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002a7a:	2303      	movs	r3, #3
 8002a7c:	e1ec      	b.n	8002e58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a7e:	4b53      	ldr	r3, [pc, #332]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d1f0      	bne.n	8002a6c <HAL_RCC_OscConfig+0x10c>
 8002a8a:	e000      	b.n	8002a8e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 0302 	and.w	r3, r3, #2
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d063      	beq.n	8002b62 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a9a:	4b4c      	ldr	r3, [pc, #304]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	f003 030c 	and.w	r3, r3, #12
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d00b      	beq.n	8002abe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002aa6:	4b49      	ldr	r3, [pc, #292]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	f003 030c 	and.w	r3, r3, #12
 8002aae:	2b08      	cmp	r3, #8
 8002ab0:	d11c      	bne.n	8002aec <HAL_RCC_OscConfig+0x18c>
 8002ab2:	4b46      	ldr	r3, [pc, #280]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d116      	bne.n	8002aec <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002abe:	4b43      	ldr	r3, [pc, #268]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 0302 	and.w	r3, r3, #2
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d005      	beq.n	8002ad6 <HAL_RCC_OscConfig+0x176>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	691b      	ldr	r3, [r3, #16]
 8002ace:	2b01      	cmp	r3, #1
 8002ad0:	d001      	beq.n	8002ad6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e1c0      	b.n	8002e58 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ad6:	4b3d      	ldr	r3, [pc, #244]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	695b      	ldr	r3, [r3, #20]
 8002ae2:	00db      	lsls	r3, r3, #3
 8002ae4:	4939      	ldr	r1, [pc, #228]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002aea:	e03a      	b.n	8002b62 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	691b      	ldr	r3, [r3, #16]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d020      	beq.n	8002b36 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002af4:	4b36      	ldr	r3, [pc, #216]	; (8002bd0 <HAL_RCC_OscConfig+0x270>)
 8002af6:	2201      	movs	r2, #1
 8002af8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002afa:	f7ff fb7f 	bl	80021fc <HAL_GetTick>
 8002afe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b00:	e008      	b.n	8002b14 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b02:	f7ff fb7b 	bl	80021fc <HAL_GetTick>
 8002b06:	4602      	mov	r2, r0
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	1ad3      	subs	r3, r2, r3
 8002b0c:	2b02      	cmp	r3, #2
 8002b0e:	d901      	bls.n	8002b14 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002b10:	2303      	movs	r3, #3
 8002b12:	e1a1      	b.n	8002e58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b14:	4b2d      	ldr	r3, [pc, #180]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0302 	and.w	r3, r3, #2
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d0f0      	beq.n	8002b02 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b20:	4b2a      	ldr	r3, [pc, #168]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	695b      	ldr	r3, [r3, #20]
 8002b2c:	00db      	lsls	r3, r3, #3
 8002b2e:	4927      	ldr	r1, [pc, #156]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 8002b30:	4313      	orrs	r3, r2
 8002b32:	600b      	str	r3, [r1, #0]
 8002b34:	e015      	b.n	8002b62 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b36:	4b26      	ldr	r3, [pc, #152]	; (8002bd0 <HAL_RCC_OscConfig+0x270>)
 8002b38:	2200      	movs	r2, #0
 8002b3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b3c:	f7ff fb5e 	bl	80021fc <HAL_GetTick>
 8002b40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b42:	e008      	b.n	8002b56 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b44:	f7ff fb5a 	bl	80021fc <HAL_GetTick>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	1ad3      	subs	r3, r2, r3
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	d901      	bls.n	8002b56 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002b52:	2303      	movs	r3, #3
 8002b54:	e180      	b.n	8002e58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b56:	4b1d      	ldr	r3, [pc, #116]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0302 	and.w	r3, r3, #2
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d1f0      	bne.n	8002b44 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 0308 	and.w	r3, r3, #8
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d03a      	beq.n	8002be4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	699b      	ldr	r3, [r3, #24]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d019      	beq.n	8002baa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b76:	4b17      	ldr	r3, [pc, #92]	; (8002bd4 <HAL_RCC_OscConfig+0x274>)
 8002b78:	2201      	movs	r2, #1
 8002b7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b7c:	f7ff fb3e 	bl	80021fc <HAL_GetTick>
 8002b80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b82:	e008      	b.n	8002b96 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b84:	f7ff fb3a 	bl	80021fc <HAL_GetTick>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	1ad3      	subs	r3, r2, r3
 8002b8e:	2b02      	cmp	r3, #2
 8002b90:	d901      	bls.n	8002b96 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002b92:	2303      	movs	r3, #3
 8002b94:	e160      	b.n	8002e58 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b96:	4b0d      	ldr	r3, [pc, #52]	; (8002bcc <HAL_RCC_OscConfig+0x26c>)
 8002b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b9a:	f003 0302 	and.w	r3, r3, #2
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d0f0      	beq.n	8002b84 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002ba2:	2001      	movs	r0, #1
 8002ba4:	f000 face 	bl	8003144 <RCC_Delay>
 8002ba8:	e01c      	b.n	8002be4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002baa:	4b0a      	ldr	r3, [pc, #40]	; (8002bd4 <HAL_RCC_OscConfig+0x274>)
 8002bac:	2200      	movs	r2, #0
 8002bae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bb0:	f7ff fb24 	bl	80021fc <HAL_GetTick>
 8002bb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bb6:	e00f      	b.n	8002bd8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bb8:	f7ff fb20 	bl	80021fc <HAL_GetTick>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	2b02      	cmp	r3, #2
 8002bc4:	d908      	bls.n	8002bd8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	e146      	b.n	8002e58 <HAL_RCC_OscConfig+0x4f8>
 8002bca:	bf00      	nop
 8002bcc:	40021000 	.word	0x40021000
 8002bd0:	42420000 	.word	0x42420000
 8002bd4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bd8:	4b92      	ldr	r3, [pc, #584]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bdc:	f003 0302 	and.w	r3, r3, #2
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d1e9      	bne.n	8002bb8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0304 	and.w	r3, r3, #4
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	f000 80a6 	beq.w	8002d3e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bf6:	4b8b      	ldr	r3, [pc, #556]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002bf8:	69db      	ldr	r3, [r3, #28]
 8002bfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d10d      	bne.n	8002c1e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c02:	4b88      	ldr	r3, [pc, #544]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002c04:	69db      	ldr	r3, [r3, #28]
 8002c06:	4a87      	ldr	r2, [pc, #540]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002c08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c0c:	61d3      	str	r3, [r2, #28]
 8002c0e:	4b85      	ldr	r3, [pc, #532]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002c10:	69db      	ldr	r3, [r3, #28]
 8002c12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c16:	60bb      	str	r3, [r7, #8]
 8002c18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c1e:	4b82      	ldr	r3, [pc, #520]	; (8002e28 <HAL_RCC_OscConfig+0x4c8>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d118      	bne.n	8002c5c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c2a:	4b7f      	ldr	r3, [pc, #508]	; (8002e28 <HAL_RCC_OscConfig+0x4c8>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a7e      	ldr	r2, [pc, #504]	; (8002e28 <HAL_RCC_OscConfig+0x4c8>)
 8002c30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c34:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c36:	f7ff fae1 	bl	80021fc <HAL_GetTick>
 8002c3a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c3c:	e008      	b.n	8002c50 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c3e:	f7ff fadd 	bl	80021fc <HAL_GetTick>
 8002c42:	4602      	mov	r2, r0
 8002c44:	693b      	ldr	r3, [r7, #16]
 8002c46:	1ad3      	subs	r3, r2, r3
 8002c48:	2b64      	cmp	r3, #100	; 0x64
 8002c4a:	d901      	bls.n	8002c50 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002c4c:	2303      	movs	r3, #3
 8002c4e:	e103      	b.n	8002e58 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c50:	4b75      	ldr	r3, [pc, #468]	; (8002e28 <HAL_RCC_OscConfig+0x4c8>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d0f0      	beq.n	8002c3e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	68db      	ldr	r3, [r3, #12]
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d106      	bne.n	8002c72 <HAL_RCC_OscConfig+0x312>
 8002c64:	4b6f      	ldr	r3, [pc, #444]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002c66:	6a1b      	ldr	r3, [r3, #32]
 8002c68:	4a6e      	ldr	r2, [pc, #440]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002c6a:	f043 0301 	orr.w	r3, r3, #1
 8002c6e:	6213      	str	r3, [r2, #32]
 8002c70:	e02d      	b.n	8002cce <HAL_RCC_OscConfig+0x36e>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	68db      	ldr	r3, [r3, #12]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d10c      	bne.n	8002c94 <HAL_RCC_OscConfig+0x334>
 8002c7a:	4b6a      	ldr	r3, [pc, #424]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002c7c:	6a1b      	ldr	r3, [r3, #32]
 8002c7e:	4a69      	ldr	r2, [pc, #420]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002c80:	f023 0301 	bic.w	r3, r3, #1
 8002c84:	6213      	str	r3, [r2, #32]
 8002c86:	4b67      	ldr	r3, [pc, #412]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002c88:	6a1b      	ldr	r3, [r3, #32]
 8002c8a:	4a66      	ldr	r2, [pc, #408]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002c8c:	f023 0304 	bic.w	r3, r3, #4
 8002c90:	6213      	str	r3, [r2, #32]
 8002c92:	e01c      	b.n	8002cce <HAL_RCC_OscConfig+0x36e>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	2b05      	cmp	r3, #5
 8002c9a:	d10c      	bne.n	8002cb6 <HAL_RCC_OscConfig+0x356>
 8002c9c:	4b61      	ldr	r3, [pc, #388]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002c9e:	6a1b      	ldr	r3, [r3, #32]
 8002ca0:	4a60      	ldr	r2, [pc, #384]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002ca2:	f043 0304 	orr.w	r3, r3, #4
 8002ca6:	6213      	str	r3, [r2, #32]
 8002ca8:	4b5e      	ldr	r3, [pc, #376]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002caa:	6a1b      	ldr	r3, [r3, #32]
 8002cac:	4a5d      	ldr	r2, [pc, #372]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002cae:	f043 0301 	orr.w	r3, r3, #1
 8002cb2:	6213      	str	r3, [r2, #32]
 8002cb4:	e00b      	b.n	8002cce <HAL_RCC_OscConfig+0x36e>
 8002cb6:	4b5b      	ldr	r3, [pc, #364]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002cb8:	6a1b      	ldr	r3, [r3, #32]
 8002cba:	4a5a      	ldr	r2, [pc, #360]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002cbc:	f023 0301 	bic.w	r3, r3, #1
 8002cc0:	6213      	str	r3, [r2, #32]
 8002cc2:	4b58      	ldr	r3, [pc, #352]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002cc4:	6a1b      	ldr	r3, [r3, #32]
 8002cc6:	4a57      	ldr	r2, [pc, #348]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002cc8:	f023 0304 	bic.w	r3, r3, #4
 8002ccc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	68db      	ldr	r3, [r3, #12]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d015      	beq.n	8002d02 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cd6:	f7ff fa91 	bl	80021fc <HAL_GetTick>
 8002cda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cdc:	e00a      	b.n	8002cf4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cde:	f7ff fa8d 	bl	80021fc <HAL_GetTick>
 8002ce2:	4602      	mov	r2, r0
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	1ad3      	subs	r3, r2, r3
 8002ce8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d901      	bls.n	8002cf4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002cf0:	2303      	movs	r3, #3
 8002cf2:	e0b1      	b.n	8002e58 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cf4:	4b4b      	ldr	r3, [pc, #300]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002cf6:	6a1b      	ldr	r3, [r3, #32]
 8002cf8:	f003 0302 	and.w	r3, r3, #2
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d0ee      	beq.n	8002cde <HAL_RCC_OscConfig+0x37e>
 8002d00:	e014      	b.n	8002d2c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d02:	f7ff fa7b 	bl	80021fc <HAL_GetTick>
 8002d06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d08:	e00a      	b.n	8002d20 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d0a:	f7ff fa77 	bl	80021fc <HAL_GetTick>
 8002d0e:	4602      	mov	r2, r0
 8002d10:	693b      	ldr	r3, [r7, #16]
 8002d12:	1ad3      	subs	r3, r2, r3
 8002d14:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d901      	bls.n	8002d20 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002d1c:	2303      	movs	r3, #3
 8002d1e:	e09b      	b.n	8002e58 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d20:	4b40      	ldr	r3, [pc, #256]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002d22:	6a1b      	ldr	r3, [r3, #32]
 8002d24:	f003 0302 	and.w	r3, r3, #2
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d1ee      	bne.n	8002d0a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002d2c:	7dfb      	ldrb	r3, [r7, #23]
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d105      	bne.n	8002d3e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d32:	4b3c      	ldr	r3, [pc, #240]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002d34:	69db      	ldr	r3, [r3, #28]
 8002d36:	4a3b      	ldr	r2, [pc, #236]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002d38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d3c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	69db      	ldr	r3, [r3, #28]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	f000 8087 	beq.w	8002e56 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d48:	4b36      	ldr	r3, [pc, #216]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	f003 030c 	and.w	r3, r3, #12
 8002d50:	2b08      	cmp	r3, #8
 8002d52:	d061      	beq.n	8002e18 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	69db      	ldr	r3, [r3, #28]
 8002d58:	2b02      	cmp	r3, #2
 8002d5a:	d146      	bne.n	8002dea <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d5c:	4b33      	ldr	r3, [pc, #204]	; (8002e2c <HAL_RCC_OscConfig+0x4cc>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d62:	f7ff fa4b 	bl	80021fc <HAL_GetTick>
 8002d66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d68:	e008      	b.n	8002d7c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d6a:	f7ff fa47 	bl	80021fc <HAL_GetTick>
 8002d6e:	4602      	mov	r2, r0
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	1ad3      	subs	r3, r2, r3
 8002d74:	2b02      	cmp	r3, #2
 8002d76:	d901      	bls.n	8002d7c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002d78:	2303      	movs	r3, #3
 8002d7a:	e06d      	b.n	8002e58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d7c:	4b29      	ldr	r3, [pc, #164]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d1f0      	bne.n	8002d6a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6a1b      	ldr	r3, [r3, #32]
 8002d8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d90:	d108      	bne.n	8002da4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002d92:	4b24      	ldr	r3, [pc, #144]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	689b      	ldr	r3, [r3, #8]
 8002d9e:	4921      	ldr	r1, [pc, #132]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002da0:	4313      	orrs	r3, r2
 8002da2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002da4:	4b1f      	ldr	r3, [pc, #124]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6a19      	ldr	r1, [r3, #32]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002db4:	430b      	orrs	r3, r1
 8002db6:	491b      	ldr	r1, [pc, #108]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002db8:	4313      	orrs	r3, r2
 8002dba:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002dbc:	4b1b      	ldr	r3, [pc, #108]	; (8002e2c <HAL_RCC_OscConfig+0x4cc>)
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dc2:	f7ff fa1b 	bl	80021fc <HAL_GetTick>
 8002dc6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002dc8:	e008      	b.n	8002ddc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dca:	f7ff fa17 	bl	80021fc <HAL_GetTick>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	1ad3      	subs	r3, r2, r3
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	d901      	bls.n	8002ddc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	e03d      	b.n	8002e58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ddc:	4b11      	ldr	r3, [pc, #68]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d0f0      	beq.n	8002dca <HAL_RCC_OscConfig+0x46a>
 8002de8:	e035      	b.n	8002e56 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dea:	4b10      	ldr	r3, [pc, #64]	; (8002e2c <HAL_RCC_OscConfig+0x4cc>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002df0:	f7ff fa04 	bl	80021fc <HAL_GetTick>
 8002df4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002df6:	e008      	b.n	8002e0a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002df8:	f7ff fa00 	bl	80021fc <HAL_GetTick>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	1ad3      	subs	r3, r2, r3
 8002e02:	2b02      	cmp	r3, #2
 8002e04:	d901      	bls.n	8002e0a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002e06:	2303      	movs	r3, #3
 8002e08:	e026      	b.n	8002e58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e0a:	4b06      	ldr	r3, [pc, #24]	; (8002e24 <HAL_RCC_OscConfig+0x4c4>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d1f0      	bne.n	8002df8 <HAL_RCC_OscConfig+0x498>
 8002e16:	e01e      	b.n	8002e56 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	69db      	ldr	r3, [r3, #28]
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	d107      	bne.n	8002e30 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e019      	b.n	8002e58 <HAL_RCC_OscConfig+0x4f8>
 8002e24:	40021000 	.word	0x40021000
 8002e28:	40007000 	.word	0x40007000
 8002e2c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002e30:	4b0b      	ldr	r3, [pc, #44]	; (8002e60 <HAL_RCC_OscConfig+0x500>)
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6a1b      	ldr	r3, [r3, #32]
 8002e40:	429a      	cmp	r2, r3
 8002e42:	d106      	bne.n	8002e52 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d001      	beq.n	8002e56 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e000      	b.n	8002e58 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002e56:	2300      	movs	r3, #0
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3718      	adds	r7, #24
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}
 8002e60:	40021000 	.word	0x40021000

08002e64 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b084      	sub	sp, #16
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d101      	bne.n	8002e78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e0d0      	b.n	800301a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e78:	4b6a      	ldr	r3, [pc, #424]	; (8003024 <HAL_RCC_ClockConfig+0x1c0>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f003 0307 	and.w	r3, r3, #7
 8002e80:	683a      	ldr	r2, [r7, #0]
 8002e82:	429a      	cmp	r2, r3
 8002e84:	d910      	bls.n	8002ea8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e86:	4b67      	ldr	r3, [pc, #412]	; (8003024 <HAL_RCC_ClockConfig+0x1c0>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f023 0207 	bic.w	r2, r3, #7
 8002e8e:	4965      	ldr	r1, [pc, #404]	; (8003024 <HAL_RCC_ClockConfig+0x1c0>)
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	4313      	orrs	r3, r2
 8002e94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e96:	4b63      	ldr	r3, [pc, #396]	; (8003024 <HAL_RCC_ClockConfig+0x1c0>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f003 0307 	and.w	r3, r3, #7
 8002e9e:	683a      	ldr	r2, [r7, #0]
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	d001      	beq.n	8002ea8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	e0b8      	b.n	800301a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 0302 	and.w	r3, r3, #2
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d020      	beq.n	8002ef6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 0304 	and.w	r3, r3, #4
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d005      	beq.n	8002ecc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ec0:	4b59      	ldr	r3, [pc, #356]	; (8003028 <HAL_RCC_ClockConfig+0x1c4>)
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	4a58      	ldr	r2, [pc, #352]	; (8003028 <HAL_RCC_ClockConfig+0x1c4>)
 8002ec6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002eca:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0308 	and.w	r3, r3, #8
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d005      	beq.n	8002ee4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ed8:	4b53      	ldr	r3, [pc, #332]	; (8003028 <HAL_RCC_ClockConfig+0x1c4>)
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	4a52      	ldr	r2, [pc, #328]	; (8003028 <HAL_RCC_ClockConfig+0x1c4>)
 8002ede:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002ee2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ee4:	4b50      	ldr	r3, [pc, #320]	; (8003028 <HAL_RCC_ClockConfig+0x1c4>)
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	494d      	ldr	r1, [pc, #308]	; (8003028 <HAL_RCC_ClockConfig+0x1c4>)
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f003 0301 	and.w	r3, r3, #1
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d040      	beq.n	8002f84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d107      	bne.n	8002f1a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f0a:	4b47      	ldr	r3, [pc, #284]	; (8003028 <HAL_RCC_ClockConfig+0x1c4>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d115      	bne.n	8002f42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e07f      	b.n	800301a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	2b02      	cmp	r3, #2
 8002f20:	d107      	bne.n	8002f32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f22:	4b41      	ldr	r3, [pc, #260]	; (8003028 <HAL_RCC_ClockConfig+0x1c4>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d109      	bne.n	8002f42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e073      	b.n	800301a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f32:	4b3d      	ldr	r3, [pc, #244]	; (8003028 <HAL_RCC_ClockConfig+0x1c4>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 0302 	and.w	r3, r3, #2
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d101      	bne.n	8002f42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e06b      	b.n	800301a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f42:	4b39      	ldr	r3, [pc, #228]	; (8003028 <HAL_RCC_ClockConfig+0x1c4>)
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	f023 0203 	bic.w	r2, r3, #3
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	4936      	ldr	r1, [pc, #216]	; (8003028 <HAL_RCC_ClockConfig+0x1c4>)
 8002f50:	4313      	orrs	r3, r2
 8002f52:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f54:	f7ff f952 	bl	80021fc <HAL_GetTick>
 8002f58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f5a:	e00a      	b.n	8002f72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f5c:	f7ff f94e 	bl	80021fc <HAL_GetTick>
 8002f60:	4602      	mov	r2, r0
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	1ad3      	subs	r3, r2, r3
 8002f66:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d901      	bls.n	8002f72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f6e:	2303      	movs	r3, #3
 8002f70:	e053      	b.n	800301a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f72:	4b2d      	ldr	r3, [pc, #180]	; (8003028 <HAL_RCC_ClockConfig+0x1c4>)
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	f003 020c 	and.w	r2, r3, #12
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	009b      	lsls	r3, r3, #2
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d1eb      	bne.n	8002f5c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f84:	4b27      	ldr	r3, [pc, #156]	; (8003024 <HAL_RCC_ClockConfig+0x1c0>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 0307 	and.w	r3, r3, #7
 8002f8c:	683a      	ldr	r2, [r7, #0]
 8002f8e:	429a      	cmp	r2, r3
 8002f90:	d210      	bcs.n	8002fb4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f92:	4b24      	ldr	r3, [pc, #144]	; (8003024 <HAL_RCC_ClockConfig+0x1c0>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f023 0207 	bic.w	r2, r3, #7
 8002f9a:	4922      	ldr	r1, [pc, #136]	; (8003024 <HAL_RCC_ClockConfig+0x1c0>)
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fa2:	4b20      	ldr	r3, [pc, #128]	; (8003024 <HAL_RCC_ClockConfig+0x1c0>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 0307 	and.w	r3, r3, #7
 8002faa:	683a      	ldr	r2, [r7, #0]
 8002fac:	429a      	cmp	r2, r3
 8002fae:	d001      	beq.n	8002fb4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	e032      	b.n	800301a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f003 0304 	and.w	r3, r3, #4
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d008      	beq.n	8002fd2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fc0:	4b19      	ldr	r3, [pc, #100]	; (8003028 <HAL_RCC_ClockConfig+0x1c4>)
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	68db      	ldr	r3, [r3, #12]
 8002fcc:	4916      	ldr	r1, [pc, #88]	; (8003028 <HAL_RCC_ClockConfig+0x1c4>)
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 0308 	and.w	r3, r3, #8
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d009      	beq.n	8002ff2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002fde:	4b12      	ldr	r3, [pc, #72]	; (8003028 <HAL_RCC_ClockConfig+0x1c4>)
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	691b      	ldr	r3, [r3, #16]
 8002fea:	00db      	lsls	r3, r3, #3
 8002fec:	490e      	ldr	r1, [pc, #56]	; (8003028 <HAL_RCC_ClockConfig+0x1c4>)
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002ff2:	f000 f821 	bl	8003038 <HAL_RCC_GetSysClockFreq>
 8002ff6:	4602      	mov	r2, r0
 8002ff8:	4b0b      	ldr	r3, [pc, #44]	; (8003028 <HAL_RCC_ClockConfig+0x1c4>)
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	091b      	lsrs	r3, r3, #4
 8002ffe:	f003 030f 	and.w	r3, r3, #15
 8003002:	490a      	ldr	r1, [pc, #40]	; (800302c <HAL_RCC_ClockConfig+0x1c8>)
 8003004:	5ccb      	ldrb	r3, [r1, r3]
 8003006:	fa22 f303 	lsr.w	r3, r2, r3
 800300a:	4a09      	ldr	r2, [pc, #36]	; (8003030 <HAL_RCC_ClockConfig+0x1cc>)
 800300c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800300e:	4b09      	ldr	r3, [pc, #36]	; (8003034 <HAL_RCC_ClockConfig+0x1d0>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4618      	mov	r0, r3
 8003014:	f7ff f8b0 	bl	8002178 <HAL_InitTick>

  return HAL_OK;
 8003018:	2300      	movs	r3, #0
}
 800301a:	4618      	mov	r0, r3
 800301c:	3710      	adds	r7, #16
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop
 8003024:	40022000 	.word	0x40022000
 8003028:	40021000 	.word	0x40021000
 800302c:	080064ac 	.word	0x080064ac
 8003030:	20000008 	.word	0x20000008
 8003034:	2000000c 	.word	0x2000000c

08003038 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003038:	b480      	push	{r7}
 800303a:	b087      	sub	sp, #28
 800303c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800303e:	2300      	movs	r3, #0
 8003040:	60fb      	str	r3, [r7, #12]
 8003042:	2300      	movs	r3, #0
 8003044:	60bb      	str	r3, [r7, #8]
 8003046:	2300      	movs	r3, #0
 8003048:	617b      	str	r3, [r7, #20]
 800304a:	2300      	movs	r3, #0
 800304c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800304e:	2300      	movs	r3, #0
 8003050:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003052:	4b1e      	ldr	r3, [pc, #120]	; (80030cc <HAL_RCC_GetSysClockFreq+0x94>)
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	f003 030c 	and.w	r3, r3, #12
 800305e:	2b04      	cmp	r3, #4
 8003060:	d002      	beq.n	8003068 <HAL_RCC_GetSysClockFreq+0x30>
 8003062:	2b08      	cmp	r3, #8
 8003064:	d003      	beq.n	800306e <HAL_RCC_GetSysClockFreq+0x36>
 8003066:	e027      	b.n	80030b8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003068:	4b19      	ldr	r3, [pc, #100]	; (80030d0 <HAL_RCC_GetSysClockFreq+0x98>)
 800306a:	613b      	str	r3, [r7, #16]
      break;
 800306c:	e027      	b.n	80030be <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	0c9b      	lsrs	r3, r3, #18
 8003072:	f003 030f 	and.w	r3, r3, #15
 8003076:	4a17      	ldr	r2, [pc, #92]	; (80030d4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003078:	5cd3      	ldrb	r3, [r2, r3]
 800307a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d010      	beq.n	80030a8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003086:	4b11      	ldr	r3, [pc, #68]	; (80030cc <HAL_RCC_GetSysClockFreq+0x94>)
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	0c5b      	lsrs	r3, r3, #17
 800308c:	f003 0301 	and.w	r3, r3, #1
 8003090:	4a11      	ldr	r2, [pc, #68]	; (80030d8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003092:	5cd3      	ldrb	r3, [r2, r3]
 8003094:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4a0d      	ldr	r2, [pc, #52]	; (80030d0 <HAL_RCC_GetSysClockFreq+0x98>)
 800309a:	fb03 f202 	mul.w	r2, r3, r2
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80030a4:	617b      	str	r3, [r7, #20]
 80030a6:	e004      	b.n	80030b2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	4a0c      	ldr	r2, [pc, #48]	; (80030dc <HAL_RCC_GetSysClockFreq+0xa4>)
 80030ac:	fb02 f303 	mul.w	r3, r2, r3
 80030b0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80030b2:	697b      	ldr	r3, [r7, #20]
 80030b4:	613b      	str	r3, [r7, #16]
      break;
 80030b6:	e002      	b.n	80030be <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80030b8:	4b05      	ldr	r3, [pc, #20]	; (80030d0 <HAL_RCC_GetSysClockFreq+0x98>)
 80030ba:	613b      	str	r3, [r7, #16]
      break;
 80030bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030be:	693b      	ldr	r3, [r7, #16]
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	371c      	adds	r7, #28
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bc80      	pop	{r7}
 80030c8:	4770      	bx	lr
 80030ca:	bf00      	nop
 80030cc:	40021000 	.word	0x40021000
 80030d0:	007a1200 	.word	0x007a1200
 80030d4:	080064c4 	.word	0x080064c4
 80030d8:	080064d4 	.word	0x080064d4
 80030dc:	003d0900 	.word	0x003d0900

080030e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030e0:	b480      	push	{r7}
 80030e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030e4:	4b02      	ldr	r3, [pc, #8]	; (80030f0 <HAL_RCC_GetHCLKFreq+0x10>)
 80030e6:	681b      	ldr	r3, [r3, #0]
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bc80      	pop	{r7}
 80030ee:	4770      	bx	lr
 80030f0:	20000008 	.word	0x20000008

080030f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80030f8:	f7ff fff2 	bl	80030e0 <HAL_RCC_GetHCLKFreq>
 80030fc:	4602      	mov	r2, r0
 80030fe:	4b05      	ldr	r3, [pc, #20]	; (8003114 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	0a1b      	lsrs	r3, r3, #8
 8003104:	f003 0307 	and.w	r3, r3, #7
 8003108:	4903      	ldr	r1, [pc, #12]	; (8003118 <HAL_RCC_GetPCLK1Freq+0x24>)
 800310a:	5ccb      	ldrb	r3, [r1, r3]
 800310c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003110:	4618      	mov	r0, r3
 8003112:	bd80      	pop	{r7, pc}
 8003114:	40021000 	.word	0x40021000
 8003118:	080064bc 	.word	0x080064bc

0800311c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003120:	f7ff ffde 	bl	80030e0 <HAL_RCC_GetHCLKFreq>
 8003124:	4602      	mov	r2, r0
 8003126:	4b05      	ldr	r3, [pc, #20]	; (800313c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	0adb      	lsrs	r3, r3, #11
 800312c:	f003 0307 	and.w	r3, r3, #7
 8003130:	4903      	ldr	r1, [pc, #12]	; (8003140 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003132:	5ccb      	ldrb	r3, [r1, r3]
 8003134:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003138:	4618      	mov	r0, r3
 800313a:	bd80      	pop	{r7, pc}
 800313c:	40021000 	.word	0x40021000
 8003140:	080064bc 	.word	0x080064bc

08003144 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003144:	b480      	push	{r7}
 8003146:	b085      	sub	sp, #20
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800314c:	4b0a      	ldr	r3, [pc, #40]	; (8003178 <RCC_Delay+0x34>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a0a      	ldr	r2, [pc, #40]	; (800317c <RCC_Delay+0x38>)
 8003152:	fba2 2303 	umull	r2, r3, r2, r3
 8003156:	0a5b      	lsrs	r3, r3, #9
 8003158:	687a      	ldr	r2, [r7, #4]
 800315a:	fb02 f303 	mul.w	r3, r2, r3
 800315e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003160:	bf00      	nop
  }
  while (Delay --);
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	1e5a      	subs	r2, r3, #1
 8003166:	60fa      	str	r2, [r7, #12]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d1f9      	bne.n	8003160 <RCC_Delay+0x1c>
}
 800316c:	bf00      	nop
 800316e:	bf00      	nop
 8003170:	3714      	adds	r7, #20
 8003172:	46bd      	mov	sp, r7
 8003174:	bc80      	pop	{r7}
 8003176:	4770      	bx	lr
 8003178:	20000008 	.word	0x20000008
 800317c:	10624dd3 	.word	0x10624dd3

08003180 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b082      	sub	sp, #8
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d101      	bne.n	8003192 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	e041      	b.n	8003216 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003198:	b2db      	uxtb	r3, r3
 800319a:	2b00      	cmp	r3, #0
 800319c:	d106      	bne.n	80031ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2200      	movs	r2, #0
 80031a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80031a6:	6878      	ldr	r0, [r7, #4]
 80031a8:	f7fe fe70 	bl	8001e8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2202      	movs	r2, #2
 80031b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	3304      	adds	r3, #4
 80031bc:	4619      	mov	r1, r3
 80031be:	4610      	mov	r0, r2
 80031c0:	f000 fc24 	bl	8003a0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2201      	movs	r2, #1
 80031c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2201      	movs	r2, #1
 80031d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2201      	movs	r2, #1
 80031d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2201      	movs	r2, #1
 80031e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2201      	movs	r2, #1
 80031e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2201      	movs	r2, #1
 80031f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2201      	movs	r2, #1
 80031f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2201      	movs	r2, #1
 8003200:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2201      	movs	r2, #1
 8003208:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2201      	movs	r2, #1
 8003210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003214:	2300      	movs	r3, #0
}
 8003216:	4618      	mov	r0, r3
 8003218:	3708      	adds	r7, #8
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}
	...

08003220 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003220:	b480      	push	{r7}
 8003222:	b085      	sub	sp, #20
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800322e:	b2db      	uxtb	r3, r3
 8003230:	2b01      	cmp	r3, #1
 8003232:	d001      	beq.n	8003238 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003234:	2301      	movs	r3, #1
 8003236:	e035      	b.n	80032a4 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2202      	movs	r2, #2
 800323c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	68da      	ldr	r2, [r3, #12]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f042 0201 	orr.w	r2, r2, #1
 800324e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a16      	ldr	r2, [pc, #88]	; (80032b0 <HAL_TIM_Base_Start_IT+0x90>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d009      	beq.n	800326e <HAL_TIM_Base_Start_IT+0x4e>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003262:	d004      	beq.n	800326e <HAL_TIM_Base_Start_IT+0x4e>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a12      	ldr	r2, [pc, #72]	; (80032b4 <HAL_TIM_Base_Start_IT+0x94>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d111      	bne.n	8003292 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	f003 0307 	and.w	r3, r3, #7
 8003278:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2b06      	cmp	r3, #6
 800327e:	d010      	beq.n	80032a2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f042 0201 	orr.w	r2, r2, #1
 800328e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003290:	e007      	b.n	80032a2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f042 0201 	orr.w	r2, r2, #1
 80032a0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80032a2:	2300      	movs	r3, #0
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	3714      	adds	r7, #20
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bc80      	pop	{r7}
 80032ac:	4770      	bx	lr
 80032ae:	bf00      	nop
 80032b0:	40012c00 	.word	0x40012c00
 80032b4:	40000400 	.word	0x40000400

080032b8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b082      	sub	sp, #8
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d101      	bne.n	80032ca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	e041      	b.n	800334e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d106      	bne.n	80032e4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2200      	movs	r2, #0
 80032da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	f000 f839 	bl	8003356 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2202      	movs	r2, #2
 80032e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	3304      	adds	r3, #4
 80032f4:	4619      	mov	r1, r3
 80032f6:	4610      	mov	r0, r2
 80032f8:	f000 fb88 	bl	8003a0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2201      	movs	r2, #1
 8003300:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2201      	movs	r2, #1
 8003308:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2201      	movs	r2, #1
 8003310:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2201      	movs	r2, #1
 8003318:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2201      	movs	r2, #1
 8003320:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2201      	movs	r2, #1
 8003328:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2201      	movs	r2, #1
 8003330:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2201      	movs	r2, #1
 8003338:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2201      	movs	r2, #1
 8003340:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2201      	movs	r2, #1
 8003348:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800334c:	2300      	movs	r3, #0
}
 800334e:	4618      	mov	r0, r3
 8003350:	3708      	adds	r7, #8
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}

08003356 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003356:	b480      	push	{r7}
 8003358:	b083      	sub	sp, #12
 800335a:	af00      	add	r7, sp, #0
 800335c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800335e:	bf00      	nop
 8003360:	370c      	adds	r7, #12
 8003362:	46bd      	mov	sp, r7
 8003364:	bc80      	pop	{r7}
 8003366:	4770      	bx	lr

08003368 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b084      	sub	sp, #16
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
 8003370:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d109      	bne.n	800338c <HAL_TIM_PWM_Start+0x24>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800337e:	b2db      	uxtb	r3, r3
 8003380:	2b01      	cmp	r3, #1
 8003382:	bf14      	ite	ne
 8003384:	2301      	movne	r3, #1
 8003386:	2300      	moveq	r3, #0
 8003388:	b2db      	uxtb	r3, r3
 800338a:	e022      	b.n	80033d2 <HAL_TIM_PWM_Start+0x6a>
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	2b04      	cmp	r3, #4
 8003390:	d109      	bne.n	80033a6 <HAL_TIM_PWM_Start+0x3e>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003398:	b2db      	uxtb	r3, r3
 800339a:	2b01      	cmp	r3, #1
 800339c:	bf14      	ite	ne
 800339e:	2301      	movne	r3, #1
 80033a0:	2300      	moveq	r3, #0
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	e015      	b.n	80033d2 <HAL_TIM_PWM_Start+0x6a>
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	2b08      	cmp	r3, #8
 80033aa:	d109      	bne.n	80033c0 <HAL_TIM_PWM_Start+0x58>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	bf14      	ite	ne
 80033b8:	2301      	movne	r3, #1
 80033ba:	2300      	moveq	r3, #0
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	e008      	b.n	80033d2 <HAL_TIM_PWM_Start+0x6a>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80033c6:	b2db      	uxtb	r3, r3
 80033c8:	2b01      	cmp	r3, #1
 80033ca:	bf14      	ite	ne
 80033cc:	2301      	movne	r3, #1
 80033ce:	2300      	moveq	r3, #0
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d001      	beq.n	80033da <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	e059      	b.n	800348e <HAL_TIM_PWM_Start+0x126>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d104      	bne.n	80033ea <HAL_TIM_PWM_Start+0x82>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2202      	movs	r2, #2
 80033e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80033e8:	e013      	b.n	8003412 <HAL_TIM_PWM_Start+0xaa>
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	2b04      	cmp	r3, #4
 80033ee:	d104      	bne.n	80033fa <HAL_TIM_PWM_Start+0x92>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2202      	movs	r2, #2
 80033f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80033f8:	e00b      	b.n	8003412 <HAL_TIM_PWM_Start+0xaa>
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	2b08      	cmp	r3, #8
 80033fe:	d104      	bne.n	800340a <HAL_TIM_PWM_Start+0xa2>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2202      	movs	r2, #2
 8003404:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003408:	e003      	b.n	8003412 <HAL_TIM_PWM_Start+0xaa>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2202      	movs	r2, #2
 800340e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	2201      	movs	r2, #1
 8003418:	6839      	ldr	r1, [r7, #0]
 800341a:	4618      	mov	r0, r3
 800341c:	f000 fd6c 	bl	8003ef8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a1c      	ldr	r2, [pc, #112]	; (8003498 <HAL_TIM_PWM_Start+0x130>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d107      	bne.n	800343a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003438:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a16      	ldr	r2, [pc, #88]	; (8003498 <HAL_TIM_PWM_Start+0x130>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d009      	beq.n	8003458 <HAL_TIM_PWM_Start+0xf0>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800344c:	d004      	beq.n	8003458 <HAL_TIM_PWM_Start+0xf0>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a12      	ldr	r2, [pc, #72]	; (800349c <HAL_TIM_PWM_Start+0x134>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d111      	bne.n	800347c <HAL_TIM_PWM_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	f003 0307 	and.w	r3, r3, #7
 8003462:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2b06      	cmp	r3, #6
 8003468:	d010      	beq.n	800348c <HAL_TIM_PWM_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f042 0201 	orr.w	r2, r2, #1
 8003478:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800347a:	e007      	b.n	800348c <HAL_TIM_PWM_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f042 0201 	orr.w	r2, r2, #1
 800348a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800348c:	2300      	movs	r3, #0
}
 800348e:	4618      	mov	r0, r3
 8003490:	3710      	adds	r7, #16
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
 8003496:	bf00      	nop
 8003498:	40012c00 	.word	0x40012c00
 800349c:	40000400 	.word	0x40000400

080034a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b082      	sub	sp, #8
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	691b      	ldr	r3, [r3, #16]
 80034ae:	f003 0302 	and.w	r3, r3, #2
 80034b2:	2b02      	cmp	r3, #2
 80034b4:	d122      	bne.n	80034fc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	f003 0302 	and.w	r3, r3, #2
 80034c0:	2b02      	cmp	r3, #2
 80034c2:	d11b      	bne.n	80034fc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f06f 0202 	mvn.w	r2, #2
 80034cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2201      	movs	r2, #1
 80034d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	699b      	ldr	r3, [r3, #24]
 80034da:	f003 0303 	and.w	r3, r3, #3
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d003      	beq.n	80034ea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	f000 fa76 	bl	80039d4 <HAL_TIM_IC_CaptureCallback>
 80034e8:	e005      	b.n	80034f6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f000 fa69 	bl	80039c2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034f0:	6878      	ldr	r0, [r7, #4]
 80034f2:	f000 fa78 	bl	80039e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2200      	movs	r2, #0
 80034fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	691b      	ldr	r3, [r3, #16]
 8003502:	f003 0304 	and.w	r3, r3, #4
 8003506:	2b04      	cmp	r3, #4
 8003508:	d122      	bne.n	8003550 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	f003 0304 	and.w	r3, r3, #4
 8003514:	2b04      	cmp	r3, #4
 8003516:	d11b      	bne.n	8003550 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f06f 0204 	mvn.w	r2, #4
 8003520:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2202      	movs	r2, #2
 8003526:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	699b      	ldr	r3, [r3, #24]
 800352e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003532:	2b00      	cmp	r3, #0
 8003534:	d003      	beq.n	800353e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	f000 fa4c 	bl	80039d4 <HAL_TIM_IC_CaptureCallback>
 800353c:	e005      	b.n	800354a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f000 fa3f 	bl	80039c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003544:	6878      	ldr	r0, [r7, #4]
 8003546:	f000 fa4e 	bl	80039e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2200      	movs	r2, #0
 800354e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	691b      	ldr	r3, [r3, #16]
 8003556:	f003 0308 	and.w	r3, r3, #8
 800355a:	2b08      	cmp	r3, #8
 800355c:	d122      	bne.n	80035a4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	68db      	ldr	r3, [r3, #12]
 8003564:	f003 0308 	and.w	r3, r3, #8
 8003568:	2b08      	cmp	r3, #8
 800356a:	d11b      	bne.n	80035a4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f06f 0208 	mvn.w	r2, #8
 8003574:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2204      	movs	r2, #4
 800357a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	69db      	ldr	r3, [r3, #28]
 8003582:	f003 0303 	and.w	r3, r3, #3
 8003586:	2b00      	cmp	r3, #0
 8003588:	d003      	beq.n	8003592 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800358a:	6878      	ldr	r0, [r7, #4]
 800358c:	f000 fa22 	bl	80039d4 <HAL_TIM_IC_CaptureCallback>
 8003590:	e005      	b.n	800359e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f000 fa15 	bl	80039c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003598:	6878      	ldr	r0, [r7, #4]
 800359a:	f000 fa24 	bl	80039e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2200      	movs	r2, #0
 80035a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	691b      	ldr	r3, [r3, #16]
 80035aa:	f003 0310 	and.w	r3, r3, #16
 80035ae:	2b10      	cmp	r3, #16
 80035b0:	d122      	bne.n	80035f8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	f003 0310 	and.w	r3, r3, #16
 80035bc:	2b10      	cmp	r3, #16
 80035be:	d11b      	bne.n	80035f8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f06f 0210 	mvn.w	r2, #16
 80035c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2208      	movs	r2, #8
 80035ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	69db      	ldr	r3, [r3, #28]
 80035d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d003      	beq.n	80035e6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f000 f9f8 	bl	80039d4 <HAL_TIM_IC_CaptureCallback>
 80035e4:	e005      	b.n	80035f2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035e6:	6878      	ldr	r0, [r7, #4]
 80035e8:	f000 f9eb 	bl	80039c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035ec:	6878      	ldr	r0, [r7, #4]
 80035ee:	f000 f9fa 	bl	80039e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2200      	movs	r2, #0
 80035f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	691b      	ldr	r3, [r3, #16]
 80035fe:	f003 0301 	and.w	r3, r3, #1
 8003602:	2b01      	cmp	r3, #1
 8003604:	d10e      	bne.n	8003624 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	f003 0301 	and.w	r3, r3, #1
 8003610:	2b01      	cmp	r3, #1
 8003612:	d107      	bne.n	8003624 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f06f 0201 	mvn.w	r2, #1
 800361c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	f7fe f9dc 	bl	80019dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	691b      	ldr	r3, [r3, #16]
 800362a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800362e:	2b80      	cmp	r3, #128	; 0x80
 8003630:	d10e      	bne.n	8003650 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	68db      	ldr	r3, [r3, #12]
 8003638:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800363c:	2b80      	cmp	r3, #128	; 0x80
 800363e:	d107      	bne.n	8003650 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003648:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f000 fcd9 	bl	8004002 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	691b      	ldr	r3, [r3, #16]
 8003656:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800365a:	2b40      	cmp	r3, #64	; 0x40
 800365c:	d10e      	bne.n	800367c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003668:	2b40      	cmp	r3, #64	; 0x40
 800366a:	d107      	bne.n	800367c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003674:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	f000 f9be 	bl	80039f8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	691b      	ldr	r3, [r3, #16]
 8003682:	f003 0320 	and.w	r3, r3, #32
 8003686:	2b20      	cmp	r3, #32
 8003688:	d10e      	bne.n	80036a8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	68db      	ldr	r3, [r3, #12]
 8003690:	f003 0320 	and.w	r3, r3, #32
 8003694:	2b20      	cmp	r3, #32
 8003696:	d107      	bne.n	80036a8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f06f 0220 	mvn.w	r2, #32
 80036a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80036a2:	6878      	ldr	r0, [r7, #4]
 80036a4:	f000 fca4 	bl	8003ff0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80036a8:	bf00      	nop
 80036aa:	3708      	adds	r7, #8
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}

080036b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b086      	sub	sp, #24
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	60f8      	str	r0, [r7, #12]
 80036b8:	60b9      	str	r1, [r7, #8]
 80036ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036bc:	2300      	movs	r3, #0
 80036be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036c6:	2b01      	cmp	r3, #1
 80036c8:	d101      	bne.n	80036ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80036ca:	2302      	movs	r3, #2
 80036cc:	e0ae      	b.n	800382c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	2201      	movs	r2, #1
 80036d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2b0c      	cmp	r3, #12
 80036da:	f200 809f 	bhi.w	800381c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80036de:	a201      	add	r2, pc, #4	; (adr r2, 80036e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80036e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036e4:	08003719 	.word	0x08003719
 80036e8:	0800381d 	.word	0x0800381d
 80036ec:	0800381d 	.word	0x0800381d
 80036f0:	0800381d 	.word	0x0800381d
 80036f4:	08003759 	.word	0x08003759
 80036f8:	0800381d 	.word	0x0800381d
 80036fc:	0800381d 	.word	0x0800381d
 8003700:	0800381d 	.word	0x0800381d
 8003704:	0800379b 	.word	0x0800379b
 8003708:	0800381d 	.word	0x0800381d
 800370c:	0800381d 	.word	0x0800381d
 8003710:	0800381d 	.word	0x0800381d
 8003714:	080037db 	.word	0x080037db
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	68b9      	ldr	r1, [r7, #8]
 800371e:	4618      	mov	r0, r3
 8003720:	f000 f9cc 	bl	8003abc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	699a      	ldr	r2, [r3, #24]
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f042 0208 	orr.w	r2, r2, #8
 8003732:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	699a      	ldr	r2, [r3, #24]
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f022 0204 	bic.w	r2, r2, #4
 8003742:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	6999      	ldr	r1, [r3, #24]
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	691a      	ldr	r2, [r3, #16]
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	430a      	orrs	r2, r1
 8003754:	619a      	str	r2, [r3, #24]
      break;
 8003756:	e064      	b.n	8003822 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	68b9      	ldr	r1, [r7, #8]
 800375e:	4618      	mov	r0, r3
 8003760:	f000 fa12 	bl	8003b88 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	699a      	ldr	r2, [r3, #24]
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003772:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	699a      	ldr	r2, [r3, #24]
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003782:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	6999      	ldr	r1, [r3, #24]
 800378a:	68bb      	ldr	r3, [r7, #8]
 800378c:	691b      	ldr	r3, [r3, #16]
 800378e:	021a      	lsls	r2, r3, #8
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	430a      	orrs	r2, r1
 8003796:	619a      	str	r2, [r3, #24]
      break;
 8003798:	e043      	b.n	8003822 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	68b9      	ldr	r1, [r7, #8]
 80037a0:	4618      	mov	r0, r3
 80037a2:	f000 fa5b 	bl	8003c5c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	69da      	ldr	r2, [r3, #28]
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f042 0208 	orr.w	r2, r2, #8
 80037b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	69da      	ldr	r2, [r3, #28]
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f022 0204 	bic.w	r2, r2, #4
 80037c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	69d9      	ldr	r1, [r3, #28]
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	691a      	ldr	r2, [r3, #16]
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	430a      	orrs	r2, r1
 80037d6:	61da      	str	r2, [r3, #28]
      break;
 80037d8:	e023      	b.n	8003822 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	68b9      	ldr	r1, [r7, #8]
 80037e0:	4618      	mov	r0, r3
 80037e2:	f000 faa5 	bl	8003d30 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	69da      	ldr	r2, [r3, #28]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80037f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	69da      	ldr	r2, [r3, #28]
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003804:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	69d9      	ldr	r1, [r3, #28]
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	691b      	ldr	r3, [r3, #16]
 8003810:	021a      	lsls	r2, r3, #8
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	430a      	orrs	r2, r1
 8003818:	61da      	str	r2, [r3, #28]
      break;
 800381a:	e002      	b.n	8003822 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800381c:	2301      	movs	r3, #1
 800381e:	75fb      	strb	r3, [r7, #23]
      break;
 8003820:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2200      	movs	r2, #0
 8003826:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800382a:	7dfb      	ldrb	r3, [r7, #23]
}
 800382c:	4618      	mov	r0, r3
 800382e:	3718      	adds	r7, #24
 8003830:	46bd      	mov	sp, r7
 8003832:	bd80      	pop	{r7, pc}

08003834 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b084      	sub	sp, #16
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
 800383c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800383e:	2300      	movs	r3, #0
 8003840:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003848:	2b01      	cmp	r3, #1
 800384a:	d101      	bne.n	8003850 <HAL_TIM_ConfigClockSource+0x1c>
 800384c:	2302      	movs	r3, #2
 800384e:	e0b4      	b.n	80039ba <HAL_TIM_ConfigClockSource+0x186>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2201      	movs	r2, #1
 8003854:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2202      	movs	r2, #2
 800385c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800386e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003876:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	68ba      	ldr	r2, [r7, #8]
 800387e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003888:	d03e      	beq.n	8003908 <HAL_TIM_ConfigClockSource+0xd4>
 800388a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800388e:	f200 8087 	bhi.w	80039a0 <HAL_TIM_ConfigClockSource+0x16c>
 8003892:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003896:	f000 8086 	beq.w	80039a6 <HAL_TIM_ConfigClockSource+0x172>
 800389a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800389e:	d87f      	bhi.n	80039a0 <HAL_TIM_ConfigClockSource+0x16c>
 80038a0:	2b70      	cmp	r3, #112	; 0x70
 80038a2:	d01a      	beq.n	80038da <HAL_TIM_ConfigClockSource+0xa6>
 80038a4:	2b70      	cmp	r3, #112	; 0x70
 80038a6:	d87b      	bhi.n	80039a0 <HAL_TIM_ConfigClockSource+0x16c>
 80038a8:	2b60      	cmp	r3, #96	; 0x60
 80038aa:	d050      	beq.n	800394e <HAL_TIM_ConfigClockSource+0x11a>
 80038ac:	2b60      	cmp	r3, #96	; 0x60
 80038ae:	d877      	bhi.n	80039a0 <HAL_TIM_ConfigClockSource+0x16c>
 80038b0:	2b50      	cmp	r3, #80	; 0x50
 80038b2:	d03c      	beq.n	800392e <HAL_TIM_ConfigClockSource+0xfa>
 80038b4:	2b50      	cmp	r3, #80	; 0x50
 80038b6:	d873      	bhi.n	80039a0 <HAL_TIM_ConfigClockSource+0x16c>
 80038b8:	2b40      	cmp	r3, #64	; 0x40
 80038ba:	d058      	beq.n	800396e <HAL_TIM_ConfigClockSource+0x13a>
 80038bc:	2b40      	cmp	r3, #64	; 0x40
 80038be:	d86f      	bhi.n	80039a0 <HAL_TIM_ConfigClockSource+0x16c>
 80038c0:	2b30      	cmp	r3, #48	; 0x30
 80038c2:	d064      	beq.n	800398e <HAL_TIM_ConfigClockSource+0x15a>
 80038c4:	2b30      	cmp	r3, #48	; 0x30
 80038c6:	d86b      	bhi.n	80039a0 <HAL_TIM_ConfigClockSource+0x16c>
 80038c8:	2b20      	cmp	r3, #32
 80038ca:	d060      	beq.n	800398e <HAL_TIM_ConfigClockSource+0x15a>
 80038cc:	2b20      	cmp	r3, #32
 80038ce:	d867      	bhi.n	80039a0 <HAL_TIM_ConfigClockSource+0x16c>
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d05c      	beq.n	800398e <HAL_TIM_ConfigClockSource+0x15a>
 80038d4:	2b10      	cmp	r3, #16
 80038d6:	d05a      	beq.n	800398e <HAL_TIM_ConfigClockSource+0x15a>
 80038d8:	e062      	b.n	80039a0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80038ea:	f000 fae6 	bl	8003eba <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80038fc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	68ba      	ldr	r2, [r7, #8]
 8003904:	609a      	str	r2, [r3, #8]
      break;
 8003906:	e04f      	b.n	80039a8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003918:	f000 facf 	bl	8003eba <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	689a      	ldr	r2, [r3, #8]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800392a:	609a      	str	r2, [r3, #8]
      break;
 800392c:	e03c      	b.n	80039a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800393a:	461a      	mov	r2, r3
 800393c:	f000 fa46 	bl	8003dcc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	2150      	movs	r1, #80	; 0x50
 8003946:	4618      	mov	r0, r3
 8003948:	f000 fa9d 	bl	8003e86 <TIM_ITRx_SetConfig>
      break;
 800394c:	e02c      	b.n	80039a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800395a:	461a      	mov	r2, r3
 800395c:	f000 fa64 	bl	8003e28 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	2160      	movs	r1, #96	; 0x60
 8003966:	4618      	mov	r0, r3
 8003968:	f000 fa8d 	bl	8003e86 <TIM_ITRx_SetConfig>
      break;
 800396c:	e01c      	b.n	80039a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800397a:	461a      	mov	r2, r3
 800397c:	f000 fa26 	bl	8003dcc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	2140      	movs	r1, #64	; 0x40
 8003986:	4618      	mov	r0, r3
 8003988:	f000 fa7d 	bl	8003e86 <TIM_ITRx_SetConfig>
      break;
 800398c:	e00c      	b.n	80039a8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4619      	mov	r1, r3
 8003998:	4610      	mov	r0, r2
 800399a:	f000 fa74 	bl	8003e86 <TIM_ITRx_SetConfig>
      break;
 800399e:	e003      	b.n	80039a8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	73fb      	strb	r3, [r7, #15]
      break;
 80039a4:	e000      	b.n	80039a8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80039a6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2201      	movs	r2, #1
 80039ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2200      	movs	r2, #0
 80039b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80039b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	3710      	adds	r7, #16
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}

080039c2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80039c2:	b480      	push	{r7}
 80039c4:	b083      	sub	sp, #12
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80039ca:	bf00      	nop
 80039cc:	370c      	adds	r7, #12
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bc80      	pop	{r7}
 80039d2:	4770      	bx	lr

080039d4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80039d4:	b480      	push	{r7}
 80039d6:	b083      	sub	sp, #12
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80039dc:	bf00      	nop
 80039de:	370c      	adds	r7, #12
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bc80      	pop	{r7}
 80039e4:	4770      	bx	lr

080039e6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80039e6:	b480      	push	{r7}
 80039e8:	b083      	sub	sp, #12
 80039ea:	af00      	add	r7, sp, #0
 80039ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80039ee:	bf00      	nop
 80039f0:	370c      	adds	r7, #12
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bc80      	pop	{r7}
 80039f6:	4770      	bx	lr

080039f8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b083      	sub	sp, #12
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003a00:	bf00      	nop
 8003a02:	370c      	adds	r7, #12
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bc80      	pop	{r7}
 8003a08:	4770      	bx	lr
	...

08003a0c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b085      	sub	sp, #20
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
 8003a14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	4a25      	ldr	r2, [pc, #148]	; (8003ab4 <TIM_Base_SetConfig+0xa8>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d007      	beq.n	8003a34 <TIM_Base_SetConfig+0x28>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a2a:	d003      	beq.n	8003a34 <TIM_Base_SetConfig+0x28>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	4a22      	ldr	r2, [pc, #136]	; (8003ab8 <TIM_Base_SetConfig+0xac>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d108      	bne.n	8003a46 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a3a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	68fa      	ldr	r2, [r7, #12]
 8003a42:	4313      	orrs	r3, r2
 8003a44:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	4a1a      	ldr	r2, [pc, #104]	; (8003ab4 <TIM_Base_SetConfig+0xa8>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d007      	beq.n	8003a5e <TIM_Base_SetConfig+0x52>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a54:	d003      	beq.n	8003a5e <TIM_Base_SetConfig+0x52>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	4a17      	ldr	r2, [pc, #92]	; (8003ab8 <TIM_Base_SetConfig+0xac>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d108      	bne.n	8003a70 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	68db      	ldr	r3, [r3, #12]
 8003a6a:	68fa      	ldr	r2, [r7, #12]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	695b      	ldr	r3, [r3, #20]
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	68fa      	ldr	r2, [r7, #12]
 8003a82:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	689a      	ldr	r2, [r3, #8]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	4a07      	ldr	r2, [pc, #28]	; (8003ab4 <TIM_Base_SetConfig+0xa8>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d103      	bne.n	8003aa4 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	691a      	ldr	r2, [r3, #16]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	615a      	str	r2, [r3, #20]
}
 8003aaa:	bf00      	nop
 8003aac:	3714      	adds	r7, #20
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bc80      	pop	{r7}
 8003ab2:	4770      	bx	lr
 8003ab4:	40012c00 	.word	0x40012c00
 8003ab8:	40000400 	.word	0x40000400

08003abc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b087      	sub	sp, #28
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
 8003ac4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6a1b      	ldr	r3, [r3, #32]
 8003aca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6a1b      	ldr	r3, [r3, #32]
 8003ad0:	f023 0201 	bic.w	r2, r3, #1
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	699b      	ldr	r3, [r3, #24]
 8003ae2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003aea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f023 0303 	bic.w	r3, r3, #3
 8003af2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	68fa      	ldr	r2, [r7, #12]
 8003afa:	4313      	orrs	r3, r2
 8003afc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	f023 0302 	bic.w	r3, r3, #2
 8003b04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	697a      	ldr	r2, [r7, #20]
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	4a1c      	ldr	r2, [pc, #112]	; (8003b84 <TIM_OC1_SetConfig+0xc8>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d10c      	bne.n	8003b32 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	f023 0308 	bic.w	r3, r3, #8
 8003b1e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	697a      	ldr	r2, [r7, #20]
 8003b26:	4313      	orrs	r3, r2
 8003b28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	f023 0304 	bic.w	r3, r3, #4
 8003b30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	4a13      	ldr	r2, [pc, #76]	; (8003b84 <TIM_OC1_SetConfig+0xc8>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d111      	bne.n	8003b5e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003b48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	695b      	ldr	r3, [r3, #20]
 8003b4e:	693a      	ldr	r2, [r7, #16]
 8003b50:	4313      	orrs	r3, r2
 8003b52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	699b      	ldr	r3, [r3, #24]
 8003b58:	693a      	ldr	r2, [r7, #16]
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	693a      	ldr	r2, [r7, #16]
 8003b62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	68fa      	ldr	r2, [r7, #12]
 8003b68:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	685a      	ldr	r2, [r3, #4]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	697a      	ldr	r2, [r7, #20]
 8003b76:	621a      	str	r2, [r3, #32]
}
 8003b78:	bf00      	nop
 8003b7a:	371c      	adds	r7, #28
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bc80      	pop	{r7}
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	40012c00 	.word	0x40012c00

08003b88 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b087      	sub	sp, #28
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
 8003b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6a1b      	ldr	r3, [r3, #32]
 8003b96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6a1b      	ldr	r3, [r3, #32]
 8003b9c:	f023 0210 	bic.w	r2, r3, #16
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	699b      	ldr	r3, [r3, #24]
 8003bae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003bb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003bbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	021b      	lsls	r3, r3, #8
 8003bc6:	68fa      	ldr	r2, [r7, #12]
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	f023 0320 	bic.w	r3, r3, #32
 8003bd2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	011b      	lsls	r3, r3, #4
 8003bda:	697a      	ldr	r2, [r7, #20]
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	4a1d      	ldr	r2, [pc, #116]	; (8003c58 <TIM_OC2_SetConfig+0xd0>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d10d      	bne.n	8003c04 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003bee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	68db      	ldr	r3, [r3, #12]
 8003bf4:	011b      	lsls	r3, r3, #4
 8003bf6:	697a      	ldr	r2, [r7, #20]
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003bfc:	697b      	ldr	r3, [r7, #20]
 8003bfe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003c02:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	4a14      	ldr	r2, [pc, #80]	; (8003c58 <TIM_OC2_SetConfig+0xd0>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d113      	bne.n	8003c34 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003c0c:	693b      	ldr	r3, [r7, #16]
 8003c0e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003c12:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003c1a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	695b      	ldr	r3, [r3, #20]
 8003c20:	009b      	lsls	r3, r3, #2
 8003c22:	693a      	ldr	r2, [r7, #16]
 8003c24:	4313      	orrs	r3, r2
 8003c26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	699b      	ldr	r3, [r3, #24]
 8003c2c:	009b      	lsls	r3, r3, #2
 8003c2e:	693a      	ldr	r2, [r7, #16]
 8003c30:	4313      	orrs	r3, r2
 8003c32:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	693a      	ldr	r2, [r7, #16]
 8003c38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	68fa      	ldr	r2, [r7, #12]
 8003c3e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	685a      	ldr	r2, [r3, #4]
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	697a      	ldr	r2, [r7, #20]
 8003c4c:	621a      	str	r2, [r3, #32]
}
 8003c4e:	bf00      	nop
 8003c50:	371c      	adds	r7, #28
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bc80      	pop	{r7}
 8003c56:	4770      	bx	lr
 8003c58:	40012c00 	.word	0x40012c00

08003c5c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b087      	sub	sp, #28
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
 8003c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6a1b      	ldr	r3, [r3, #32]
 8003c6a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6a1b      	ldr	r3, [r3, #32]
 8003c70:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	69db      	ldr	r3, [r3, #28]
 8003c82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	f023 0303 	bic.w	r3, r3, #3
 8003c92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	68fa      	ldr	r2, [r7, #12]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003ca4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	021b      	lsls	r3, r3, #8
 8003cac:	697a      	ldr	r2, [r7, #20]
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	4a1d      	ldr	r2, [pc, #116]	; (8003d2c <TIM_OC3_SetConfig+0xd0>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d10d      	bne.n	8003cd6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003cc0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	68db      	ldr	r3, [r3, #12]
 8003cc6:	021b      	lsls	r3, r3, #8
 8003cc8:	697a      	ldr	r2, [r7, #20]
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003cd4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	4a14      	ldr	r2, [pc, #80]	; (8003d2c <TIM_OC3_SetConfig+0xd0>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d113      	bne.n	8003d06 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003ce4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003cec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	695b      	ldr	r3, [r3, #20]
 8003cf2:	011b      	lsls	r3, r3, #4
 8003cf4:	693a      	ldr	r2, [r7, #16]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	699b      	ldr	r3, [r3, #24]
 8003cfe:	011b      	lsls	r3, r3, #4
 8003d00:	693a      	ldr	r2, [r7, #16]
 8003d02:	4313      	orrs	r3, r2
 8003d04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	693a      	ldr	r2, [r7, #16]
 8003d0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	68fa      	ldr	r2, [r7, #12]
 8003d10:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	685a      	ldr	r2, [r3, #4]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	697a      	ldr	r2, [r7, #20]
 8003d1e:	621a      	str	r2, [r3, #32]
}
 8003d20:	bf00      	nop
 8003d22:	371c      	adds	r7, #28
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bc80      	pop	{r7}
 8003d28:	4770      	bx	lr
 8003d2a:	bf00      	nop
 8003d2c:	40012c00 	.word	0x40012c00

08003d30 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b087      	sub	sp, #28
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
 8003d38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6a1b      	ldr	r3, [r3, #32]
 8003d3e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6a1b      	ldr	r3, [r3, #32]
 8003d44:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	69db      	ldr	r3, [r3, #28]
 8003d56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	021b      	lsls	r3, r3, #8
 8003d6e:	68fa      	ldr	r2, [r7, #12]
 8003d70:	4313      	orrs	r3, r2
 8003d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003d7a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	031b      	lsls	r3, r3, #12
 8003d82:	693a      	ldr	r2, [r7, #16]
 8003d84:	4313      	orrs	r3, r2
 8003d86:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	4a0f      	ldr	r2, [pc, #60]	; (8003dc8 <TIM_OC4_SetConfig+0x98>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d109      	bne.n	8003da4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003d96:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	695b      	ldr	r3, [r3, #20]
 8003d9c:	019b      	lsls	r3, r3, #6
 8003d9e:	697a      	ldr	r2, [r7, #20]
 8003da0:	4313      	orrs	r3, r2
 8003da2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	697a      	ldr	r2, [r7, #20]
 8003da8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	68fa      	ldr	r2, [r7, #12]
 8003dae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	685a      	ldr	r2, [r3, #4]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	693a      	ldr	r2, [r7, #16]
 8003dbc:	621a      	str	r2, [r3, #32]
}
 8003dbe:	bf00      	nop
 8003dc0:	371c      	adds	r7, #28
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bc80      	pop	{r7}
 8003dc6:	4770      	bx	lr
 8003dc8:	40012c00 	.word	0x40012c00

08003dcc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b087      	sub	sp, #28
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	60f8      	str	r0, [r7, #12]
 8003dd4:	60b9      	str	r1, [r7, #8]
 8003dd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	6a1b      	ldr	r3, [r3, #32]
 8003ddc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6a1b      	ldr	r3, [r3, #32]
 8003de2:	f023 0201 	bic.w	r2, r3, #1
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	699b      	ldr	r3, [r3, #24]
 8003dee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003df6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	011b      	lsls	r3, r3, #4
 8003dfc:	693a      	ldr	r2, [r7, #16]
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	f023 030a 	bic.w	r3, r3, #10
 8003e08:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003e0a:	697a      	ldr	r2, [r7, #20]
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	693a      	ldr	r2, [r7, #16]
 8003e16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	697a      	ldr	r2, [r7, #20]
 8003e1c:	621a      	str	r2, [r3, #32]
}
 8003e1e:	bf00      	nop
 8003e20:	371c      	adds	r7, #28
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bc80      	pop	{r7}
 8003e26:	4770      	bx	lr

08003e28 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b087      	sub	sp, #28
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	60f8      	str	r0, [r7, #12]
 8003e30:	60b9      	str	r1, [r7, #8]
 8003e32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	6a1b      	ldr	r3, [r3, #32]
 8003e38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	6a1b      	ldr	r3, [r3, #32]
 8003e3e:	f023 0210 	bic.w	r2, r3, #16
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	699b      	ldr	r3, [r3, #24]
 8003e4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003e52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	031b      	lsls	r3, r3, #12
 8003e58:	693a      	ldr	r2, [r7, #16]
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003e64:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	011b      	lsls	r3, r3, #4
 8003e6a:	697a      	ldr	r2, [r7, #20]
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	693a      	ldr	r2, [r7, #16]
 8003e74:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	697a      	ldr	r2, [r7, #20]
 8003e7a:	621a      	str	r2, [r3, #32]
}
 8003e7c:	bf00      	nop
 8003e7e:	371c      	adds	r7, #28
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bc80      	pop	{r7}
 8003e84:	4770      	bx	lr

08003e86 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003e86:	b480      	push	{r7}
 8003e88:	b085      	sub	sp, #20
 8003e8a:	af00      	add	r7, sp, #0
 8003e8c:	6078      	str	r0, [r7, #4]
 8003e8e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	689b      	ldr	r3, [r3, #8]
 8003e94:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e9c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e9e:	683a      	ldr	r2, [r7, #0]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	f043 0307 	orr.w	r3, r3, #7
 8003ea8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	68fa      	ldr	r2, [r7, #12]
 8003eae:	609a      	str	r2, [r3, #8]
}
 8003eb0:	bf00      	nop
 8003eb2:	3714      	adds	r7, #20
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bc80      	pop	{r7}
 8003eb8:	4770      	bx	lr

08003eba <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003eba:	b480      	push	{r7}
 8003ebc:	b087      	sub	sp, #28
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	60f8      	str	r0, [r7, #12]
 8003ec2:	60b9      	str	r1, [r7, #8]
 8003ec4:	607a      	str	r2, [r7, #4]
 8003ec6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003ed4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	021a      	lsls	r2, r3, #8
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	431a      	orrs	r2, r3
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	697a      	ldr	r2, [r7, #20]
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	697a      	ldr	r2, [r7, #20]
 8003eec:	609a      	str	r2, [r3, #8]
}
 8003eee:	bf00      	nop
 8003ef0:	371c      	adds	r7, #28
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bc80      	pop	{r7}
 8003ef6:	4770      	bx	lr

08003ef8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b087      	sub	sp, #28
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	60f8      	str	r0, [r7, #12]
 8003f00:	60b9      	str	r1, [r7, #8]
 8003f02:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	f003 031f 	and.w	r3, r3, #31
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f10:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	6a1a      	ldr	r2, [r3, #32]
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	43db      	mvns	r3, r3
 8003f1a:	401a      	ands	r2, r3
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	6a1a      	ldr	r2, [r3, #32]
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	f003 031f 	and.w	r3, r3, #31
 8003f2a:	6879      	ldr	r1, [r7, #4]
 8003f2c:	fa01 f303 	lsl.w	r3, r1, r3
 8003f30:	431a      	orrs	r2, r3
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	621a      	str	r2, [r3, #32]
}
 8003f36:	bf00      	nop
 8003f38:	371c      	adds	r7, #28
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bc80      	pop	{r7}
 8003f3e:	4770      	bx	lr

08003f40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b085      	sub	sp, #20
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
 8003f48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f50:	2b01      	cmp	r3, #1
 8003f52:	d101      	bne.n	8003f58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f54:	2302      	movs	r3, #2
 8003f56:	e041      	b.n	8003fdc <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2202      	movs	r2, #2
 8003f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	68fa      	ldr	r2, [r7, #12]
 8003f86:	4313      	orrs	r3, r2
 8003f88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	68fa      	ldr	r2, [r7, #12]
 8003f90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4a14      	ldr	r2, [pc, #80]	; (8003fe8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d009      	beq.n	8003fb0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fa4:	d004      	beq.n	8003fb0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4a10      	ldr	r2, [pc, #64]	; (8003fec <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d10c      	bne.n	8003fca <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003fb6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	68ba      	ldr	r2, [r7, #8]
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	68ba      	ldr	r2, [r7, #8]
 8003fc8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2201      	movs	r2, #1
 8003fce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003fda:	2300      	movs	r3, #0
}
 8003fdc:	4618      	mov	r0, r3
 8003fde:	3714      	adds	r7, #20
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bc80      	pop	{r7}
 8003fe4:	4770      	bx	lr
 8003fe6:	bf00      	nop
 8003fe8:	40012c00 	.word	0x40012c00
 8003fec:	40000400 	.word	0x40000400

08003ff0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b083      	sub	sp, #12
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003ff8:	bf00      	nop
 8003ffa:	370c      	adds	r7, #12
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bc80      	pop	{r7}
 8004000:	4770      	bx	lr

08004002 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004002:	b480      	push	{r7}
 8004004:	b083      	sub	sp, #12
 8004006:	af00      	add	r7, sp, #0
 8004008:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800400a:	bf00      	nop
 800400c:	370c      	adds	r7, #12
 800400e:	46bd      	mov	sp, r7
 8004010:	bc80      	pop	{r7}
 8004012:	4770      	bx	lr

08004014 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b082      	sub	sp, #8
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d101      	bne.n	8004026 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004022:	2301      	movs	r3, #1
 8004024:	e042      	b.n	80040ac <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800402c:	b2db      	uxtb	r3, r3
 800402e:	2b00      	cmp	r3, #0
 8004030:	d106      	bne.n	8004040 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2200      	movs	r2, #0
 8004036:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f7fd ff8e 	bl	8001f5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2224      	movs	r2, #36	; 0x24
 8004044:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	68da      	ldr	r2, [r3, #12]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004056:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004058:	6878      	ldr	r0, [r7, #4]
 800405a:	f000 fdc5 	bl	8004be8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	691a      	ldr	r2, [r3, #16]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800406c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	695a      	ldr	r2, [r3, #20]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800407c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	68da      	ldr	r2, [r3, #12]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800408c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2200      	movs	r2, #0
 8004092:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2220      	movs	r2, #32
 8004098:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2220      	movs	r2, #32
 80040a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80040aa:	2300      	movs	r3, #0
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	3708      	adds	r7, #8
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}

080040b4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b08a      	sub	sp, #40	; 0x28
 80040b8:	af02      	add	r7, sp, #8
 80040ba:	60f8      	str	r0, [r7, #12]
 80040bc:	60b9      	str	r1, [r7, #8]
 80040be:	603b      	str	r3, [r7, #0]
 80040c0:	4613      	mov	r3, r2
 80040c2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80040c4:	2300      	movs	r3, #0
 80040c6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040ce:	b2db      	uxtb	r3, r3
 80040d0:	2b20      	cmp	r3, #32
 80040d2:	d16d      	bne.n	80041b0 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d002      	beq.n	80040e0 <HAL_UART_Transmit+0x2c>
 80040da:	88fb      	ldrh	r3, [r7, #6]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d101      	bne.n	80040e4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
 80040e2:	e066      	b.n	80041b2 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2200      	movs	r2, #0
 80040e8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2221      	movs	r2, #33	; 0x21
 80040ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80040f2:	f7fe f883 	bl	80021fc <HAL_GetTick>
 80040f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	88fa      	ldrh	r2, [r7, #6]
 80040fc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	88fa      	ldrh	r2, [r7, #6]
 8004102:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800410c:	d108      	bne.n	8004120 <HAL_UART_Transmit+0x6c>
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	691b      	ldr	r3, [r3, #16]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d104      	bne.n	8004120 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004116:	2300      	movs	r3, #0
 8004118:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	61bb      	str	r3, [r7, #24]
 800411e:	e003      	b.n	8004128 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004124:	2300      	movs	r3, #0
 8004126:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004128:	e02a      	b.n	8004180 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	9300      	str	r3, [sp, #0]
 800412e:	697b      	ldr	r3, [r7, #20]
 8004130:	2200      	movs	r2, #0
 8004132:	2180      	movs	r1, #128	; 0x80
 8004134:	68f8      	ldr	r0, [r7, #12]
 8004136:	f000 fb14 	bl	8004762 <UART_WaitOnFlagUntilTimeout>
 800413a:	4603      	mov	r3, r0
 800413c:	2b00      	cmp	r3, #0
 800413e:	d001      	beq.n	8004144 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8004140:	2303      	movs	r3, #3
 8004142:	e036      	b.n	80041b2 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8004144:	69fb      	ldr	r3, [r7, #28]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d10b      	bne.n	8004162 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800414a:	69bb      	ldr	r3, [r7, #24]
 800414c:	881b      	ldrh	r3, [r3, #0]
 800414e:	461a      	mov	r2, r3
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004158:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800415a:	69bb      	ldr	r3, [r7, #24]
 800415c:	3302      	adds	r3, #2
 800415e:	61bb      	str	r3, [r7, #24]
 8004160:	e007      	b.n	8004172 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004162:	69fb      	ldr	r3, [r7, #28]
 8004164:	781a      	ldrb	r2, [r3, #0]
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800416c:	69fb      	ldr	r3, [r7, #28]
 800416e:	3301      	adds	r3, #1
 8004170:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004176:	b29b      	uxth	r3, r3
 8004178:	3b01      	subs	r3, #1
 800417a:	b29a      	uxth	r2, r3
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004184:	b29b      	uxth	r3, r3
 8004186:	2b00      	cmp	r3, #0
 8004188:	d1cf      	bne.n	800412a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	9300      	str	r3, [sp, #0]
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	2200      	movs	r2, #0
 8004192:	2140      	movs	r1, #64	; 0x40
 8004194:	68f8      	ldr	r0, [r7, #12]
 8004196:	f000 fae4 	bl	8004762 <UART_WaitOnFlagUntilTimeout>
 800419a:	4603      	mov	r3, r0
 800419c:	2b00      	cmp	r3, #0
 800419e:	d001      	beq.n	80041a4 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80041a0:	2303      	movs	r3, #3
 80041a2:	e006      	b.n	80041b2 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2220      	movs	r2, #32
 80041a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80041ac:	2300      	movs	r3, #0
 80041ae:	e000      	b.n	80041b2 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80041b0:	2302      	movs	r3, #2
  }
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	3720      	adds	r7, #32
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}

080041ba <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80041ba:	b580      	push	{r7, lr}
 80041bc:	b084      	sub	sp, #16
 80041be:	af00      	add	r7, sp, #0
 80041c0:	60f8      	str	r0, [r7, #12]
 80041c2:	60b9      	str	r1, [r7, #8]
 80041c4:	4613      	mov	r3, r2
 80041c6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80041ce:	b2db      	uxtb	r3, r3
 80041d0:	2b20      	cmp	r3, #32
 80041d2:	d112      	bne.n	80041fa <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d002      	beq.n	80041e0 <HAL_UART_Receive_IT+0x26>
 80041da:	88fb      	ldrh	r3, [r7, #6]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d101      	bne.n	80041e4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80041e0:	2301      	movs	r3, #1
 80041e2:	e00b      	b.n	80041fc <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2200      	movs	r2, #0
 80041e8:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80041ea:	88fb      	ldrh	r3, [r7, #6]
 80041ec:	461a      	mov	r2, r3
 80041ee:	68b9      	ldr	r1, [r7, #8]
 80041f0:	68f8      	ldr	r0, [r7, #12]
 80041f2:	f000 fb24 	bl	800483e <UART_Start_Receive_IT>
 80041f6:	4603      	mov	r3, r0
 80041f8:	e000      	b.n	80041fc <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80041fa:	2302      	movs	r3, #2
  }
}
 80041fc:	4618      	mov	r0, r3
 80041fe:	3710      	adds	r7, #16
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}

08004204 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b0ba      	sub	sp, #232	; 0xe8
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	695b      	ldr	r3, [r3, #20]
 8004226:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800422a:	2300      	movs	r3, #0
 800422c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004230:	2300      	movs	r3, #0
 8004232:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004236:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800423a:	f003 030f 	and.w	r3, r3, #15
 800423e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004242:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004246:	2b00      	cmp	r3, #0
 8004248:	d10f      	bne.n	800426a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800424a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800424e:	f003 0320 	and.w	r3, r3, #32
 8004252:	2b00      	cmp	r3, #0
 8004254:	d009      	beq.n	800426a <HAL_UART_IRQHandler+0x66>
 8004256:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800425a:	f003 0320 	and.w	r3, r3, #32
 800425e:	2b00      	cmp	r3, #0
 8004260:	d003      	beq.n	800426a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004262:	6878      	ldr	r0, [r7, #4]
 8004264:	f000 fc01 	bl	8004a6a <UART_Receive_IT>
      return;
 8004268:	e25b      	b.n	8004722 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800426a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800426e:	2b00      	cmp	r3, #0
 8004270:	f000 80de 	beq.w	8004430 <HAL_UART_IRQHandler+0x22c>
 8004274:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004278:	f003 0301 	and.w	r3, r3, #1
 800427c:	2b00      	cmp	r3, #0
 800427e:	d106      	bne.n	800428e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004280:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004284:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004288:	2b00      	cmp	r3, #0
 800428a:	f000 80d1 	beq.w	8004430 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800428e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004292:	f003 0301 	and.w	r3, r3, #1
 8004296:	2b00      	cmp	r3, #0
 8004298:	d00b      	beq.n	80042b2 <HAL_UART_IRQHandler+0xae>
 800429a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800429e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d005      	beq.n	80042b2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042aa:	f043 0201 	orr.w	r2, r3, #1
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80042b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042b6:	f003 0304 	and.w	r3, r3, #4
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d00b      	beq.n	80042d6 <HAL_UART_IRQHandler+0xd2>
 80042be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80042c2:	f003 0301 	and.w	r3, r3, #1
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d005      	beq.n	80042d6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ce:	f043 0202 	orr.w	r2, r3, #2
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80042d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042da:	f003 0302 	and.w	r3, r3, #2
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d00b      	beq.n	80042fa <HAL_UART_IRQHandler+0xf6>
 80042e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80042e6:	f003 0301 	and.w	r3, r3, #1
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d005      	beq.n	80042fa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042f2:	f043 0204 	orr.w	r2, r3, #4
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80042fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042fe:	f003 0308 	and.w	r3, r3, #8
 8004302:	2b00      	cmp	r3, #0
 8004304:	d011      	beq.n	800432a <HAL_UART_IRQHandler+0x126>
 8004306:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800430a:	f003 0320 	and.w	r3, r3, #32
 800430e:	2b00      	cmp	r3, #0
 8004310:	d105      	bne.n	800431e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004312:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004316:	f003 0301 	and.w	r3, r3, #1
 800431a:	2b00      	cmp	r3, #0
 800431c:	d005      	beq.n	800432a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004322:	f043 0208 	orr.w	r2, r3, #8
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800432e:	2b00      	cmp	r3, #0
 8004330:	f000 81f2 	beq.w	8004718 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004334:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004338:	f003 0320 	and.w	r3, r3, #32
 800433c:	2b00      	cmp	r3, #0
 800433e:	d008      	beq.n	8004352 <HAL_UART_IRQHandler+0x14e>
 8004340:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004344:	f003 0320 	and.w	r3, r3, #32
 8004348:	2b00      	cmp	r3, #0
 800434a:	d002      	beq.n	8004352 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	f000 fb8c 	bl	8004a6a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	695b      	ldr	r3, [r3, #20]
 8004358:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800435c:	2b00      	cmp	r3, #0
 800435e:	bf14      	ite	ne
 8004360:	2301      	movne	r3, #1
 8004362:	2300      	moveq	r3, #0
 8004364:	b2db      	uxtb	r3, r3
 8004366:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800436e:	f003 0308 	and.w	r3, r3, #8
 8004372:	2b00      	cmp	r3, #0
 8004374:	d103      	bne.n	800437e <HAL_UART_IRQHandler+0x17a>
 8004376:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800437a:	2b00      	cmp	r3, #0
 800437c:	d04f      	beq.n	800441e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f000 fa96 	bl	80048b0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	695b      	ldr	r3, [r3, #20]
 800438a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800438e:	2b00      	cmp	r3, #0
 8004390:	d041      	beq.n	8004416 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	3314      	adds	r3, #20
 8004398:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800439c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80043a0:	e853 3f00 	ldrex	r3, [r3]
 80043a4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80043a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80043ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80043b0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	3314      	adds	r3, #20
 80043ba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80043be:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80043c2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043c6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80043ca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80043ce:	e841 2300 	strex	r3, r2, [r1]
 80043d2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80043d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d1d9      	bne.n	8004392 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d013      	beq.n	800440e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043ea:	4a7e      	ldr	r2, [pc, #504]	; (80045e4 <HAL_UART_IRQHandler+0x3e0>)
 80043ec:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043f2:	4618      	mov	r0, r3
 80043f4:	f7fe f878 	bl	80024e8 <HAL_DMA_Abort_IT>
 80043f8:	4603      	mov	r3, r0
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d016      	beq.n	800442c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004402:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004404:	687a      	ldr	r2, [r7, #4]
 8004406:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004408:	4610      	mov	r0, r2
 800440a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800440c:	e00e      	b.n	800442c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f000 f993 	bl	800473a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004414:	e00a      	b.n	800442c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f000 f98f 	bl	800473a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800441c:	e006      	b.n	800442c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f000 f98b 	bl	800473a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2200      	movs	r2, #0
 8004428:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800442a:	e175      	b.n	8004718 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800442c:	bf00      	nop
    return;
 800442e:	e173      	b.n	8004718 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004434:	2b01      	cmp	r3, #1
 8004436:	f040 814f 	bne.w	80046d8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800443a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800443e:	f003 0310 	and.w	r3, r3, #16
 8004442:	2b00      	cmp	r3, #0
 8004444:	f000 8148 	beq.w	80046d8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004448:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800444c:	f003 0310 	and.w	r3, r3, #16
 8004450:	2b00      	cmp	r3, #0
 8004452:	f000 8141 	beq.w	80046d8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004456:	2300      	movs	r3, #0
 8004458:	60bb      	str	r3, [r7, #8]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	60bb      	str	r3, [r7, #8]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	60bb      	str	r3, [r7, #8]
 800446a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	695b      	ldr	r3, [r3, #20]
 8004472:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004476:	2b00      	cmp	r3, #0
 8004478:	f000 80b6 	beq.w	80045e8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004488:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800448c:	2b00      	cmp	r3, #0
 800448e:	f000 8145 	beq.w	800471c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004496:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800449a:	429a      	cmp	r2, r3
 800449c:	f080 813e 	bcs.w	800471c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80044a6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044ac:	699b      	ldr	r3, [r3, #24]
 80044ae:	2b20      	cmp	r3, #32
 80044b0:	f000 8088 	beq.w	80045c4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	330c      	adds	r3, #12
 80044ba:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044be:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80044c2:	e853 3f00 	ldrex	r3, [r3]
 80044c6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80044ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80044ce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80044d2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	330c      	adds	r3, #12
 80044dc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80044e0:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80044e4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044e8:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80044ec:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80044f0:	e841 2300 	strex	r3, r2, [r1]
 80044f4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80044f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d1d9      	bne.n	80044b4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	3314      	adds	r3, #20
 8004506:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004508:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800450a:	e853 3f00 	ldrex	r3, [r3]
 800450e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004510:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004512:	f023 0301 	bic.w	r3, r3, #1
 8004516:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	3314      	adds	r3, #20
 8004520:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004524:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004528:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800452a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800452c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004530:	e841 2300 	strex	r3, r2, [r1]
 8004534:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004536:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004538:	2b00      	cmp	r3, #0
 800453a:	d1e1      	bne.n	8004500 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	3314      	adds	r3, #20
 8004542:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004544:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004546:	e853 3f00 	ldrex	r3, [r3]
 800454a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800454c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800454e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004552:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	3314      	adds	r3, #20
 800455c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004560:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004562:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004564:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004566:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004568:	e841 2300 	strex	r3, r2, [r1]
 800456c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800456e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004570:	2b00      	cmp	r3, #0
 8004572:	d1e3      	bne.n	800453c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2220      	movs	r2, #32
 8004578:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	330c      	adds	r3, #12
 8004588:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800458a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800458c:	e853 3f00 	ldrex	r3, [r3]
 8004590:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004592:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004594:	f023 0310 	bic.w	r3, r3, #16
 8004598:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	330c      	adds	r3, #12
 80045a2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80045a6:	65ba      	str	r2, [r7, #88]	; 0x58
 80045a8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045aa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80045ac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80045ae:	e841 2300 	strex	r3, r2, [r1]
 80045b2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80045b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d1e3      	bne.n	8004582 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045be:	4618      	mov	r0, r3
 80045c0:	f7fd ff57 	bl	8002472 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2202      	movs	r2, #2
 80045c8:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80045d2:	b29b      	uxth	r3, r3
 80045d4:	1ad3      	subs	r3, r2, r3
 80045d6:	b29b      	uxth	r3, r3
 80045d8:	4619      	mov	r1, r3
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f000 f8b6 	bl	800474c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80045e0:	e09c      	b.n	800471c <HAL_UART_IRQHandler+0x518>
 80045e2:	bf00      	nop
 80045e4:	08004975 	.word	0x08004975
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80045f0:	b29b      	uxth	r3, r3
 80045f2:	1ad3      	subs	r3, r2, r3
 80045f4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80045fc:	b29b      	uxth	r3, r3
 80045fe:	2b00      	cmp	r3, #0
 8004600:	f000 808e 	beq.w	8004720 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004604:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004608:	2b00      	cmp	r3, #0
 800460a:	f000 8089 	beq.w	8004720 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	330c      	adds	r3, #12
 8004614:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004616:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004618:	e853 3f00 	ldrex	r3, [r3]
 800461c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800461e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004620:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004624:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	330c      	adds	r3, #12
 800462e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004632:	647a      	str	r2, [r7, #68]	; 0x44
 8004634:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004636:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004638:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800463a:	e841 2300 	strex	r3, r2, [r1]
 800463e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004640:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004642:	2b00      	cmp	r3, #0
 8004644:	d1e3      	bne.n	800460e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	3314      	adds	r3, #20
 800464c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800464e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004650:	e853 3f00 	ldrex	r3, [r3]
 8004654:	623b      	str	r3, [r7, #32]
   return(result);
 8004656:	6a3b      	ldr	r3, [r7, #32]
 8004658:	f023 0301 	bic.w	r3, r3, #1
 800465c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	3314      	adds	r3, #20
 8004666:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800466a:	633a      	str	r2, [r7, #48]	; 0x30
 800466c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800466e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004670:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004672:	e841 2300 	strex	r3, r2, [r1]
 8004676:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004678:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800467a:	2b00      	cmp	r3, #0
 800467c:	d1e3      	bne.n	8004646 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2220      	movs	r2, #32
 8004682:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2200      	movs	r2, #0
 800468a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	330c      	adds	r3, #12
 8004692:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	e853 3f00 	ldrex	r3, [r3]
 800469a:	60fb      	str	r3, [r7, #12]
   return(result);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	f023 0310 	bic.w	r3, r3, #16
 80046a2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	330c      	adds	r3, #12
 80046ac:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80046b0:	61fa      	str	r2, [r7, #28]
 80046b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046b4:	69b9      	ldr	r1, [r7, #24]
 80046b6:	69fa      	ldr	r2, [r7, #28]
 80046b8:	e841 2300 	strex	r3, r2, [r1]
 80046bc:	617b      	str	r3, [r7, #20]
   return(result);
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d1e3      	bne.n	800468c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2202      	movs	r2, #2
 80046c8:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80046ca:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80046ce:	4619      	mov	r1, r3
 80046d0:	6878      	ldr	r0, [r7, #4]
 80046d2:	f000 f83b 	bl	800474c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80046d6:	e023      	b.n	8004720 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80046d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d009      	beq.n	80046f8 <HAL_UART_IRQHandler+0x4f4>
 80046e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d003      	beq.n	80046f8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80046f0:	6878      	ldr	r0, [r7, #4]
 80046f2:	f000 f953 	bl	800499c <UART_Transmit_IT>
    return;
 80046f6:	e014      	b.n	8004722 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80046f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004700:	2b00      	cmp	r3, #0
 8004702:	d00e      	beq.n	8004722 <HAL_UART_IRQHandler+0x51e>
 8004704:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004708:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800470c:	2b00      	cmp	r3, #0
 800470e:	d008      	beq.n	8004722 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004710:	6878      	ldr	r0, [r7, #4]
 8004712:	f000 f992 	bl	8004a3a <UART_EndTransmit_IT>
    return;
 8004716:	e004      	b.n	8004722 <HAL_UART_IRQHandler+0x51e>
    return;
 8004718:	bf00      	nop
 800471a:	e002      	b.n	8004722 <HAL_UART_IRQHandler+0x51e>
      return;
 800471c:	bf00      	nop
 800471e:	e000      	b.n	8004722 <HAL_UART_IRQHandler+0x51e>
      return;
 8004720:	bf00      	nop
  }
}
 8004722:	37e8      	adds	r7, #232	; 0xe8
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}

08004728 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004728:	b480      	push	{r7}
 800472a:	b083      	sub	sp, #12
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004730:	bf00      	nop
 8004732:	370c      	adds	r7, #12
 8004734:	46bd      	mov	sp, r7
 8004736:	bc80      	pop	{r7}
 8004738:	4770      	bx	lr

0800473a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800473a:	b480      	push	{r7}
 800473c:	b083      	sub	sp, #12
 800473e:	af00      	add	r7, sp, #0
 8004740:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004742:	bf00      	nop
 8004744:	370c      	adds	r7, #12
 8004746:	46bd      	mov	sp, r7
 8004748:	bc80      	pop	{r7}
 800474a:	4770      	bx	lr

0800474c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800474c:	b480      	push	{r7}
 800474e:	b083      	sub	sp, #12
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
 8004754:	460b      	mov	r3, r1
 8004756:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004758:	bf00      	nop
 800475a:	370c      	adds	r7, #12
 800475c:	46bd      	mov	sp, r7
 800475e:	bc80      	pop	{r7}
 8004760:	4770      	bx	lr

08004762 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004762:	b580      	push	{r7, lr}
 8004764:	b090      	sub	sp, #64	; 0x40
 8004766:	af00      	add	r7, sp, #0
 8004768:	60f8      	str	r0, [r7, #12]
 800476a:	60b9      	str	r1, [r7, #8]
 800476c:	603b      	str	r3, [r7, #0]
 800476e:	4613      	mov	r3, r2
 8004770:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004772:	e050      	b.n	8004816 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004774:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004776:	f1b3 3fff 	cmp.w	r3, #4294967295
 800477a:	d04c      	beq.n	8004816 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800477c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800477e:	2b00      	cmp	r3, #0
 8004780:	d007      	beq.n	8004792 <UART_WaitOnFlagUntilTimeout+0x30>
 8004782:	f7fd fd3b 	bl	80021fc <HAL_GetTick>
 8004786:	4602      	mov	r2, r0
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	1ad3      	subs	r3, r2, r3
 800478c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800478e:	429a      	cmp	r2, r3
 8004790:	d241      	bcs.n	8004816 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	330c      	adds	r3, #12
 8004798:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800479a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800479c:	e853 3f00 	ldrex	r3, [r3]
 80047a0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80047a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80047a8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	330c      	adds	r3, #12
 80047b0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80047b2:	637a      	str	r2, [r7, #52]	; 0x34
 80047b4:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047b6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80047b8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80047ba:	e841 2300 	strex	r3, r2, [r1]
 80047be:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80047c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d1e5      	bne.n	8004792 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	3314      	adds	r3, #20
 80047cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	e853 3f00 	ldrex	r3, [r3]
 80047d4:	613b      	str	r3, [r7, #16]
   return(result);
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	f023 0301 	bic.w	r3, r3, #1
 80047dc:	63bb      	str	r3, [r7, #56]	; 0x38
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	3314      	adds	r3, #20
 80047e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80047e6:	623a      	str	r2, [r7, #32]
 80047e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047ea:	69f9      	ldr	r1, [r7, #28]
 80047ec:	6a3a      	ldr	r2, [r7, #32]
 80047ee:	e841 2300 	strex	r3, r2, [r1]
 80047f2:	61bb      	str	r3, [r7, #24]
   return(result);
 80047f4:	69bb      	ldr	r3, [r7, #24]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d1e5      	bne.n	80047c6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2220      	movs	r2, #32
 80047fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2220      	movs	r2, #32
 8004806:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2200      	movs	r2, #0
 800480e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8004812:	2303      	movs	r3, #3
 8004814:	e00f      	b.n	8004836 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	681a      	ldr	r2, [r3, #0]
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	4013      	ands	r3, r2
 8004820:	68ba      	ldr	r2, [r7, #8]
 8004822:	429a      	cmp	r2, r3
 8004824:	bf0c      	ite	eq
 8004826:	2301      	moveq	r3, #1
 8004828:	2300      	movne	r3, #0
 800482a:	b2db      	uxtb	r3, r3
 800482c:	461a      	mov	r2, r3
 800482e:	79fb      	ldrb	r3, [r7, #7]
 8004830:	429a      	cmp	r2, r3
 8004832:	d09f      	beq.n	8004774 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004834:	2300      	movs	r3, #0
}
 8004836:	4618      	mov	r0, r3
 8004838:	3740      	adds	r7, #64	; 0x40
 800483a:	46bd      	mov	sp, r7
 800483c:	bd80      	pop	{r7, pc}

0800483e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800483e:	b480      	push	{r7}
 8004840:	b085      	sub	sp, #20
 8004842:	af00      	add	r7, sp, #0
 8004844:	60f8      	str	r0, [r7, #12]
 8004846:	60b9      	str	r1, [r7, #8]
 8004848:	4613      	mov	r3, r2
 800484a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	68ba      	ldr	r2, [r7, #8]
 8004850:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	88fa      	ldrh	r2, [r7, #6]
 8004856:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	88fa      	ldrh	r2, [r7, #6]
 800485c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2200      	movs	r2, #0
 8004862:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2222      	movs	r2, #34	; 0x22
 8004868:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	691b      	ldr	r3, [r3, #16]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d007      	beq.n	8004884 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	68da      	ldr	r2, [r3, #12]
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004882:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	695a      	ldr	r2, [r3, #20]
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f042 0201 	orr.w	r2, r2, #1
 8004892:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	68da      	ldr	r2, [r3, #12]
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f042 0220 	orr.w	r2, r2, #32
 80048a2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80048a4:	2300      	movs	r3, #0
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3714      	adds	r7, #20
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bc80      	pop	{r7}
 80048ae:	4770      	bx	lr

080048b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b095      	sub	sp, #84	; 0x54
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	330c      	adds	r3, #12
 80048be:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048c2:	e853 3f00 	ldrex	r3, [r3]
 80048c6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80048c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048ca:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80048ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	330c      	adds	r3, #12
 80048d6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80048d8:	643a      	str	r2, [r7, #64]	; 0x40
 80048da:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048dc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80048de:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80048e0:	e841 2300 	strex	r3, r2, [r1]
 80048e4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80048e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d1e5      	bne.n	80048b8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	3314      	adds	r3, #20
 80048f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048f4:	6a3b      	ldr	r3, [r7, #32]
 80048f6:	e853 3f00 	ldrex	r3, [r3]
 80048fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80048fc:	69fb      	ldr	r3, [r7, #28]
 80048fe:	f023 0301 	bic.w	r3, r3, #1
 8004902:	64bb      	str	r3, [r7, #72]	; 0x48
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	3314      	adds	r3, #20
 800490a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800490c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800490e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004910:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004912:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004914:	e841 2300 	strex	r3, r2, [r1]
 8004918:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800491a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800491c:	2b00      	cmp	r3, #0
 800491e:	d1e5      	bne.n	80048ec <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004924:	2b01      	cmp	r3, #1
 8004926:	d119      	bne.n	800495c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	330c      	adds	r3, #12
 800492e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	e853 3f00 	ldrex	r3, [r3]
 8004936:	60bb      	str	r3, [r7, #8]
   return(result);
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	f023 0310 	bic.w	r3, r3, #16
 800493e:	647b      	str	r3, [r7, #68]	; 0x44
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	330c      	adds	r3, #12
 8004946:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004948:	61ba      	str	r2, [r7, #24]
 800494a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800494c:	6979      	ldr	r1, [r7, #20]
 800494e:	69ba      	ldr	r2, [r7, #24]
 8004950:	e841 2300 	strex	r3, r2, [r1]
 8004954:	613b      	str	r3, [r7, #16]
   return(result);
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d1e5      	bne.n	8004928 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2220      	movs	r2, #32
 8004960:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2200      	movs	r2, #0
 8004968:	631a      	str	r2, [r3, #48]	; 0x30
}
 800496a:	bf00      	nop
 800496c:	3754      	adds	r7, #84	; 0x54
 800496e:	46bd      	mov	sp, r7
 8004970:	bc80      	pop	{r7}
 8004972:	4770      	bx	lr

08004974 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b084      	sub	sp, #16
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004980:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2200      	movs	r2, #0
 8004986:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2200      	movs	r2, #0
 800498c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800498e:	68f8      	ldr	r0, [r7, #12]
 8004990:	f7ff fed3 	bl	800473a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004994:	bf00      	nop
 8004996:	3710      	adds	r7, #16
 8004998:	46bd      	mov	sp, r7
 800499a:	bd80      	pop	{r7, pc}

0800499c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800499c:	b480      	push	{r7}
 800499e:	b085      	sub	sp, #20
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80049aa:	b2db      	uxtb	r3, r3
 80049ac:	2b21      	cmp	r3, #33	; 0x21
 80049ae:	d13e      	bne.n	8004a2e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	689b      	ldr	r3, [r3, #8]
 80049b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049b8:	d114      	bne.n	80049e4 <UART_Transmit_IT+0x48>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	691b      	ldr	r3, [r3, #16]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d110      	bne.n	80049e4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6a1b      	ldr	r3, [r3, #32]
 80049c6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	881b      	ldrh	r3, [r3, #0]
 80049cc:	461a      	mov	r2, r3
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80049d6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6a1b      	ldr	r3, [r3, #32]
 80049dc:	1c9a      	adds	r2, r3, #2
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	621a      	str	r2, [r3, #32]
 80049e2:	e008      	b.n	80049f6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6a1b      	ldr	r3, [r3, #32]
 80049e8:	1c59      	adds	r1, r3, #1
 80049ea:	687a      	ldr	r2, [r7, #4]
 80049ec:	6211      	str	r1, [r2, #32]
 80049ee:	781a      	ldrb	r2, [r3, #0]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80049fa:	b29b      	uxth	r3, r3
 80049fc:	3b01      	subs	r3, #1
 80049fe:	b29b      	uxth	r3, r3
 8004a00:	687a      	ldr	r2, [r7, #4]
 8004a02:	4619      	mov	r1, r3
 8004a04:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d10f      	bne.n	8004a2a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	68da      	ldr	r2, [r3, #12]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004a18:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	68da      	ldr	r2, [r3, #12]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004a28:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	e000      	b.n	8004a30 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004a2e:	2302      	movs	r3, #2
  }
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	3714      	adds	r7, #20
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bc80      	pop	{r7}
 8004a38:	4770      	bx	lr

08004a3a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004a3a:	b580      	push	{r7, lr}
 8004a3c:	b082      	sub	sp, #8
 8004a3e:	af00      	add	r7, sp, #0
 8004a40:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	68da      	ldr	r2, [r3, #12]
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a50:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2220      	movs	r2, #32
 8004a56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004a5a:	6878      	ldr	r0, [r7, #4]
 8004a5c:	f7ff fe64 	bl	8004728 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004a60:	2300      	movs	r3, #0
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3708      	adds	r7, #8
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}

08004a6a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004a6a:	b580      	push	{r7, lr}
 8004a6c:	b08c      	sub	sp, #48	; 0x30
 8004a6e:	af00      	add	r7, sp, #0
 8004a70:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004a78:	b2db      	uxtb	r3, r3
 8004a7a:	2b22      	cmp	r3, #34	; 0x22
 8004a7c:	f040 80ae 	bne.w	8004bdc <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a88:	d117      	bne.n	8004aba <UART_Receive_IT+0x50>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	691b      	ldr	r3, [r3, #16]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d113      	bne.n	8004aba <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004a92:	2300      	movs	r3, #0
 8004a94:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a9a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	b29b      	uxth	r3, r3
 8004aa4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004aa8:	b29a      	uxth	r2, r3
 8004aaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aac:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ab2:	1c9a      	adds	r2, r3, #2
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	629a      	str	r2, [r3, #40]	; 0x28
 8004ab8:	e026      	b.n	8004b08 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004abe:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004acc:	d007      	beq.n	8004ade <UART_Receive_IT+0x74>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d10a      	bne.n	8004aec <UART_Receive_IT+0x82>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	691b      	ldr	r3, [r3, #16]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d106      	bne.n	8004aec <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	b2da      	uxtb	r2, r3
 8004ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ae8:	701a      	strb	r2, [r3, #0]
 8004aea:	e008      	b.n	8004afe <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	b2db      	uxtb	r3, r3
 8004af4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004af8:	b2da      	uxtb	r2, r3
 8004afa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004afc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b02:	1c5a      	adds	r2, r3, #1
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b0c:	b29b      	uxth	r3, r3
 8004b0e:	3b01      	subs	r3, #1
 8004b10:	b29b      	uxth	r3, r3
 8004b12:	687a      	ldr	r2, [r7, #4]
 8004b14:	4619      	mov	r1, r3
 8004b16:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d15d      	bne.n	8004bd8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	68da      	ldr	r2, [r3, #12]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f022 0220 	bic.w	r2, r2, #32
 8004b2a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	68da      	ldr	r2, [r3, #12]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004b3a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	695a      	ldr	r2, [r3, #20]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f022 0201 	bic.w	r2, r2, #1
 8004b4a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2220      	movs	r2, #32
 8004b50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2200      	movs	r2, #0
 8004b58:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b5e:	2b01      	cmp	r3, #1
 8004b60:	d135      	bne.n	8004bce <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2200      	movs	r2, #0
 8004b66:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	330c      	adds	r3, #12
 8004b6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	e853 3f00 	ldrex	r3, [r3]
 8004b76:	613b      	str	r3, [r7, #16]
   return(result);
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	f023 0310 	bic.w	r3, r3, #16
 8004b7e:	627b      	str	r3, [r7, #36]	; 0x24
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	330c      	adds	r3, #12
 8004b86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b88:	623a      	str	r2, [r7, #32]
 8004b8a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b8c:	69f9      	ldr	r1, [r7, #28]
 8004b8e:	6a3a      	ldr	r2, [r7, #32]
 8004b90:	e841 2300 	strex	r3, r2, [r1]
 8004b94:	61bb      	str	r3, [r7, #24]
   return(result);
 8004b96:	69bb      	ldr	r3, [r7, #24]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d1e5      	bne.n	8004b68 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 0310 	and.w	r3, r3, #16
 8004ba6:	2b10      	cmp	r3, #16
 8004ba8:	d10a      	bne.n	8004bc0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004baa:	2300      	movs	r3, #0
 8004bac:	60fb      	str	r3, [r7, #12]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	60fb      	str	r3, [r7, #12]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	60fb      	str	r3, [r7, #12]
 8004bbe:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004bc4:	4619      	mov	r1, r3
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	f7ff fdc0 	bl	800474c <HAL_UARTEx_RxEventCallback>
 8004bcc:	e002      	b.n	8004bd4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	f7fc fe8c 	bl	80018ec <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	e002      	b.n	8004bde <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	e000      	b.n	8004bde <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004bdc:	2302      	movs	r3, #2
  }
}
 8004bde:	4618      	mov	r0, r3
 8004be0:	3730      	adds	r7, #48	; 0x30
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}
	...

08004be8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b084      	sub	sp, #16
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	691b      	ldr	r3, [r3, #16]
 8004bf6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	68da      	ldr	r2, [r3, #12]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	430a      	orrs	r2, r1
 8004c04:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	689a      	ldr	r2, [r3, #8]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	691b      	ldr	r3, [r3, #16]
 8004c0e:	431a      	orrs	r2, r3
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	695b      	ldr	r3, [r3, #20]
 8004c14:	4313      	orrs	r3, r2
 8004c16:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004c22:	f023 030c 	bic.w	r3, r3, #12
 8004c26:	687a      	ldr	r2, [r7, #4]
 8004c28:	6812      	ldr	r2, [r2, #0]
 8004c2a:	68b9      	ldr	r1, [r7, #8]
 8004c2c:	430b      	orrs	r3, r1
 8004c2e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	695b      	ldr	r3, [r3, #20]
 8004c36:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	699a      	ldr	r2, [r3, #24]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	430a      	orrs	r2, r1
 8004c44:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a2c      	ldr	r2, [pc, #176]	; (8004cfc <UART_SetConfig+0x114>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d103      	bne.n	8004c58 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004c50:	f7fe fa64 	bl	800311c <HAL_RCC_GetPCLK2Freq>
 8004c54:	60f8      	str	r0, [r7, #12]
 8004c56:	e002      	b.n	8004c5e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004c58:	f7fe fa4c 	bl	80030f4 <HAL_RCC_GetPCLK1Freq>
 8004c5c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004c5e:	68fa      	ldr	r2, [r7, #12]
 8004c60:	4613      	mov	r3, r2
 8004c62:	009b      	lsls	r3, r3, #2
 8004c64:	4413      	add	r3, r2
 8004c66:	009a      	lsls	r2, r3, #2
 8004c68:	441a      	add	r2, r3
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	009b      	lsls	r3, r3, #2
 8004c70:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c74:	4a22      	ldr	r2, [pc, #136]	; (8004d00 <UART_SetConfig+0x118>)
 8004c76:	fba2 2303 	umull	r2, r3, r2, r3
 8004c7a:	095b      	lsrs	r3, r3, #5
 8004c7c:	0119      	lsls	r1, r3, #4
 8004c7e:	68fa      	ldr	r2, [r7, #12]
 8004c80:	4613      	mov	r3, r2
 8004c82:	009b      	lsls	r3, r3, #2
 8004c84:	4413      	add	r3, r2
 8004c86:	009a      	lsls	r2, r3, #2
 8004c88:	441a      	add	r2, r3
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	009b      	lsls	r3, r3, #2
 8004c90:	fbb2 f2f3 	udiv	r2, r2, r3
 8004c94:	4b1a      	ldr	r3, [pc, #104]	; (8004d00 <UART_SetConfig+0x118>)
 8004c96:	fba3 0302 	umull	r0, r3, r3, r2
 8004c9a:	095b      	lsrs	r3, r3, #5
 8004c9c:	2064      	movs	r0, #100	; 0x64
 8004c9e:	fb00 f303 	mul.w	r3, r0, r3
 8004ca2:	1ad3      	subs	r3, r2, r3
 8004ca4:	011b      	lsls	r3, r3, #4
 8004ca6:	3332      	adds	r3, #50	; 0x32
 8004ca8:	4a15      	ldr	r2, [pc, #84]	; (8004d00 <UART_SetConfig+0x118>)
 8004caa:	fba2 2303 	umull	r2, r3, r2, r3
 8004cae:	095b      	lsrs	r3, r3, #5
 8004cb0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004cb4:	4419      	add	r1, r3
 8004cb6:	68fa      	ldr	r2, [r7, #12]
 8004cb8:	4613      	mov	r3, r2
 8004cba:	009b      	lsls	r3, r3, #2
 8004cbc:	4413      	add	r3, r2
 8004cbe:	009a      	lsls	r2, r3, #2
 8004cc0:	441a      	add	r2, r3
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	009b      	lsls	r3, r3, #2
 8004cc8:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ccc:	4b0c      	ldr	r3, [pc, #48]	; (8004d00 <UART_SetConfig+0x118>)
 8004cce:	fba3 0302 	umull	r0, r3, r3, r2
 8004cd2:	095b      	lsrs	r3, r3, #5
 8004cd4:	2064      	movs	r0, #100	; 0x64
 8004cd6:	fb00 f303 	mul.w	r3, r0, r3
 8004cda:	1ad3      	subs	r3, r2, r3
 8004cdc:	011b      	lsls	r3, r3, #4
 8004cde:	3332      	adds	r3, #50	; 0x32
 8004ce0:	4a07      	ldr	r2, [pc, #28]	; (8004d00 <UART_SetConfig+0x118>)
 8004ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ce6:	095b      	lsrs	r3, r3, #5
 8004ce8:	f003 020f 	and.w	r2, r3, #15
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	440a      	add	r2, r1
 8004cf2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004cf4:	bf00      	nop
 8004cf6:	3710      	adds	r7, #16
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bd80      	pop	{r7, pc}
 8004cfc:	40013800 	.word	0x40013800
 8004d00:	51eb851f 	.word	0x51eb851f

08004d04 <siprintf>:
 8004d04:	b40e      	push	{r1, r2, r3}
 8004d06:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004d0a:	b500      	push	{lr}
 8004d0c:	b09c      	sub	sp, #112	; 0x70
 8004d0e:	ab1d      	add	r3, sp, #116	; 0x74
 8004d10:	9002      	str	r0, [sp, #8]
 8004d12:	9006      	str	r0, [sp, #24]
 8004d14:	9107      	str	r1, [sp, #28]
 8004d16:	9104      	str	r1, [sp, #16]
 8004d18:	4808      	ldr	r0, [pc, #32]	; (8004d3c <siprintf+0x38>)
 8004d1a:	4909      	ldr	r1, [pc, #36]	; (8004d40 <siprintf+0x3c>)
 8004d1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004d20:	9105      	str	r1, [sp, #20]
 8004d22:	6800      	ldr	r0, [r0, #0]
 8004d24:	a902      	add	r1, sp, #8
 8004d26:	9301      	str	r3, [sp, #4]
 8004d28:	f000 f98e 	bl	8005048 <_svfiprintf_r>
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	9b02      	ldr	r3, [sp, #8]
 8004d30:	701a      	strb	r2, [r3, #0]
 8004d32:	b01c      	add	sp, #112	; 0x70
 8004d34:	f85d eb04 	ldr.w	lr, [sp], #4
 8004d38:	b003      	add	sp, #12
 8004d3a:	4770      	bx	lr
 8004d3c:	20000060 	.word	0x20000060
 8004d40:	ffff0208 	.word	0xffff0208

08004d44 <memset>:
 8004d44:	4603      	mov	r3, r0
 8004d46:	4402      	add	r2, r0
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d100      	bne.n	8004d4e <memset+0xa>
 8004d4c:	4770      	bx	lr
 8004d4e:	f803 1b01 	strb.w	r1, [r3], #1
 8004d52:	e7f9      	b.n	8004d48 <memset+0x4>

08004d54 <__errno>:
 8004d54:	4b01      	ldr	r3, [pc, #4]	; (8004d5c <__errno+0x8>)
 8004d56:	6818      	ldr	r0, [r3, #0]
 8004d58:	4770      	bx	lr
 8004d5a:	bf00      	nop
 8004d5c:	20000060 	.word	0x20000060

08004d60 <__libc_init_array>:
 8004d60:	b570      	push	{r4, r5, r6, lr}
 8004d62:	2600      	movs	r6, #0
 8004d64:	4d0c      	ldr	r5, [pc, #48]	; (8004d98 <__libc_init_array+0x38>)
 8004d66:	4c0d      	ldr	r4, [pc, #52]	; (8004d9c <__libc_init_array+0x3c>)
 8004d68:	1b64      	subs	r4, r4, r5
 8004d6a:	10a4      	asrs	r4, r4, #2
 8004d6c:	42a6      	cmp	r6, r4
 8004d6e:	d109      	bne.n	8004d84 <__libc_init_array+0x24>
 8004d70:	f001 fb84 	bl	800647c <_init>
 8004d74:	2600      	movs	r6, #0
 8004d76:	4d0a      	ldr	r5, [pc, #40]	; (8004da0 <__libc_init_array+0x40>)
 8004d78:	4c0a      	ldr	r4, [pc, #40]	; (8004da4 <__libc_init_array+0x44>)
 8004d7a:	1b64      	subs	r4, r4, r5
 8004d7c:	10a4      	asrs	r4, r4, #2
 8004d7e:	42a6      	cmp	r6, r4
 8004d80:	d105      	bne.n	8004d8e <__libc_init_array+0x2e>
 8004d82:	bd70      	pop	{r4, r5, r6, pc}
 8004d84:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d88:	4798      	blx	r3
 8004d8a:	3601      	adds	r6, #1
 8004d8c:	e7ee      	b.n	8004d6c <__libc_init_array+0xc>
 8004d8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d92:	4798      	blx	r3
 8004d94:	3601      	adds	r6, #1
 8004d96:	e7f2      	b.n	8004d7e <__libc_init_array+0x1e>
 8004d98:	08006540 	.word	0x08006540
 8004d9c:	08006540 	.word	0x08006540
 8004da0:	08006540 	.word	0x08006540
 8004da4:	08006544 	.word	0x08006544

08004da8 <__retarget_lock_acquire_recursive>:
 8004da8:	4770      	bx	lr

08004daa <__retarget_lock_release_recursive>:
 8004daa:	4770      	bx	lr

08004dac <_free_r>:
 8004dac:	b538      	push	{r3, r4, r5, lr}
 8004dae:	4605      	mov	r5, r0
 8004db0:	2900      	cmp	r1, #0
 8004db2:	d040      	beq.n	8004e36 <_free_r+0x8a>
 8004db4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004db8:	1f0c      	subs	r4, r1, #4
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	bfb8      	it	lt
 8004dbe:	18e4      	addlt	r4, r4, r3
 8004dc0:	f000 f8dc 	bl	8004f7c <__malloc_lock>
 8004dc4:	4a1c      	ldr	r2, [pc, #112]	; (8004e38 <_free_r+0x8c>)
 8004dc6:	6813      	ldr	r3, [r2, #0]
 8004dc8:	b933      	cbnz	r3, 8004dd8 <_free_r+0x2c>
 8004dca:	6063      	str	r3, [r4, #4]
 8004dcc:	6014      	str	r4, [r2, #0]
 8004dce:	4628      	mov	r0, r5
 8004dd0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004dd4:	f000 b8d8 	b.w	8004f88 <__malloc_unlock>
 8004dd8:	42a3      	cmp	r3, r4
 8004dda:	d908      	bls.n	8004dee <_free_r+0x42>
 8004ddc:	6820      	ldr	r0, [r4, #0]
 8004dde:	1821      	adds	r1, r4, r0
 8004de0:	428b      	cmp	r3, r1
 8004de2:	bf01      	itttt	eq
 8004de4:	6819      	ldreq	r1, [r3, #0]
 8004de6:	685b      	ldreq	r3, [r3, #4]
 8004de8:	1809      	addeq	r1, r1, r0
 8004dea:	6021      	streq	r1, [r4, #0]
 8004dec:	e7ed      	b.n	8004dca <_free_r+0x1e>
 8004dee:	461a      	mov	r2, r3
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	b10b      	cbz	r3, 8004df8 <_free_r+0x4c>
 8004df4:	42a3      	cmp	r3, r4
 8004df6:	d9fa      	bls.n	8004dee <_free_r+0x42>
 8004df8:	6811      	ldr	r1, [r2, #0]
 8004dfa:	1850      	adds	r0, r2, r1
 8004dfc:	42a0      	cmp	r0, r4
 8004dfe:	d10b      	bne.n	8004e18 <_free_r+0x6c>
 8004e00:	6820      	ldr	r0, [r4, #0]
 8004e02:	4401      	add	r1, r0
 8004e04:	1850      	adds	r0, r2, r1
 8004e06:	4283      	cmp	r3, r0
 8004e08:	6011      	str	r1, [r2, #0]
 8004e0a:	d1e0      	bne.n	8004dce <_free_r+0x22>
 8004e0c:	6818      	ldr	r0, [r3, #0]
 8004e0e:	685b      	ldr	r3, [r3, #4]
 8004e10:	4408      	add	r0, r1
 8004e12:	6010      	str	r0, [r2, #0]
 8004e14:	6053      	str	r3, [r2, #4]
 8004e16:	e7da      	b.n	8004dce <_free_r+0x22>
 8004e18:	d902      	bls.n	8004e20 <_free_r+0x74>
 8004e1a:	230c      	movs	r3, #12
 8004e1c:	602b      	str	r3, [r5, #0]
 8004e1e:	e7d6      	b.n	8004dce <_free_r+0x22>
 8004e20:	6820      	ldr	r0, [r4, #0]
 8004e22:	1821      	adds	r1, r4, r0
 8004e24:	428b      	cmp	r3, r1
 8004e26:	bf01      	itttt	eq
 8004e28:	6819      	ldreq	r1, [r3, #0]
 8004e2a:	685b      	ldreq	r3, [r3, #4]
 8004e2c:	1809      	addeq	r1, r1, r0
 8004e2e:	6021      	streq	r1, [r4, #0]
 8004e30:	6063      	str	r3, [r4, #4]
 8004e32:	6054      	str	r4, [r2, #4]
 8004e34:	e7cb      	b.n	8004dce <_free_r+0x22>
 8004e36:	bd38      	pop	{r3, r4, r5, pc}
 8004e38:	20000388 	.word	0x20000388

08004e3c <sbrk_aligned>:
 8004e3c:	b570      	push	{r4, r5, r6, lr}
 8004e3e:	4e0e      	ldr	r6, [pc, #56]	; (8004e78 <sbrk_aligned+0x3c>)
 8004e40:	460c      	mov	r4, r1
 8004e42:	6831      	ldr	r1, [r6, #0]
 8004e44:	4605      	mov	r5, r0
 8004e46:	b911      	cbnz	r1, 8004e4e <sbrk_aligned+0x12>
 8004e48:	f000 fbaa 	bl	80055a0 <_sbrk_r>
 8004e4c:	6030      	str	r0, [r6, #0]
 8004e4e:	4621      	mov	r1, r4
 8004e50:	4628      	mov	r0, r5
 8004e52:	f000 fba5 	bl	80055a0 <_sbrk_r>
 8004e56:	1c43      	adds	r3, r0, #1
 8004e58:	d00a      	beq.n	8004e70 <sbrk_aligned+0x34>
 8004e5a:	1cc4      	adds	r4, r0, #3
 8004e5c:	f024 0403 	bic.w	r4, r4, #3
 8004e60:	42a0      	cmp	r0, r4
 8004e62:	d007      	beq.n	8004e74 <sbrk_aligned+0x38>
 8004e64:	1a21      	subs	r1, r4, r0
 8004e66:	4628      	mov	r0, r5
 8004e68:	f000 fb9a 	bl	80055a0 <_sbrk_r>
 8004e6c:	3001      	adds	r0, #1
 8004e6e:	d101      	bne.n	8004e74 <sbrk_aligned+0x38>
 8004e70:	f04f 34ff 	mov.w	r4, #4294967295
 8004e74:	4620      	mov	r0, r4
 8004e76:	bd70      	pop	{r4, r5, r6, pc}
 8004e78:	2000038c 	.word	0x2000038c

08004e7c <_malloc_r>:
 8004e7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e80:	1ccd      	adds	r5, r1, #3
 8004e82:	f025 0503 	bic.w	r5, r5, #3
 8004e86:	3508      	adds	r5, #8
 8004e88:	2d0c      	cmp	r5, #12
 8004e8a:	bf38      	it	cc
 8004e8c:	250c      	movcc	r5, #12
 8004e8e:	2d00      	cmp	r5, #0
 8004e90:	4607      	mov	r7, r0
 8004e92:	db01      	blt.n	8004e98 <_malloc_r+0x1c>
 8004e94:	42a9      	cmp	r1, r5
 8004e96:	d905      	bls.n	8004ea4 <_malloc_r+0x28>
 8004e98:	230c      	movs	r3, #12
 8004e9a:	2600      	movs	r6, #0
 8004e9c:	603b      	str	r3, [r7, #0]
 8004e9e:	4630      	mov	r0, r6
 8004ea0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ea4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004f78 <_malloc_r+0xfc>
 8004ea8:	f000 f868 	bl	8004f7c <__malloc_lock>
 8004eac:	f8d8 3000 	ldr.w	r3, [r8]
 8004eb0:	461c      	mov	r4, r3
 8004eb2:	bb5c      	cbnz	r4, 8004f0c <_malloc_r+0x90>
 8004eb4:	4629      	mov	r1, r5
 8004eb6:	4638      	mov	r0, r7
 8004eb8:	f7ff ffc0 	bl	8004e3c <sbrk_aligned>
 8004ebc:	1c43      	adds	r3, r0, #1
 8004ebe:	4604      	mov	r4, r0
 8004ec0:	d155      	bne.n	8004f6e <_malloc_r+0xf2>
 8004ec2:	f8d8 4000 	ldr.w	r4, [r8]
 8004ec6:	4626      	mov	r6, r4
 8004ec8:	2e00      	cmp	r6, #0
 8004eca:	d145      	bne.n	8004f58 <_malloc_r+0xdc>
 8004ecc:	2c00      	cmp	r4, #0
 8004ece:	d048      	beq.n	8004f62 <_malloc_r+0xe6>
 8004ed0:	6823      	ldr	r3, [r4, #0]
 8004ed2:	4631      	mov	r1, r6
 8004ed4:	4638      	mov	r0, r7
 8004ed6:	eb04 0903 	add.w	r9, r4, r3
 8004eda:	f000 fb61 	bl	80055a0 <_sbrk_r>
 8004ede:	4581      	cmp	r9, r0
 8004ee0:	d13f      	bne.n	8004f62 <_malloc_r+0xe6>
 8004ee2:	6821      	ldr	r1, [r4, #0]
 8004ee4:	4638      	mov	r0, r7
 8004ee6:	1a6d      	subs	r5, r5, r1
 8004ee8:	4629      	mov	r1, r5
 8004eea:	f7ff ffa7 	bl	8004e3c <sbrk_aligned>
 8004eee:	3001      	adds	r0, #1
 8004ef0:	d037      	beq.n	8004f62 <_malloc_r+0xe6>
 8004ef2:	6823      	ldr	r3, [r4, #0]
 8004ef4:	442b      	add	r3, r5
 8004ef6:	6023      	str	r3, [r4, #0]
 8004ef8:	f8d8 3000 	ldr.w	r3, [r8]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d038      	beq.n	8004f72 <_malloc_r+0xf6>
 8004f00:	685a      	ldr	r2, [r3, #4]
 8004f02:	42a2      	cmp	r2, r4
 8004f04:	d12b      	bne.n	8004f5e <_malloc_r+0xe2>
 8004f06:	2200      	movs	r2, #0
 8004f08:	605a      	str	r2, [r3, #4]
 8004f0a:	e00f      	b.n	8004f2c <_malloc_r+0xb0>
 8004f0c:	6822      	ldr	r2, [r4, #0]
 8004f0e:	1b52      	subs	r2, r2, r5
 8004f10:	d41f      	bmi.n	8004f52 <_malloc_r+0xd6>
 8004f12:	2a0b      	cmp	r2, #11
 8004f14:	d917      	bls.n	8004f46 <_malloc_r+0xca>
 8004f16:	1961      	adds	r1, r4, r5
 8004f18:	42a3      	cmp	r3, r4
 8004f1a:	6025      	str	r5, [r4, #0]
 8004f1c:	bf18      	it	ne
 8004f1e:	6059      	strne	r1, [r3, #4]
 8004f20:	6863      	ldr	r3, [r4, #4]
 8004f22:	bf08      	it	eq
 8004f24:	f8c8 1000 	streq.w	r1, [r8]
 8004f28:	5162      	str	r2, [r4, r5]
 8004f2a:	604b      	str	r3, [r1, #4]
 8004f2c:	4638      	mov	r0, r7
 8004f2e:	f104 060b 	add.w	r6, r4, #11
 8004f32:	f000 f829 	bl	8004f88 <__malloc_unlock>
 8004f36:	f026 0607 	bic.w	r6, r6, #7
 8004f3a:	1d23      	adds	r3, r4, #4
 8004f3c:	1af2      	subs	r2, r6, r3
 8004f3e:	d0ae      	beq.n	8004e9e <_malloc_r+0x22>
 8004f40:	1b9b      	subs	r3, r3, r6
 8004f42:	50a3      	str	r3, [r4, r2]
 8004f44:	e7ab      	b.n	8004e9e <_malloc_r+0x22>
 8004f46:	42a3      	cmp	r3, r4
 8004f48:	6862      	ldr	r2, [r4, #4]
 8004f4a:	d1dd      	bne.n	8004f08 <_malloc_r+0x8c>
 8004f4c:	f8c8 2000 	str.w	r2, [r8]
 8004f50:	e7ec      	b.n	8004f2c <_malloc_r+0xb0>
 8004f52:	4623      	mov	r3, r4
 8004f54:	6864      	ldr	r4, [r4, #4]
 8004f56:	e7ac      	b.n	8004eb2 <_malloc_r+0x36>
 8004f58:	4634      	mov	r4, r6
 8004f5a:	6876      	ldr	r6, [r6, #4]
 8004f5c:	e7b4      	b.n	8004ec8 <_malloc_r+0x4c>
 8004f5e:	4613      	mov	r3, r2
 8004f60:	e7cc      	b.n	8004efc <_malloc_r+0x80>
 8004f62:	230c      	movs	r3, #12
 8004f64:	4638      	mov	r0, r7
 8004f66:	603b      	str	r3, [r7, #0]
 8004f68:	f000 f80e 	bl	8004f88 <__malloc_unlock>
 8004f6c:	e797      	b.n	8004e9e <_malloc_r+0x22>
 8004f6e:	6025      	str	r5, [r4, #0]
 8004f70:	e7dc      	b.n	8004f2c <_malloc_r+0xb0>
 8004f72:	605b      	str	r3, [r3, #4]
 8004f74:	deff      	udf	#255	; 0xff
 8004f76:	bf00      	nop
 8004f78:	20000388 	.word	0x20000388

08004f7c <__malloc_lock>:
 8004f7c:	4801      	ldr	r0, [pc, #4]	; (8004f84 <__malloc_lock+0x8>)
 8004f7e:	f7ff bf13 	b.w	8004da8 <__retarget_lock_acquire_recursive>
 8004f82:	bf00      	nop
 8004f84:	20000384 	.word	0x20000384

08004f88 <__malloc_unlock>:
 8004f88:	4801      	ldr	r0, [pc, #4]	; (8004f90 <__malloc_unlock+0x8>)
 8004f8a:	f7ff bf0e 	b.w	8004daa <__retarget_lock_release_recursive>
 8004f8e:	bf00      	nop
 8004f90:	20000384 	.word	0x20000384

08004f94 <__ssputs_r>:
 8004f94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f98:	461f      	mov	r7, r3
 8004f9a:	688e      	ldr	r6, [r1, #8]
 8004f9c:	4682      	mov	sl, r0
 8004f9e:	42be      	cmp	r6, r7
 8004fa0:	460c      	mov	r4, r1
 8004fa2:	4690      	mov	r8, r2
 8004fa4:	680b      	ldr	r3, [r1, #0]
 8004fa6:	d82c      	bhi.n	8005002 <__ssputs_r+0x6e>
 8004fa8:	898a      	ldrh	r2, [r1, #12]
 8004faa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004fae:	d026      	beq.n	8004ffe <__ssputs_r+0x6a>
 8004fb0:	6965      	ldr	r5, [r4, #20]
 8004fb2:	6909      	ldr	r1, [r1, #16]
 8004fb4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004fb8:	eba3 0901 	sub.w	r9, r3, r1
 8004fbc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004fc0:	1c7b      	adds	r3, r7, #1
 8004fc2:	444b      	add	r3, r9
 8004fc4:	106d      	asrs	r5, r5, #1
 8004fc6:	429d      	cmp	r5, r3
 8004fc8:	bf38      	it	cc
 8004fca:	461d      	movcc	r5, r3
 8004fcc:	0553      	lsls	r3, r2, #21
 8004fce:	d527      	bpl.n	8005020 <__ssputs_r+0x8c>
 8004fd0:	4629      	mov	r1, r5
 8004fd2:	f7ff ff53 	bl	8004e7c <_malloc_r>
 8004fd6:	4606      	mov	r6, r0
 8004fd8:	b360      	cbz	r0, 8005034 <__ssputs_r+0xa0>
 8004fda:	464a      	mov	r2, r9
 8004fdc:	6921      	ldr	r1, [r4, #16]
 8004fde:	f000 fafd 	bl	80055dc <memcpy>
 8004fe2:	89a3      	ldrh	r3, [r4, #12]
 8004fe4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004fe8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004fec:	81a3      	strh	r3, [r4, #12]
 8004fee:	6126      	str	r6, [r4, #16]
 8004ff0:	444e      	add	r6, r9
 8004ff2:	6026      	str	r6, [r4, #0]
 8004ff4:	463e      	mov	r6, r7
 8004ff6:	6165      	str	r5, [r4, #20]
 8004ff8:	eba5 0509 	sub.w	r5, r5, r9
 8004ffc:	60a5      	str	r5, [r4, #8]
 8004ffe:	42be      	cmp	r6, r7
 8005000:	d900      	bls.n	8005004 <__ssputs_r+0x70>
 8005002:	463e      	mov	r6, r7
 8005004:	4632      	mov	r2, r6
 8005006:	4641      	mov	r1, r8
 8005008:	6820      	ldr	r0, [r4, #0]
 800500a:	f000 faaf 	bl	800556c <memmove>
 800500e:	2000      	movs	r0, #0
 8005010:	68a3      	ldr	r3, [r4, #8]
 8005012:	1b9b      	subs	r3, r3, r6
 8005014:	60a3      	str	r3, [r4, #8]
 8005016:	6823      	ldr	r3, [r4, #0]
 8005018:	4433      	add	r3, r6
 800501a:	6023      	str	r3, [r4, #0]
 800501c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005020:	462a      	mov	r2, r5
 8005022:	f000 fae9 	bl	80055f8 <_realloc_r>
 8005026:	4606      	mov	r6, r0
 8005028:	2800      	cmp	r0, #0
 800502a:	d1e0      	bne.n	8004fee <__ssputs_r+0x5a>
 800502c:	4650      	mov	r0, sl
 800502e:	6921      	ldr	r1, [r4, #16]
 8005030:	f7ff febc 	bl	8004dac <_free_r>
 8005034:	230c      	movs	r3, #12
 8005036:	f8ca 3000 	str.w	r3, [sl]
 800503a:	89a3      	ldrh	r3, [r4, #12]
 800503c:	f04f 30ff 	mov.w	r0, #4294967295
 8005040:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005044:	81a3      	strh	r3, [r4, #12]
 8005046:	e7e9      	b.n	800501c <__ssputs_r+0x88>

08005048 <_svfiprintf_r>:
 8005048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800504c:	4698      	mov	r8, r3
 800504e:	898b      	ldrh	r3, [r1, #12]
 8005050:	4607      	mov	r7, r0
 8005052:	061b      	lsls	r3, r3, #24
 8005054:	460d      	mov	r5, r1
 8005056:	4614      	mov	r4, r2
 8005058:	b09d      	sub	sp, #116	; 0x74
 800505a:	d50e      	bpl.n	800507a <_svfiprintf_r+0x32>
 800505c:	690b      	ldr	r3, [r1, #16]
 800505e:	b963      	cbnz	r3, 800507a <_svfiprintf_r+0x32>
 8005060:	2140      	movs	r1, #64	; 0x40
 8005062:	f7ff ff0b 	bl	8004e7c <_malloc_r>
 8005066:	6028      	str	r0, [r5, #0]
 8005068:	6128      	str	r0, [r5, #16]
 800506a:	b920      	cbnz	r0, 8005076 <_svfiprintf_r+0x2e>
 800506c:	230c      	movs	r3, #12
 800506e:	603b      	str	r3, [r7, #0]
 8005070:	f04f 30ff 	mov.w	r0, #4294967295
 8005074:	e0d0      	b.n	8005218 <_svfiprintf_r+0x1d0>
 8005076:	2340      	movs	r3, #64	; 0x40
 8005078:	616b      	str	r3, [r5, #20]
 800507a:	2300      	movs	r3, #0
 800507c:	9309      	str	r3, [sp, #36]	; 0x24
 800507e:	2320      	movs	r3, #32
 8005080:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005084:	2330      	movs	r3, #48	; 0x30
 8005086:	f04f 0901 	mov.w	r9, #1
 800508a:	f8cd 800c 	str.w	r8, [sp, #12]
 800508e:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8005230 <_svfiprintf_r+0x1e8>
 8005092:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005096:	4623      	mov	r3, r4
 8005098:	469a      	mov	sl, r3
 800509a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800509e:	b10a      	cbz	r2, 80050a4 <_svfiprintf_r+0x5c>
 80050a0:	2a25      	cmp	r2, #37	; 0x25
 80050a2:	d1f9      	bne.n	8005098 <_svfiprintf_r+0x50>
 80050a4:	ebba 0b04 	subs.w	fp, sl, r4
 80050a8:	d00b      	beq.n	80050c2 <_svfiprintf_r+0x7a>
 80050aa:	465b      	mov	r3, fp
 80050ac:	4622      	mov	r2, r4
 80050ae:	4629      	mov	r1, r5
 80050b0:	4638      	mov	r0, r7
 80050b2:	f7ff ff6f 	bl	8004f94 <__ssputs_r>
 80050b6:	3001      	adds	r0, #1
 80050b8:	f000 80a9 	beq.w	800520e <_svfiprintf_r+0x1c6>
 80050bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80050be:	445a      	add	r2, fp
 80050c0:	9209      	str	r2, [sp, #36]	; 0x24
 80050c2:	f89a 3000 	ldrb.w	r3, [sl]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	f000 80a1 	beq.w	800520e <_svfiprintf_r+0x1c6>
 80050cc:	2300      	movs	r3, #0
 80050ce:	f04f 32ff 	mov.w	r2, #4294967295
 80050d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80050d6:	f10a 0a01 	add.w	sl, sl, #1
 80050da:	9304      	str	r3, [sp, #16]
 80050dc:	9307      	str	r3, [sp, #28]
 80050de:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80050e2:	931a      	str	r3, [sp, #104]	; 0x68
 80050e4:	4654      	mov	r4, sl
 80050e6:	2205      	movs	r2, #5
 80050e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050ec:	4850      	ldr	r0, [pc, #320]	; (8005230 <_svfiprintf_r+0x1e8>)
 80050ee:	f000 fa67 	bl	80055c0 <memchr>
 80050f2:	9a04      	ldr	r2, [sp, #16]
 80050f4:	b9d8      	cbnz	r0, 800512e <_svfiprintf_r+0xe6>
 80050f6:	06d0      	lsls	r0, r2, #27
 80050f8:	bf44      	itt	mi
 80050fa:	2320      	movmi	r3, #32
 80050fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005100:	0711      	lsls	r1, r2, #28
 8005102:	bf44      	itt	mi
 8005104:	232b      	movmi	r3, #43	; 0x2b
 8005106:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800510a:	f89a 3000 	ldrb.w	r3, [sl]
 800510e:	2b2a      	cmp	r3, #42	; 0x2a
 8005110:	d015      	beq.n	800513e <_svfiprintf_r+0xf6>
 8005112:	4654      	mov	r4, sl
 8005114:	2000      	movs	r0, #0
 8005116:	f04f 0c0a 	mov.w	ip, #10
 800511a:	9a07      	ldr	r2, [sp, #28]
 800511c:	4621      	mov	r1, r4
 800511e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005122:	3b30      	subs	r3, #48	; 0x30
 8005124:	2b09      	cmp	r3, #9
 8005126:	d94d      	bls.n	80051c4 <_svfiprintf_r+0x17c>
 8005128:	b1b0      	cbz	r0, 8005158 <_svfiprintf_r+0x110>
 800512a:	9207      	str	r2, [sp, #28]
 800512c:	e014      	b.n	8005158 <_svfiprintf_r+0x110>
 800512e:	eba0 0308 	sub.w	r3, r0, r8
 8005132:	fa09 f303 	lsl.w	r3, r9, r3
 8005136:	4313      	orrs	r3, r2
 8005138:	46a2      	mov	sl, r4
 800513a:	9304      	str	r3, [sp, #16]
 800513c:	e7d2      	b.n	80050e4 <_svfiprintf_r+0x9c>
 800513e:	9b03      	ldr	r3, [sp, #12]
 8005140:	1d19      	adds	r1, r3, #4
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	9103      	str	r1, [sp, #12]
 8005146:	2b00      	cmp	r3, #0
 8005148:	bfbb      	ittet	lt
 800514a:	425b      	neglt	r3, r3
 800514c:	f042 0202 	orrlt.w	r2, r2, #2
 8005150:	9307      	strge	r3, [sp, #28]
 8005152:	9307      	strlt	r3, [sp, #28]
 8005154:	bfb8      	it	lt
 8005156:	9204      	strlt	r2, [sp, #16]
 8005158:	7823      	ldrb	r3, [r4, #0]
 800515a:	2b2e      	cmp	r3, #46	; 0x2e
 800515c:	d10c      	bne.n	8005178 <_svfiprintf_r+0x130>
 800515e:	7863      	ldrb	r3, [r4, #1]
 8005160:	2b2a      	cmp	r3, #42	; 0x2a
 8005162:	d134      	bne.n	80051ce <_svfiprintf_r+0x186>
 8005164:	9b03      	ldr	r3, [sp, #12]
 8005166:	3402      	adds	r4, #2
 8005168:	1d1a      	adds	r2, r3, #4
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	9203      	str	r2, [sp, #12]
 800516e:	2b00      	cmp	r3, #0
 8005170:	bfb8      	it	lt
 8005172:	f04f 33ff 	movlt.w	r3, #4294967295
 8005176:	9305      	str	r3, [sp, #20]
 8005178:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8005234 <_svfiprintf_r+0x1ec>
 800517c:	2203      	movs	r2, #3
 800517e:	4650      	mov	r0, sl
 8005180:	7821      	ldrb	r1, [r4, #0]
 8005182:	f000 fa1d 	bl	80055c0 <memchr>
 8005186:	b138      	cbz	r0, 8005198 <_svfiprintf_r+0x150>
 8005188:	2240      	movs	r2, #64	; 0x40
 800518a:	9b04      	ldr	r3, [sp, #16]
 800518c:	eba0 000a 	sub.w	r0, r0, sl
 8005190:	4082      	lsls	r2, r0
 8005192:	4313      	orrs	r3, r2
 8005194:	3401      	adds	r4, #1
 8005196:	9304      	str	r3, [sp, #16]
 8005198:	f814 1b01 	ldrb.w	r1, [r4], #1
 800519c:	2206      	movs	r2, #6
 800519e:	4826      	ldr	r0, [pc, #152]	; (8005238 <_svfiprintf_r+0x1f0>)
 80051a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80051a4:	f000 fa0c 	bl	80055c0 <memchr>
 80051a8:	2800      	cmp	r0, #0
 80051aa:	d038      	beq.n	800521e <_svfiprintf_r+0x1d6>
 80051ac:	4b23      	ldr	r3, [pc, #140]	; (800523c <_svfiprintf_r+0x1f4>)
 80051ae:	bb1b      	cbnz	r3, 80051f8 <_svfiprintf_r+0x1b0>
 80051b0:	9b03      	ldr	r3, [sp, #12]
 80051b2:	3307      	adds	r3, #7
 80051b4:	f023 0307 	bic.w	r3, r3, #7
 80051b8:	3308      	adds	r3, #8
 80051ba:	9303      	str	r3, [sp, #12]
 80051bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051be:	4433      	add	r3, r6
 80051c0:	9309      	str	r3, [sp, #36]	; 0x24
 80051c2:	e768      	b.n	8005096 <_svfiprintf_r+0x4e>
 80051c4:	460c      	mov	r4, r1
 80051c6:	2001      	movs	r0, #1
 80051c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80051cc:	e7a6      	b.n	800511c <_svfiprintf_r+0xd4>
 80051ce:	2300      	movs	r3, #0
 80051d0:	f04f 0c0a 	mov.w	ip, #10
 80051d4:	4619      	mov	r1, r3
 80051d6:	3401      	adds	r4, #1
 80051d8:	9305      	str	r3, [sp, #20]
 80051da:	4620      	mov	r0, r4
 80051dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80051e0:	3a30      	subs	r2, #48	; 0x30
 80051e2:	2a09      	cmp	r2, #9
 80051e4:	d903      	bls.n	80051ee <_svfiprintf_r+0x1a6>
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d0c6      	beq.n	8005178 <_svfiprintf_r+0x130>
 80051ea:	9105      	str	r1, [sp, #20]
 80051ec:	e7c4      	b.n	8005178 <_svfiprintf_r+0x130>
 80051ee:	4604      	mov	r4, r0
 80051f0:	2301      	movs	r3, #1
 80051f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80051f6:	e7f0      	b.n	80051da <_svfiprintf_r+0x192>
 80051f8:	ab03      	add	r3, sp, #12
 80051fa:	9300      	str	r3, [sp, #0]
 80051fc:	462a      	mov	r2, r5
 80051fe:	4638      	mov	r0, r7
 8005200:	4b0f      	ldr	r3, [pc, #60]	; (8005240 <_svfiprintf_r+0x1f8>)
 8005202:	a904      	add	r1, sp, #16
 8005204:	f3af 8000 	nop.w
 8005208:	1c42      	adds	r2, r0, #1
 800520a:	4606      	mov	r6, r0
 800520c:	d1d6      	bne.n	80051bc <_svfiprintf_r+0x174>
 800520e:	89ab      	ldrh	r3, [r5, #12]
 8005210:	065b      	lsls	r3, r3, #25
 8005212:	f53f af2d 	bmi.w	8005070 <_svfiprintf_r+0x28>
 8005216:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005218:	b01d      	add	sp, #116	; 0x74
 800521a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800521e:	ab03      	add	r3, sp, #12
 8005220:	9300      	str	r3, [sp, #0]
 8005222:	462a      	mov	r2, r5
 8005224:	4638      	mov	r0, r7
 8005226:	4b06      	ldr	r3, [pc, #24]	; (8005240 <_svfiprintf_r+0x1f8>)
 8005228:	a904      	add	r1, sp, #16
 800522a:	f000 f87d 	bl	8005328 <_printf_i>
 800522e:	e7eb      	b.n	8005208 <_svfiprintf_r+0x1c0>
 8005230:	080064d6 	.word	0x080064d6
 8005234:	080064dc 	.word	0x080064dc
 8005238:	080064e0 	.word	0x080064e0
 800523c:	00000000 	.word	0x00000000
 8005240:	08004f95 	.word	0x08004f95

08005244 <_printf_common>:
 8005244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005248:	4616      	mov	r6, r2
 800524a:	4699      	mov	r9, r3
 800524c:	688a      	ldr	r2, [r1, #8]
 800524e:	690b      	ldr	r3, [r1, #16]
 8005250:	4607      	mov	r7, r0
 8005252:	4293      	cmp	r3, r2
 8005254:	bfb8      	it	lt
 8005256:	4613      	movlt	r3, r2
 8005258:	6033      	str	r3, [r6, #0]
 800525a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800525e:	460c      	mov	r4, r1
 8005260:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005264:	b10a      	cbz	r2, 800526a <_printf_common+0x26>
 8005266:	3301      	adds	r3, #1
 8005268:	6033      	str	r3, [r6, #0]
 800526a:	6823      	ldr	r3, [r4, #0]
 800526c:	0699      	lsls	r1, r3, #26
 800526e:	bf42      	ittt	mi
 8005270:	6833      	ldrmi	r3, [r6, #0]
 8005272:	3302      	addmi	r3, #2
 8005274:	6033      	strmi	r3, [r6, #0]
 8005276:	6825      	ldr	r5, [r4, #0]
 8005278:	f015 0506 	ands.w	r5, r5, #6
 800527c:	d106      	bne.n	800528c <_printf_common+0x48>
 800527e:	f104 0a19 	add.w	sl, r4, #25
 8005282:	68e3      	ldr	r3, [r4, #12]
 8005284:	6832      	ldr	r2, [r6, #0]
 8005286:	1a9b      	subs	r3, r3, r2
 8005288:	42ab      	cmp	r3, r5
 800528a:	dc2b      	bgt.n	80052e4 <_printf_common+0xa0>
 800528c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005290:	1e13      	subs	r3, r2, #0
 8005292:	6822      	ldr	r2, [r4, #0]
 8005294:	bf18      	it	ne
 8005296:	2301      	movne	r3, #1
 8005298:	0692      	lsls	r2, r2, #26
 800529a:	d430      	bmi.n	80052fe <_printf_common+0xba>
 800529c:	4649      	mov	r1, r9
 800529e:	4638      	mov	r0, r7
 80052a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80052a4:	47c0      	blx	r8
 80052a6:	3001      	adds	r0, #1
 80052a8:	d023      	beq.n	80052f2 <_printf_common+0xae>
 80052aa:	6823      	ldr	r3, [r4, #0]
 80052ac:	6922      	ldr	r2, [r4, #16]
 80052ae:	f003 0306 	and.w	r3, r3, #6
 80052b2:	2b04      	cmp	r3, #4
 80052b4:	bf14      	ite	ne
 80052b6:	2500      	movne	r5, #0
 80052b8:	6833      	ldreq	r3, [r6, #0]
 80052ba:	f04f 0600 	mov.w	r6, #0
 80052be:	bf08      	it	eq
 80052c0:	68e5      	ldreq	r5, [r4, #12]
 80052c2:	f104 041a 	add.w	r4, r4, #26
 80052c6:	bf08      	it	eq
 80052c8:	1aed      	subeq	r5, r5, r3
 80052ca:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80052ce:	bf08      	it	eq
 80052d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80052d4:	4293      	cmp	r3, r2
 80052d6:	bfc4      	itt	gt
 80052d8:	1a9b      	subgt	r3, r3, r2
 80052da:	18ed      	addgt	r5, r5, r3
 80052dc:	42b5      	cmp	r5, r6
 80052de:	d11a      	bne.n	8005316 <_printf_common+0xd2>
 80052e0:	2000      	movs	r0, #0
 80052e2:	e008      	b.n	80052f6 <_printf_common+0xb2>
 80052e4:	2301      	movs	r3, #1
 80052e6:	4652      	mov	r2, sl
 80052e8:	4649      	mov	r1, r9
 80052ea:	4638      	mov	r0, r7
 80052ec:	47c0      	blx	r8
 80052ee:	3001      	adds	r0, #1
 80052f0:	d103      	bne.n	80052fa <_printf_common+0xb6>
 80052f2:	f04f 30ff 	mov.w	r0, #4294967295
 80052f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052fa:	3501      	adds	r5, #1
 80052fc:	e7c1      	b.n	8005282 <_printf_common+0x3e>
 80052fe:	2030      	movs	r0, #48	; 0x30
 8005300:	18e1      	adds	r1, r4, r3
 8005302:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005306:	1c5a      	adds	r2, r3, #1
 8005308:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800530c:	4422      	add	r2, r4
 800530e:	3302      	adds	r3, #2
 8005310:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005314:	e7c2      	b.n	800529c <_printf_common+0x58>
 8005316:	2301      	movs	r3, #1
 8005318:	4622      	mov	r2, r4
 800531a:	4649      	mov	r1, r9
 800531c:	4638      	mov	r0, r7
 800531e:	47c0      	blx	r8
 8005320:	3001      	adds	r0, #1
 8005322:	d0e6      	beq.n	80052f2 <_printf_common+0xae>
 8005324:	3601      	adds	r6, #1
 8005326:	e7d9      	b.n	80052dc <_printf_common+0x98>

08005328 <_printf_i>:
 8005328:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800532c:	7e0f      	ldrb	r7, [r1, #24]
 800532e:	4691      	mov	r9, r2
 8005330:	2f78      	cmp	r7, #120	; 0x78
 8005332:	4680      	mov	r8, r0
 8005334:	460c      	mov	r4, r1
 8005336:	469a      	mov	sl, r3
 8005338:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800533a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800533e:	d807      	bhi.n	8005350 <_printf_i+0x28>
 8005340:	2f62      	cmp	r7, #98	; 0x62
 8005342:	d80a      	bhi.n	800535a <_printf_i+0x32>
 8005344:	2f00      	cmp	r7, #0
 8005346:	f000 80d5 	beq.w	80054f4 <_printf_i+0x1cc>
 800534a:	2f58      	cmp	r7, #88	; 0x58
 800534c:	f000 80c1 	beq.w	80054d2 <_printf_i+0x1aa>
 8005350:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005354:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005358:	e03a      	b.n	80053d0 <_printf_i+0xa8>
 800535a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800535e:	2b15      	cmp	r3, #21
 8005360:	d8f6      	bhi.n	8005350 <_printf_i+0x28>
 8005362:	a101      	add	r1, pc, #4	; (adr r1, 8005368 <_printf_i+0x40>)
 8005364:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005368:	080053c1 	.word	0x080053c1
 800536c:	080053d5 	.word	0x080053d5
 8005370:	08005351 	.word	0x08005351
 8005374:	08005351 	.word	0x08005351
 8005378:	08005351 	.word	0x08005351
 800537c:	08005351 	.word	0x08005351
 8005380:	080053d5 	.word	0x080053d5
 8005384:	08005351 	.word	0x08005351
 8005388:	08005351 	.word	0x08005351
 800538c:	08005351 	.word	0x08005351
 8005390:	08005351 	.word	0x08005351
 8005394:	080054db 	.word	0x080054db
 8005398:	08005401 	.word	0x08005401
 800539c:	08005495 	.word	0x08005495
 80053a0:	08005351 	.word	0x08005351
 80053a4:	08005351 	.word	0x08005351
 80053a8:	080054fd 	.word	0x080054fd
 80053ac:	08005351 	.word	0x08005351
 80053b0:	08005401 	.word	0x08005401
 80053b4:	08005351 	.word	0x08005351
 80053b8:	08005351 	.word	0x08005351
 80053bc:	0800549d 	.word	0x0800549d
 80053c0:	682b      	ldr	r3, [r5, #0]
 80053c2:	1d1a      	adds	r2, r3, #4
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	602a      	str	r2, [r5, #0]
 80053c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80053cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80053d0:	2301      	movs	r3, #1
 80053d2:	e0a0      	b.n	8005516 <_printf_i+0x1ee>
 80053d4:	6820      	ldr	r0, [r4, #0]
 80053d6:	682b      	ldr	r3, [r5, #0]
 80053d8:	0607      	lsls	r7, r0, #24
 80053da:	f103 0104 	add.w	r1, r3, #4
 80053de:	6029      	str	r1, [r5, #0]
 80053e0:	d501      	bpl.n	80053e6 <_printf_i+0xbe>
 80053e2:	681e      	ldr	r6, [r3, #0]
 80053e4:	e003      	b.n	80053ee <_printf_i+0xc6>
 80053e6:	0646      	lsls	r6, r0, #25
 80053e8:	d5fb      	bpl.n	80053e2 <_printf_i+0xba>
 80053ea:	f9b3 6000 	ldrsh.w	r6, [r3]
 80053ee:	2e00      	cmp	r6, #0
 80053f0:	da03      	bge.n	80053fa <_printf_i+0xd2>
 80053f2:	232d      	movs	r3, #45	; 0x2d
 80053f4:	4276      	negs	r6, r6
 80053f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053fa:	230a      	movs	r3, #10
 80053fc:	4859      	ldr	r0, [pc, #356]	; (8005564 <_printf_i+0x23c>)
 80053fe:	e012      	b.n	8005426 <_printf_i+0xfe>
 8005400:	682b      	ldr	r3, [r5, #0]
 8005402:	6820      	ldr	r0, [r4, #0]
 8005404:	1d19      	adds	r1, r3, #4
 8005406:	6029      	str	r1, [r5, #0]
 8005408:	0605      	lsls	r5, r0, #24
 800540a:	d501      	bpl.n	8005410 <_printf_i+0xe8>
 800540c:	681e      	ldr	r6, [r3, #0]
 800540e:	e002      	b.n	8005416 <_printf_i+0xee>
 8005410:	0641      	lsls	r1, r0, #25
 8005412:	d5fb      	bpl.n	800540c <_printf_i+0xe4>
 8005414:	881e      	ldrh	r6, [r3, #0]
 8005416:	2f6f      	cmp	r7, #111	; 0x6f
 8005418:	bf0c      	ite	eq
 800541a:	2308      	moveq	r3, #8
 800541c:	230a      	movne	r3, #10
 800541e:	4851      	ldr	r0, [pc, #324]	; (8005564 <_printf_i+0x23c>)
 8005420:	2100      	movs	r1, #0
 8005422:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005426:	6865      	ldr	r5, [r4, #4]
 8005428:	2d00      	cmp	r5, #0
 800542a:	bfa8      	it	ge
 800542c:	6821      	ldrge	r1, [r4, #0]
 800542e:	60a5      	str	r5, [r4, #8]
 8005430:	bfa4      	itt	ge
 8005432:	f021 0104 	bicge.w	r1, r1, #4
 8005436:	6021      	strge	r1, [r4, #0]
 8005438:	b90e      	cbnz	r6, 800543e <_printf_i+0x116>
 800543a:	2d00      	cmp	r5, #0
 800543c:	d04b      	beq.n	80054d6 <_printf_i+0x1ae>
 800543e:	4615      	mov	r5, r2
 8005440:	fbb6 f1f3 	udiv	r1, r6, r3
 8005444:	fb03 6711 	mls	r7, r3, r1, r6
 8005448:	5dc7      	ldrb	r7, [r0, r7]
 800544a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800544e:	4637      	mov	r7, r6
 8005450:	42bb      	cmp	r3, r7
 8005452:	460e      	mov	r6, r1
 8005454:	d9f4      	bls.n	8005440 <_printf_i+0x118>
 8005456:	2b08      	cmp	r3, #8
 8005458:	d10b      	bne.n	8005472 <_printf_i+0x14a>
 800545a:	6823      	ldr	r3, [r4, #0]
 800545c:	07de      	lsls	r6, r3, #31
 800545e:	d508      	bpl.n	8005472 <_printf_i+0x14a>
 8005460:	6923      	ldr	r3, [r4, #16]
 8005462:	6861      	ldr	r1, [r4, #4]
 8005464:	4299      	cmp	r1, r3
 8005466:	bfde      	ittt	le
 8005468:	2330      	movle	r3, #48	; 0x30
 800546a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800546e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005472:	1b52      	subs	r2, r2, r5
 8005474:	6122      	str	r2, [r4, #16]
 8005476:	464b      	mov	r3, r9
 8005478:	4621      	mov	r1, r4
 800547a:	4640      	mov	r0, r8
 800547c:	f8cd a000 	str.w	sl, [sp]
 8005480:	aa03      	add	r2, sp, #12
 8005482:	f7ff fedf 	bl	8005244 <_printf_common>
 8005486:	3001      	adds	r0, #1
 8005488:	d14a      	bne.n	8005520 <_printf_i+0x1f8>
 800548a:	f04f 30ff 	mov.w	r0, #4294967295
 800548e:	b004      	add	sp, #16
 8005490:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005494:	6823      	ldr	r3, [r4, #0]
 8005496:	f043 0320 	orr.w	r3, r3, #32
 800549a:	6023      	str	r3, [r4, #0]
 800549c:	2778      	movs	r7, #120	; 0x78
 800549e:	4832      	ldr	r0, [pc, #200]	; (8005568 <_printf_i+0x240>)
 80054a0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80054a4:	6823      	ldr	r3, [r4, #0]
 80054a6:	6829      	ldr	r1, [r5, #0]
 80054a8:	061f      	lsls	r7, r3, #24
 80054aa:	f851 6b04 	ldr.w	r6, [r1], #4
 80054ae:	d402      	bmi.n	80054b6 <_printf_i+0x18e>
 80054b0:	065f      	lsls	r7, r3, #25
 80054b2:	bf48      	it	mi
 80054b4:	b2b6      	uxthmi	r6, r6
 80054b6:	07df      	lsls	r7, r3, #31
 80054b8:	bf48      	it	mi
 80054ba:	f043 0320 	orrmi.w	r3, r3, #32
 80054be:	6029      	str	r1, [r5, #0]
 80054c0:	bf48      	it	mi
 80054c2:	6023      	strmi	r3, [r4, #0]
 80054c4:	b91e      	cbnz	r6, 80054ce <_printf_i+0x1a6>
 80054c6:	6823      	ldr	r3, [r4, #0]
 80054c8:	f023 0320 	bic.w	r3, r3, #32
 80054cc:	6023      	str	r3, [r4, #0]
 80054ce:	2310      	movs	r3, #16
 80054d0:	e7a6      	b.n	8005420 <_printf_i+0xf8>
 80054d2:	4824      	ldr	r0, [pc, #144]	; (8005564 <_printf_i+0x23c>)
 80054d4:	e7e4      	b.n	80054a0 <_printf_i+0x178>
 80054d6:	4615      	mov	r5, r2
 80054d8:	e7bd      	b.n	8005456 <_printf_i+0x12e>
 80054da:	682b      	ldr	r3, [r5, #0]
 80054dc:	6826      	ldr	r6, [r4, #0]
 80054de:	1d18      	adds	r0, r3, #4
 80054e0:	6961      	ldr	r1, [r4, #20]
 80054e2:	6028      	str	r0, [r5, #0]
 80054e4:	0635      	lsls	r5, r6, #24
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	d501      	bpl.n	80054ee <_printf_i+0x1c6>
 80054ea:	6019      	str	r1, [r3, #0]
 80054ec:	e002      	b.n	80054f4 <_printf_i+0x1cc>
 80054ee:	0670      	lsls	r0, r6, #25
 80054f0:	d5fb      	bpl.n	80054ea <_printf_i+0x1c2>
 80054f2:	8019      	strh	r1, [r3, #0]
 80054f4:	2300      	movs	r3, #0
 80054f6:	4615      	mov	r5, r2
 80054f8:	6123      	str	r3, [r4, #16]
 80054fa:	e7bc      	b.n	8005476 <_printf_i+0x14e>
 80054fc:	682b      	ldr	r3, [r5, #0]
 80054fe:	2100      	movs	r1, #0
 8005500:	1d1a      	adds	r2, r3, #4
 8005502:	602a      	str	r2, [r5, #0]
 8005504:	681d      	ldr	r5, [r3, #0]
 8005506:	6862      	ldr	r2, [r4, #4]
 8005508:	4628      	mov	r0, r5
 800550a:	f000 f859 	bl	80055c0 <memchr>
 800550e:	b108      	cbz	r0, 8005514 <_printf_i+0x1ec>
 8005510:	1b40      	subs	r0, r0, r5
 8005512:	6060      	str	r0, [r4, #4]
 8005514:	6863      	ldr	r3, [r4, #4]
 8005516:	6123      	str	r3, [r4, #16]
 8005518:	2300      	movs	r3, #0
 800551a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800551e:	e7aa      	b.n	8005476 <_printf_i+0x14e>
 8005520:	462a      	mov	r2, r5
 8005522:	4649      	mov	r1, r9
 8005524:	4640      	mov	r0, r8
 8005526:	6923      	ldr	r3, [r4, #16]
 8005528:	47d0      	blx	sl
 800552a:	3001      	adds	r0, #1
 800552c:	d0ad      	beq.n	800548a <_printf_i+0x162>
 800552e:	6823      	ldr	r3, [r4, #0]
 8005530:	079b      	lsls	r3, r3, #30
 8005532:	d413      	bmi.n	800555c <_printf_i+0x234>
 8005534:	68e0      	ldr	r0, [r4, #12]
 8005536:	9b03      	ldr	r3, [sp, #12]
 8005538:	4298      	cmp	r0, r3
 800553a:	bfb8      	it	lt
 800553c:	4618      	movlt	r0, r3
 800553e:	e7a6      	b.n	800548e <_printf_i+0x166>
 8005540:	2301      	movs	r3, #1
 8005542:	4632      	mov	r2, r6
 8005544:	4649      	mov	r1, r9
 8005546:	4640      	mov	r0, r8
 8005548:	47d0      	blx	sl
 800554a:	3001      	adds	r0, #1
 800554c:	d09d      	beq.n	800548a <_printf_i+0x162>
 800554e:	3501      	adds	r5, #1
 8005550:	68e3      	ldr	r3, [r4, #12]
 8005552:	9903      	ldr	r1, [sp, #12]
 8005554:	1a5b      	subs	r3, r3, r1
 8005556:	42ab      	cmp	r3, r5
 8005558:	dcf2      	bgt.n	8005540 <_printf_i+0x218>
 800555a:	e7eb      	b.n	8005534 <_printf_i+0x20c>
 800555c:	2500      	movs	r5, #0
 800555e:	f104 0619 	add.w	r6, r4, #25
 8005562:	e7f5      	b.n	8005550 <_printf_i+0x228>
 8005564:	080064e7 	.word	0x080064e7
 8005568:	080064f8 	.word	0x080064f8

0800556c <memmove>:
 800556c:	4288      	cmp	r0, r1
 800556e:	b510      	push	{r4, lr}
 8005570:	eb01 0402 	add.w	r4, r1, r2
 8005574:	d902      	bls.n	800557c <memmove+0x10>
 8005576:	4284      	cmp	r4, r0
 8005578:	4623      	mov	r3, r4
 800557a:	d807      	bhi.n	800558c <memmove+0x20>
 800557c:	1e43      	subs	r3, r0, #1
 800557e:	42a1      	cmp	r1, r4
 8005580:	d008      	beq.n	8005594 <memmove+0x28>
 8005582:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005586:	f803 2f01 	strb.w	r2, [r3, #1]!
 800558a:	e7f8      	b.n	800557e <memmove+0x12>
 800558c:	4601      	mov	r1, r0
 800558e:	4402      	add	r2, r0
 8005590:	428a      	cmp	r2, r1
 8005592:	d100      	bne.n	8005596 <memmove+0x2a>
 8005594:	bd10      	pop	{r4, pc}
 8005596:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800559a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800559e:	e7f7      	b.n	8005590 <memmove+0x24>

080055a0 <_sbrk_r>:
 80055a0:	b538      	push	{r3, r4, r5, lr}
 80055a2:	2300      	movs	r3, #0
 80055a4:	4d05      	ldr	r5, [pc, #20]	; (80055bc <_sbrk_r+0x1c>)
 80055a6:	4604      	mov	r4, r0
 80055a8:	4608      	mov	r0, r1
 80055aa:	602b      	str	r3, [r5, #0]
 80055ac:	f7fc fd6c 	bl	8002088 <_sbrk>
 80055b0:	1c43      	adds	r3, r0, #1
 80055b2:	d102      	bne.n	80055ba <_sbrk_r+0x1a>
 80055b4:	682b      	ldr	r3, [r5, #0]
 80055b6:	b103      	cbz	r3, 80055ba <_sbrk_r+0x1a>
 80055b8:	6023      	str	r3, [r4, #0]
 80055ba:	bd38      	pop	{r3, r4, r5, pc}
 80055bc:	20000380 	.word	0x20000380

080055c0 <memchr>:
 80055c0:	4603      	mov	r3, r0
 80055c2:	b510      	push	{r4, lr}
 80055c4:	b2c9      	uxtb	r1, r1
 80055c6:	4402      	add	r2, r0
 80055c8:	4293      	cmp	r3, r2
 80055ca:	4618      	mov	r0, r3
 80055cc:	d101      	bne.n	80055d2 <memchr+0x12>
 80055ce:	2000      	movs	r0, #0
 80055d0:	e003      	b.n	80055da <memchr+0x1a>
 80055d2:	7804      	ldrb	r4, [r0, #0]
 80055d4:	3301      	adds	r3, #1
 80055d6:	428c      	cmp	r4, r1
 80055d8:	d1f6      	bne.n	80055c8 <memchr+0x8>
 80055da:	bd10      	pop	{r4, pc}

080055dc <memcpy>:
 80055dc:	440a      	add	r2, r1
 80055de:	4291      	cmp	r1, r2
 80055e0:	f100 33ff 	add.w	r3, r0, #4294967295
 80055e4:	d100      	bne.n	80055e8 <memcpy+0xc>
 80055e6:	4770      	bx	lr
 80055e8:	b510      	push	{r4, lr}
 80055ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80055ee:	4291      	cmp	r1, r2
 80055f0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80055f4:	d1f9      	bne.n	80055ea <memcpy+0xe>
 80055f6:	bd10      	pop	{r4, pc}

080055f8 <_realloc_r>:
 80055f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055fc:	4680      	mov	r8, r0
 80055fe:	4614      	mov	r4, r2
 8005600:	460e      	mov	r6, r1
 8005602:	b921      	cbnz	r1, 800560e <_realloc_r+0x16>
 8005604:	4611      	mov	r1, r2
 8005606:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800560a:	f7ff bc37 	b.w	8004e7c <_malloc_r>
 800560e:	b92a      	cbnz	r2, 800561c <_realloc_r+0x24>
 8005610:	f7ff fbcc 	bl	8004dac <_free_r>
 8005614:	4625      	mov	r5, r4
 8005616:	4628      	mov	r0, r5
 8005618:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800561c:	f000 f81b 	bl	8005656 <_malloc_usable_size_r>
 8005620:	4284      	cmp	r4, r0
 8005622:	4607      	mov	r7, r0
 8005624:	d802      	bhi.n	800562c <_realloc_r+0x34>
 8005626:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800562a:	d812      	bhi.n	8005652 <_realloc_r+0x5a>
 800562c:	4621      	mov	r1, r4
 800562e:	4640      	mov	r0, r8
 8005630:	f7ff fc24 	bl	8004e7c <_malloc_r>
 8005634:	4605      	mov	r5, r0
 8005636:	2800      	cmp	r0, #0
 8005638:	d0ed      	beq.n	8005616 <_realloc_r+0x1e>
 800563a:	42bc      	cmp	r4, r7
 800563c:	4622      	mov	r2, r4
 800563e:	4631      	mov	r1, r6
 8005640:	bf28      	it	cs
 8005642:	463a      	movcs	r2, r7
 8005644:	f7ff ffca 	bl	80055dc <memcpy>
 8005648:	4631      	mov	r1, r6
 800564a:	4640      	mov	r0, r8
 800564c:	f7ff fbae 	bl	8004dac <_free_r>
 8005650:	e7e1      	b.n	8005616 <_realloc_r+0x1e>
 8005652:	4635      	mov	r5, r6
 8005654:	e7df      	b.n	8005616 <_realloc_r+0x1e>

08005656 <_malloc_usable_size_r>:
 8005656:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800565a:	1f18      	subs	r0, r3, #4
 800565c:	2b00      	cmp	r3, #0
 800565e:	bfbc      	itt	lt
 8005660:	580b      	ldrlt	r3, [r1, r0]
 8005662:	18c0      	addlt	r0, r0, r3
 8005664:	4770      	bx	lr
	...

08005668 <pow>:
 8005668:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800566c:	4614      	mov	r4, r2
 800566e:	461d      	mov	r5, r3
 8005670:	4680      	mov	r8, r0
 8005672:	4689      	mov	r9, r1
 8005674:	f000 f868 	bl	8005748 <__ieee754_pow>
 8005678:	4622      	mov	r2, r4
 800567a:	4606      	mov	r6, r0
 800567c:	460f      	mov	r7, r1
 800567e:	462b      	mov	r3, r5
 8005680:	4620      	mov	r0, r4
 8005682:	4629      	mov	r1, r5
 8005684:	f7fb f9c2 	bl	8000a0c <__aeabi_dcmpun>
 8005688:	bbc8      	cbnz	r0, 80056fe <pow+0x96>
 800568a:	2200      	movs	r2, #0
 800568c:	2300      	movs	r3, #0
 800568e:	4640      	mov	r0, r8
 8005690:	4649      	mov	r1, r9
 8005692:	f7fb f989 	bl	80009a8 <__aeabi_dcmpeq>
 8005696:	b1b8      	cbz	r0, 80056c8 <pow+0x60>
 8005698:	2200      	movs	r2, #0
 800569a:	2300      	movs	r3, #0
 800569c:	4620      	mov	r0, r4
 800569e:	4629      	mov	r1, r5
 80056a0:	f7fb f982 	bl	80009a8 <__aeabi_dcmpeq>
 80056a4:	2800      	cmp	r0, #0
 80056a6:	d141      	bne.n	800572c <pow+0xc4>
 80056a8:	4620      	mov	r0, r4
 80056aa:	4629      	mov	r1, r5
 80056ac:	f000 f844 	bl	8005738 <finite>
 80056b0:	b328      	cbz	r0, 80056fe <pow+0x96>
 80056b2:	2200      	movs	r2, #0
 80056b4:	2300      	movs	r3, #0
 80056b6:	4620      	mov	r0, r4
 80056b8:	4629      	mov	r1, r5
 80056ba:	f7fb f97f 	bl	80009bc <__aeabi_dcmplt>
 80056be:	b1f0      	cbz	r0, 80056fe <pow+0x96>
 80056c0:	f7ff fb48 	bl	8004d54 <__errno>
 80056c4:	2322      	movs	r3, #34	; 0x22
 80056c6:	e019      	b.n	80056fc <pow+0x94>
 80056c8:	4630      	mov	r0, r6
 80056ca:	4639      	mov	r1, r7
 80056cc:	f000 f834 	bl	8005738 <finite>
 80056d0:	b9c8      	cbnz	r0, 8005706 <pow+0x9e>
 80056d2:	4640      	mov	r0, r8
 80056d4:	4649      	mov	r1, r9
 80056d6:	f000 f82f 	bl	8005738 <finite>
 80056da:	b1a0      	cbz	r0, 8005706 <pow+0x9e>
 80056dc:	4620      	mov	r0, r4
 80056de:	4629      	mov	r1, r5
 80056e0:	f000 f82a 	bl	8005738 <finite>
 80056e4:	b178      	cbz	r0, 8005706 <pow+0x9e>
 80056e6:	4632      	mov	r2, r6
 80056e8:	463b      	mov	r3, r7
 80056ea:	4630      	mov	r0, r6
 80056ec:	4639      	mov	r1, r7
 80056ee:	f7fb f98d 	bl	8000a0c <__aeabi_dcmpun>
 80056f2:	2800      	cmp	r0, #0
 80056f4:	d0e4      	beq.n	80056c0 <pow+0x58>
 80056f6:	f7ff fb2d 	bl	8004d54 <__errno>
 80056fa:	2321      	movs	r3, #33	; 0x21
 80056fc:	6003      	str	r3, [r0, #0]
 80056fe:	4630      	mov	r0, r6
 8005700:	4639      	mov	r1, r7
 8005702:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005706:	2200      	movs	r2, #0
 8005708:	2300      	movs	r3, #0
 800570a:	4630      	mov	r0, r6
 800570c:	4639      	mov	r1, r7
 800570e:	f7fb f94b 	bl	80009a8 <__aeabi_dcmpeq>
 8005712:	2800      	cmp	r0, #0
 8005714:	d0f3      	beq.n	80056fe <pow+0x96>
 8005716:	4640      	mov	r0, r8
 8005718:	4649      	mov	r1, r9
 800571a:	f000 f80d 	bl	8005738 <finite>
 800571e:	2800      	cmp	r0, #0
 8005720:	d0ed      	beq.n	80056fe <pow+0x96>
 8005722:	4620      	mov	r0, r4
 8005724:	4629      	mov	r1, r5
 8005726:	f000 f807 	bl	8005738 <finite>
 800572a:	e7c8      	b.n	80056be <pow+0x56>
 800572c:	2600      	movs	r6, #0
 800572e:	4f01      	ldr	r7, [pc, #4]	; (8005734 <pow+0xcc>)
 8005730:	e7e5      	b.n	80056fe <pow+0x96>
 8005732:	bf00      	nop
 8005734:	3ff00000 	.word	0x3ff00000

08005738 <finite>:
 8005738:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 800573c:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8005740:	0fc0      	lsrs	r0, r0, #31
 8005742:	4770      	bx	lr
 8005744:	0000      	movs	r0, r0
	...

08005748 <__ieee754_pow>:
 8005748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800574c:	b093      	sub	sp, #76	; 0x4c
 800574e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005752:	e9dd 2702 	ldrd	r2, r7, [sp, #8]
 8005756:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 800575a:	4689      	mov	r9, r1
 800575c:	ea56 0102 	orrs.w	r1, r6, r2
 8005760:	4680      	mov	r8, r0
 8005762:	d111      	bne.n	8005788 <__ieee754_pow+0x40>
 8005764:	1803      	adds	r3, r0, r0
 8005766:	f489 2200 	eor.w	r2, r9, #524288	; 0x80000
 800576a:	4152      	adcs	r2, r2
 800576c:	4299      	cmp	r1, r3
 800576e:	4b82      	ldr	r3, [pc, #520]	; (8005978 <__ieee754_pow+0x230>)
 8005770:	4193      	sbcs	r3, r2
 8005772:	f080 84ba 	bcs.w	80060ea <__ieee754_pow+0x9a2>
 8005776:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800577a:	4640      	mov	r0, r8
 800577c:	4649      	mov	r1, r9
 800577e:	f7fa fcf5 	bl	800016c <__adddf3>
 8005782:	4683      	mov	fp, r0
 8005784:	468c      	mov	ip, r1
 8005786:	e06f      	b.n	8005868 <__ieee754_pow+0x120>
 8005788:	4b7c      	ldr	r3, [pc, #496]	; (800597c <__ieee754_pow+0x234>)
 800578a:	f029 4400 	bic.w	r4, r9, #2147483648	; 0x80000000
 800578e:	429c      	cmp	r4, r3
 8005790:	464d      	mov	r5, r9
 8005792:	4682      	mov	sl, r0
 8005794:	dc06      	bgt.n	80057a4 <__ieee754_pow+0x5c>
 8005796:	d101      	bne.n	800579c <__ieee754_pow+0x54>
 8005798:	2800      	cmp	r0, #0
 800579a:	d1ec      	bne.n	8005776 <__ieee754_pow+0x2e>
 800579c:	429e      	cmp	r6, r3
 800579e:	dc01      	bgt.n	80057a4 <__ieee754_pow+0x5c>
 80057a0:	d10f      	bne.n	80057c2 <__ieee754_pow+0x7a>
 80057a2:	b172      	cbz	r2, 80057c2 <__ieee754_pow+0x7a>
 80057a4:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80057a8:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80057ac:	ea55 050a 	orrs.w	r5, r5, sl
 80057b0:	d1e1      	bne.n	8005776 <__ieee754_pow+0x2e>
 80057b2:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80057b6:	18db      	adds	r3, r3, r3
 80057b8:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 80057bc:	4152      	adcs	r2, r2
 80057be:	429d      	cmp	r5, r3
 80057c0:	e7d5      	b.n	800576e <__ieee754_pow+0x26>
 80057c2:	2d00      	cmp	r5, #0
 80057c4:	da39      	bge.n	800583a <__ieee754_pow+0xf2>
 80057c6:	4b6e      	ldr	r3, [pc, #440]	; (8005980 <__ieee754_pow+0x238>)
 80057c8:	429e      	cmp	r6, r3
 80057ca:	dc52      	bgt.n	8005872 <__ieee754_pow+0x12a>
 80057cc:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80057d0:	429e      	cmp	r6, r3
 80057d2:	f340 849d 	ble.w	8006110 <__ieee754_pow+0x9c8>
 80057d6:	1533      	asrs	r3, r6, #20
 80057d8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80057dc:	2b14      	cmp	r3, #20
 80057de:	dd0f      	ble.n	8005800 <__ieee754_pow+0xb8>
 80057e0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80057e4:	fa22 f103 	lsr.w	r1, r2, r3
 80057e8:	fa01 f303 	lsl.w	r3, r1, r3
 80057ec:	4293      	cmp	r3, r2
 80057ee:	f040 848f 	bne.w	8006110 <__ieee754_pow+0x9c8>
 80057f2:	f001 0101 	and.w	r1, r1, #1
 80057f6:	f1c1 0302 	rsb	r3, r1, #2
 80057fa:	9300      	str	r3, [sp, #0]
 80057fc:	b182      	cbz	r2, 8005820 <__ieee754_pow+0xd8>
 80057fe:	e05d      	b.n	80058bc <__ieee754_pow+0x174>
 8005800:	2a00      	cmp	r2, #0
 8005802:	d159      	bne.n	80058b8 <__ieee754_pow+0x170>
 8005804:	f1c3 0314 	rsb	r3, r3, #20
 8005808:	fa46 f103 	asr.w	r1, r6, r3
 800580c:	fa01 f303 	lsl.w	r3, r1, r3
 8005810:	42b3      	cmp	r3, r6
 8005812:	f040 847a 	bne.w	800610a <__ieee754_pow+0x9c2>
 8005816:	f001 0101 	and.w	r1, r1, #1
 800581a:	f1c1 0302 	rsb	r3, r1, #2
 800581e:	9300      	str	r3, [sp, #0]
 8005820:	4b58      	ldr	r3, [pc, #352]	; (8005984 <__ieee754_pow+0x23c>)
 8005822:	429e      	cmp	r6, r3
 8005824:	d132      	bne.n	800588c <__ieee754_pow+0x144>
 8005826:	2f00      	cmp	r7, #0
 8005828:	f280 846b 	bge.w	8006102 <__ieee754_pow+0x9ba>
 800582c:	4642      	mov	r2, r8
 800582e:	464b      	mov	r3, r9
 8005830:	2000      	movs	r0, #0
 8005832:	4954      	ldr	r1, [pc, #336]	; (8005984 <__ieee754_pow+0x23c>)
 8005834:	f7fa ff7a 	bl	800072c <__aeabi_ddiv>
 8005838:	e7a3      	b.n	8005782 <__ieee754_pow+0x3a>
 800583a:	2300      	movs	r3, #0
 800583c:	9300      	str	r3, [sp, #0]
 800583e:	2a00      	cmp	r2, #0
 8005840:	d13c      	bne.n	80058bc <__ieee754_pow+0x174>
 8005842:	4b4e      	ldr	r3, [pc, #312]	; (800597c <__ieee754_pow+0x234>)
 8005844:	429e      	cmp	r6, r3
 8005846:	d1eb      	bne.n	8005820 <__ieee754_pow+0xd8>
 8005848:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800584c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8005850:	ea53 030a 	orrs.w	r3, r3, sl
 8005854:	f000 8449 	beq.w	80060ea <__ieee754_pow+0x9a2>
 8005858:	4b4b      	ldr	r3, [pc, #300]	; (8005988 <__ieee754_pow+0x240>)
 800585a:	429c      	cmp	r4, r3
 800585c:	dd0b      	ble.n	8005876 <__ieee754_pow+0x12e>
 800585e:	2f00      	cmp	r7, #0
 8005860:	f2c0 8449 	blt.w	80060f6 <__ieee754_pow+0x9ae>
 8005864:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8005868:	4658      	mov	r0, fp
 800586a:	4661      	mov	r1, ip
 800586c:	b013      	add	sp, #76	; 0x4c
 800586e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005872:	2302      	movs	r3, #2
 8005874:	e7e2      	b.n	800583c <__ieee754_pow+0xf4>
 8005876:	2f00      	cmp	r7, #0
 8005878:	f04f 0b00 	mov.w	fp, #0
 800587c:	f04f 0c00 	mov.w	ip, #0
 8005880:	daf2      	bge.n	8005868 <__ieee754_pow+0x120>
 8005882:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 8005886:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800588a:	e7ed      	b.n	8005868 <__ieee754_pow+0x120>
 800588c:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 8005890:	d106      	bne.n	80058a0 <__ieee754_pow+0x158>
 8005892:	4642      	mov	r2, r8
 8005894:	464b      	mov	r3, r9
 8005896:	4640      	mov	r0, r8
 8005898:	4649      	mov	r1, r9
 800589a:	f7fa fe1d 	bl	80004d8 <__aeabi_dmul>
 800589e:	e770      	b.n	8005782 <__ieee754_pow+0x3a>
 80058a0:	4b3a      	ldr	r3, [pc, #232]	; (800598c <__ieee754_pow+0x244>)
 80058a2:	429f      	cmp	r7, r3
 80058a4:	d10a      	bne.n	80058bc <__ieee754_pow+0x174>
 80058a6:	2d00      	cmp	r5, #0
 80058a8:	db08      	blt.n	80058bc <__ieee754_pow+0x174>
 80058aa:	4640      	mov	r0, r8
 80058ac:	4649      	mov	r1, r9
 80058ae:	b013      	add	sp, #76	; 0x4c
 80058b0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058b4:	f000 bd0a 	b.w	80062cc <__ieee754_sqrt>
 80058b8:	2300      	movs	r3, #0
 80058ba:	9300      	str	r3, [sp, #0]
 80058bc:	4640      	mov	r0, r8
 80058be:	4649      	mov	r1, r9
 80058c0:	f000 fc58 	bl	8006174 <fabs>
 80058c4:	4683      	mov	fp, r0
 80058c6:	468c      	mov	ip, r1
 80058c8:	f1ba 0f00 	cmp.w	sl, #0
 80058cc:	d128      	bne.n	8005920 <__ieee754_pow+0x1d8>
 80058ce:	b124      	cbz	r4, 80058da <__ieee754_pow+0x192>
 80058d0:	4b2c      	ldr	r3, [pc, #176]	; (8005984 <__ieee754_pow+0x23c>)
 80058d2:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80058d6:	429a      	cmp	r2, r3
 80058d8:	d122      	bne.n	8005920 <__ieee754_pow+0x1d8>
 80058da:	2f00      	cmp	r7, #0
 80058dc:	da07      	bge.n	80058ee <__ieee754_pow+0x1a6>
 80058de:	465a      	mov	r2, fp
 80058e0:	4663      	mov	r3, ip
 80058e2:	2000      	movs	r0, #0
 80058e4:	4927      	ldr	r1, [pc, #156]	; (8005984 <__ieee754_pow+0x23c>)
 80058e6:	f7fa ff21 	bl	800072c <__aeabi_ddiv>
 80058ea:	4683      	mov	fp, r0
 80058ec:	468c      	mov	ip, r1
 80058ee:	2d00      	cmp	r5, #0
 80058f0:	daba      	bge.n	8005868 <__ieee754_pow+0x120>
 80058f2:	9b00      	ldr	r3, [sp, #0]
 80058f4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80058f8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80058fc:	431c      	orrs	r4, r3
 80058fe:	d108      	bne.n	8005912 <__ieee754_pow+0x1ca>
 8005900:	465a      	mov	r2, fp
 8005902:	4663      	mov	r3, ip
 8005904:	4658      	mov	r0, fp
 8005906:	4661      	mov	r1, ip
 8005908:	f7fa fc2e 	bl	8000168 <__aeabi_dsub>
 800590c:	4602      	mov	r2, r0
 800590e:	460b      	mov	r3, r1
 8005910:	e790      	b.n	8005834 <__ieee754_pow+0xec>
 8005912:	9b00      	ldr	r3, [sp, #0]
 8005914:	2b01      	cmp	r3, #1
 8005916:	d1a7      	bne.n	8005868 <__ieee754_pow+0x120>
 8005918:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800591c:	469c      	mov	ip, r3
 800591e:	e7a3      	b.n	8005868 <__ieee754_pow+0x120>
 8005920:	0feb      	lsrs	r3, r5, #31
 8005922:	3b01      	subs	r3, #1
 8005924:	930c      	str	r3, [sp, #48]	; 0x30
 8005926:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005928:	9b00      	ldr	r3, [sp, #0]
 800592a:	4313      	orrs	r3, r2
 800592c:	d104      	bne.n	8005938 <__ieee754_pow+0x1f0>
 800592e:	4642      	mov	r2, r8
 8005930:	464b      	mov	r3, r9
 8005932:	4640      	mov	r0, r8
 8005934:	4649      	mov	r1, r9
 8005936:	e7e7      	b.n	8005908 <__ieee754_pow+0x1c0>
 8005938:	4b15      	ldr	r3, [pc, #84]	; (8005990 <__ieee754_pow+0x248>)
 800593a:	429e      	cmp	r6, r3
 800593c:	f340 80f6 	ble.w	8005b2c <__ieee754_pow+0x3e4>
 8005940:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8005944:	429e      	cmp	r6, r3
 8005946:	4b10      	ldr	r3, [pc, #64]	; (8005988 <__ieee754_pow+0x240>)
 8005948:	dd09      	ble.n	800595e <__ieee754_pow+0x216>
 800594a:	429c      	cmp	r4, r3
 800594c:	dc0c      	bgt.n	8005968 <__ieee754_pow+0x220>
 800594e:	2f00      	cmp	r7, #0
 8005950:	da0c      	bge.n	800596c <__ieee754_pow+0x224>
 8005952:	2000      	movs	r0, #0
 8005954:	b013      	add	sp, #76	; 0x4c
 8005956:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800595a:	f000 bcb2 	b.w	80062c2 <__math_oflow>
 800595e:	429c      	cmp	r4, r3
 8005960:	dbf5      	blt.n	800594e <__ieee754_pow+0x206>
 8005962:	4b08      	ldr	r3, [pc, #32]	; (8005984 <__ieee754_pow+0x23c>)
 8005964:	429c      	cmp	r4, r3
 8005966:	dd15      	ble.n	8005994 <__ieee754_pow+0x24c>
 8005968:	2f00      	cmp	r7, #0
 800596a:	dcf2      	bgt.n	8005952 <__ieee754_pow+0x20a>
 800596c:	2000      	movs	r0, #0
 800596e:	b013      	add	sp, #76	; 0x4c
 8005970:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005974:	f000 bca0 	b.w	80062b8 <__math_uflow>
 8005978:	fff00000 	.word	0xfff00000
 800597c:	7ff00000 	.word	0x7ff00000
 8005980:	433fffff 	.word	0x433fffff
 8005984:	3ff00000 	.word	0x3ff00000
 8005988:	3fefffff 	.word	0x3fefffff
 800598c:	3fe00000 	.word	0x3fe00000
 8005990:	41e00000 	.word	0x41e00000
 8005994:	4661      	mov	r1, ip
 8005996:	2200      	movs	r2, #0
 8005998:	4658      	mov	r0, fp
 800599a:	4b5f      	ldr	r3, [pc, #380]	; (8005b18 <__ieee754_pow+0x3d0>)
 800599c:	f7fa fbe4 	bl	8000168 <__aeabi_dsub>
 80059a0:	a355      	add	r3, pc, #340	; (adr r3, 8005af8 <__ieee754_pow+0x3b0>)
 80059a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059a6:	4604      	mov	r4, r0
 80059a8:	460d      	mov	r5, r1
 80059aa:	f7fa fd95 	bl	80004d8 <__aeabi_dmul>
 80059ae:	a354      	add	r3, pc, #336	; (adr r3, 8005b00 <__ieee754_pow+0x3b8>)
 80059b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059b4:	4606      	mov	r6, r0
 80059b6:	460f      	mov	r7, r1
 80059b8:	4620      	mov	r0, r4
 80059ba:	4629      	mov	r1, r5
 80059bc:	f7fa fd8c 	bl	80004d8 <__aeabi_dmul>
 80059c0:	2200      	movs	r2, #0
 80059c2:	4682      	mov	sl, r0
 80059c4:	468b      	mov	fp, r1
 80059c6:	4620      	mov	r0, r4
 80059c8:	4629      	mov	r1, r5
 80059ca:	4b54      	ldr	r3, [pc, #336]	; (8005b1c <__ieee754_pow+0x3d4>)
 80059cc:	f7fa fd84 	bl	80004d8 <__aeabi_dmul>
 80059d0:	4602      	mov	r2, r0
 80059d2:	460b      	mov	r3, r1
 80059d4:	a14c      	add	r1, pc, #304	; (adr r1, 8005b08 <__ieee754_pow+0x3c0>)
 80059d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80059da:	f7fa fbc5 	bl	8000168 <__aeabi_dsub>
 80059de:	4622      	mov	r2, r4
 80059e0:	462b      	mov	r3, r5
 80059e2:	f7fa fd79 	bl	80004d8 <__aeabi_dmul>
 80059e6:	4602      	mov	r2, r0
 80059e8:	460b      	mov	r3, r1
 80059ea:	2000      	movs	r0, #0
 80059ec:	494c      	ldr	r1, [pc, #304]	; (8005b20 <__ieee754_pow+0x3d8>)
 80059ee:	f7fa fbbb 	bl	8000168 <__aeabi_dsub>
 80059f2:	4622      	mov	r2, r4
 80059f4:	462b      	mov	r3, r5
 80059f6:	4680      	mov	r8, r0
 80059f8:	4689      	mov	r9, r1
 80059fa:	4620      	mov	r0, r4
 80059fc:	4629      	mov	r1, r5
 80059fe:	f7fa fd6b 	bl	80004d8 <__aeabi_dmul>
 8005a02:	4602      	mov	r2, r0
 8005a04:	460b      	mov	r3, r1
 8005a06:	4640      	mov	r0, r8
 8005a08:	4649      	mov	r1, r9
 8005a0a:	f7fa fd65 	bl	80004d8 <__aeabi_dmul>
 8005a0e:	a340      	add	r3, pc, #256	; (adr r3, 8005b10 <__ieee754_pow+0x3c8>)
 8005a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a14:	f7fa fd60 	bl	80004d8 <__aeabi_dmul>
 8005a18:	4602      	mov	r2, r0
 8005a1a:	460b      	mov	r3, r1
 8005a1c:	4650      	mov	r0, sl
 8005a1e:	4659      	mov	r1, fp
 8005a20:	f7fa fba2 	bl	8000168 <__aeabi_dsub>
 8005a24:	4602      	mov	r2, r0
 8005a26:	460b      	mov	r3, r1
 8005a28:	4604      	mov	r4, r0
 8005a2a:	460d      	mov	r5, r1
 8005a2c:	4630      	mov	r0, r6
 8005a2e:	4639      	mov	r1, r7
 8005a30:	f7fa fb9c 	bl	800016c <__adddf3>
 8005a34:	2000      	movs	r0, #0
 8005a36:	4632      	mov	r2, r6
 8005a38:	463b      	mov	r3, r7
 8005a3a:	4682      	mov	sl, r0
 8005a3c:	468b      	mov	fp, r1
 8005a3e:	f7fa fb93 	bl	8000168 <__aeabi_dsub>
 8005a42:	4602      	mov	r2, r0
 8005a44:	460b      	mov	r3, r1
 8005a46:	4620      	mov	r0, r4
 8005a48:	4629      	mov	r1, r5
 8005a4a:	f7fa fb8d 	bl	8000168 <__aeabi_dsub>
 8005a4e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005a52:	9b00      	ldr	r3, [sp, #0]
 8005a54:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005a56:	3b01      	subs	r3, #1
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	f04f 0600 	mov.w	r6, #0
 8005a5e:	f04f 0200 	mov.w	r2, #0
 8005a62:	bf0c      	ite	eq
 8005a64:	4b2f      	ldreq	r3, [pc, #188]	; (8005b24 <__ieee754_pow+0x3dc>)
 8005a66:	4b2c      	ldrne	r3, [pc, #176]	; (8005b18 <__ieee754_pow+0x3d0>)
 8005a68:	4604      	mov	r4, r0
 8005a6a:	460d      	mov	r5, r1
 8005a6c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a70:	e9cd 2300 	strd	r2, r3, [sp]
 8005a74:	4632      	mov	r2, r6
 8005a76:	463b      	mov	r3, r7
 8005a78:	f7fa fb76 	bl	8000168 <__aeabi_dsub>
 8005a7c:	4652      	mov	r2, sl
 8005a7e:	465b      	mov	r3, fp
 8005a80:	f7fa fd2a 	bl	80004d8 <__aeabi_dmul>
 8005a84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a88:	4680      	mov	r8, r0
 8005a8a:	4689      	mov	r9, r1
 8005a8c:	4620      	mov	r0, r4
 8005a8e:	4629      	mov	r1, r5
 8005a90:	f7fa fd22 	bl	80004d8 <__aeabi_dmul>
 8005a94:	4602      	mov	r2, r0
 8005a96:	460b      	mov	r3, r1
 8005a98:	4640      	mov	r0, r8
 8005a9a:	4649      	mov	r1, r9
 8005a9c:	f7fa fb66 	bl	800016c <__adddf3>
 8005aa0:	4632      	mov	r2, r6
 8005aa2:	463b      	mov	r3, r7
 8005aa4:	4680      	mov	r8, r0
 8005aa6:	4689      	mov	r9, r1
 8005aa8:	4650      	mov	r0, sl
 8005aaa:	4659      	mov	r1, fp
 8005aac:	f7fa fd14 	bl	80004d8 <__aeabi_dmul>
 8005ab0:	4604      	mov	r4, r0
 8005ab2:	460d      	mov	r5, r1
 8005ab4:	460b      	mov	r3, r1
 8005ab6:	4602      	mov	r2, r0
 8005ab8:	4649      	mov	r1, r9
 8005aba:	4640      	mov	r0, r8
 8005abc:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8005ac0:	f7fa fb54 	bl	800016c <__adddf3>
 8005ac4:	4b18      	ldr	r3, [pc, #96]	; (8005b28 <__ieee754_pow+0x3e0>)
 8005ac6:	4682      	mov	sl, r0
 8005ac8:	4299      	cmp	r1, r3
 8005aca:	460f      	mov	r7, r1
 8005acc:	460e      	mov	r6, r1
 8005ace:	f340 82e7 	ble.w	80060a0 <__ieee754_pow+0x958>
 8005ad2:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8005ad6:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8005ada:	4303      	orrs	r3, r0
 8005adc:	f000 81e2 	beq.w	8005ea4 <__ieee754_pow+0x75c>
 8005ae0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	f7fa ff68 	bl	80009bc <__aeabi_dcmplt>
 8005aec:	3800      	subs	r0, #0
 8005aee:	bf18      	it	ne
 8005af0:	2001      	movne	r0, #1
 8005af2:	e72f      	b.n	8005954 <__ieee754_pow+0x20c>
 8005af4:	f3af 8000 	nop.w
 8005af8:	60000000 	.word	0x60000000
 8005afc:	3ff71547 	.word	0x3ff71547
 8005b00:	f85ddf44 	.word	0xf85ddf44
 8005b04:	3e54ae0b 	.word	0x3e54ae0b
 8005b08:	55555555 	.word	0x55555555
 8005b0c:	3fd55555 	.word	0x3fd55555
 8005b10:	652b82fe 	.word	0x652b82fe
 8005b14:	3ff71547 	.word	0x3ff71547
 8005b18:	3ff00000 	.word	0x3ff00000
 8005b1c:	3fd00000 	.word	0x3fd00000
 8005b20:	3fe00000 	.word	0x3fe00000
 8005b24:	bff00000 	.word	0xbff00000
 8005b28:	408fffff 	.word	0x408fffff
 8005b2c:	4bd4      	ldr	r3, [pc, #848]	; (8005e80 <__ieee754_pow+0x738>)
 8005b2e:	2200      	movs	r2, #0
 8005b30:	402b      	ands	r3, r5
 8005b32:	b943      	cbnz	r3, 8005b46 <__ieee754_pow+0x3fe>
 8005b34:	4658      	mov	r0, fp
 8005b36:	4661      	mov	r1, ip
 8005b38:	4bd2      	ldr	r3, [pc, #840]	; (8005e84 <__ieee754_pow+0x73c>)
 8005b3a:	f7fa fccd 	bl	80004d8 <__aeabi_dmul>
 8005b3e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8005b42:	4683      	mov	fp, r0
 8005b44:	460c      	mov	r4, r1
 8005b46:	1523      	asrs	r3, r4, #20
 8005b48:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005b4c:	4413      	add	r3, r2
 8005b4e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005b50:	4bcd      	ldr	r3, [pc, #820]	; (8005e88 <__ieee754_pow+0x740>)
 8005b52:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8005b56:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8005b5a:	429c      	cmp	r4, r3
 8005b5c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8005b60:	dd08      	ble.n	8005b74 <__ieee754_pow+0x42c>
 8005b62:	4bca      	ldr	r3, [pc, #808]	; (8005e8c <__ieee754_pow+0x744>)
 8005b64:	429c      	cmp	r4, r3
 8005b66:	f340 8164 	ble.w	8005e32 <__ieee754_pow+0x6ea>
 8005b6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b6c:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8005b70:	3301      	adds	r3, #1
 8005b72:	930b      	str	r3, [sp, #44]	; 0x2c
 8005b74:	2600      	movs	r6, #0
 8005b76:	00f3      	lsls	r3, r6, #3
 8005b78:	930d      	str	r3, [sp, #52]	; 0x34
 8005b7a:	4bc5      	ldr	r3, [pc, #788]	; (8005e90 <__ieee754_pow+0x748>)
 8005b7c:	4658      	mov	r0, fp
 8005b7e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005b82:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005b86:	4629      	mov	r1, r5
 8005b88:	461a      	mov	r2, r3
 8005b8a:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8005b8e:	4623      	mov	r3, r4
 8005b90:	f7fa faea 	bl	8000168 <__aeabi_dsub>
 8005b94:	46da      	mov	sl, fp
 8005b96:	462b      	mov	r3, r5
 8005b98:	4652      	mov	r2, sl
 8005b9a:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8005b9e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005ba2:	f7fa fae3 	bl	800016c <__adddf3>
 8005ba6:	4602      	mov	r2, r0
 8005ba8:	460b      	mov	r3, r1
 8005baa:	2000      	movs	r0, #0
 8005bac:	49b9      	ldr	r1, [pc, #740]	; (8005e94 <__ieee754_pow+0x74c>)
 8005bae:	f7fa fdbd 	bl	800072c <__aeabi_ddiv>
 8005bb2:	4602      	mov	r2, r0
 8005bb4:	460b      	mov	r3, r1
 8005bb6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005bba:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005bbe:	f7fa fc8b 	bl	80004d8 <__aeabi_dmul>
 8005bc2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005bc6:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8005bca:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005bce:	2300      	movs	r3, #0
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	46ab      	mov	fp, r5
 8005bd4:	106d      	asrs	r5, r5, #1
 8005bd6:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8005bda:	9304      	str	r3, [sp, #16]
 8005bdc:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8005be0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8005be4:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8005be8:	4640      	mov	r0, r8
 8005bea:	4649      	mov	r1, r9
 8005bec:	4614      	mov	r4, r2
 8005bee:	461d      	mov	r5, r3
 8005bf0:	f7fa fc72 	bl	80004d8 <__aeabi_dmul>
 8005bf4:	4602      	mov	r2, r0
 8005bf6:	460b      	mov	r3, r1
 8005bf8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005bfc:	f7fa fab4 	bl	8000168 <__aeabi_dsub>
 8005c00:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005c04:	4606      	mov	r6, r0
 8005c06:	460f      	mov	r7, r1
 8005c08:	4620      	mov	r0, r4
 8005c0a:	4629      	mov	r1, r5
 8005c0c:	f7fa faac 	bl	8000168 <__aeabi_dsub>
 8005c10:	4602      	mov	r2, r0
 8005c12:	460b      	mov	r3, r1
 8005c14:	4650      	mov	r0, sl
 8005c16:	4659      	mov	r1, fp
 8005c18:	f7fa faa6 	bl	8000168 <__aeabi_dsub>
 8005c1c:	4642      	mov	r2, r8
 8005c1e:	464b      	mov	r3, r9
 8005c20:	f7fa fc5a 	bl	80004d8 <__aeabi_dmul>
 8005c24:	4602      	mov	r2, r0
 8005c26:	460b      	mov	r3, r1
 8005c28:	4630      	mov	r0, r6
 8005c2a:	4639      	mov	r1, r7
 8005c2c:	f7fa fa9c 	bl	8000168 <__aeabi_dsub>
 8005c30:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005c34:	f7fa fc50 	bl	80004d8 <__aeabi_dmul>
 8005c38:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005c3c:	4682      	mov	sl, r0
 8005c3e:	468b      	mov	fp, r1
 8005c40:	4610      	mov	r0, r2
 8005c42:	4619      	mov	r1, r3
 8005c44:	f7fa fc48 	bl	80004d8 <__aeabi_dmul>
 8005c48:	a37b      	add	r3, pc, #492	; (adr r3, 8005e38 <__ieee754_pow+0x6f0>)
 8005c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c4e:	4604      	mov	r4, r0
 8005c50:	460d      	mov	r5, r1
 8005c52:	f7fa fc41 	bl	80004d8 <__aeabi_dmul>
 8005c56:	a37a      	add	r3, pc, #488	; (adr r3, 8005e40 <__ieee754_pow+0x6f8>)
 8005c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c5c:	f7fa fa86 	bl	800016c <__adddf3>
 8005c60:	4622      	mov	r2, r4
 8005c62:	462b      	mov	r3, r5
 8005c64:	f7fa fc38 	bl	80004d8 <__aeabi_dmul>
 8005c68:	a377      	add	r3, pc, #476	; (adr r3, 8005e48 <__ieee754_pow+0x700>)
 8005c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c6e:	f7fa fa7d 	bl	800016c <__adddf3>
 8005c72:	4622      	mov	r2, r4
 8005c74:	462b      	mov	r3, r5
 8005c76:	f7fa fc2f 	bl	80004d8 <__aeabi_dmul>
 8005c7a:	a375      	add	r3, pc, #468	; (adr r3, 8005e50 <__ieee754_pow+0x708>)
 8005c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c80:	f7fa fa74 	bl	800016c <__adddf3>
 8005c84:	4622      	mov	r2, r4
 8005c86:	462b      	mov	r3, r5
 8005c88:	f7fa fc26 	bl	80004d8 <__aeabi_dmul>
 8005c8c:	a372      	add	r3, pc, #456	; (adr r3, 8005e58 <__ieee754_pow+0x710>)
 8005c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c92:	f7fa fa6b 	bl	800016c <__adddf3>
 8005c96:	4622      	mov	r2, r4
 8005c98:	462b      	mov	r3, r5
 8005c9a:	f7fa fc1d 	bl	80004d8 <__aeabi_dmul>
 8005c9e:	a370      	add	r3, pc, #448	; (adr r3, 8005e60 <__ieee754_pow+0x718>)
 8005ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ca4:	f7fa fa62 	bl	800016c <__adddf3>
 8005ca8:	4622      	mov	r2, r4
 8005caa:	4606      	mov	r6, r0
 8005cac:	460f      	mov	r7, r1
 8005cae:	462b      	mov	r3, r5
 8005cb0:	4620      	mov	r0, r4
 8005cb2:	4629      	mov	r1, r5
 8005cb4:	f7fa fc10 	bl	80004d8 <__aeabi_dmul>
 8005cb8:	4602      	mov	r2, r0
 8005cba:	460b      	mov	r3, r1
 8005cbc:	4630      	mov	r0, r6
 8005cbe:	4639      	mov	r1, r7
 8005cc0:	f7fa fc0a 	bl	80004d8 <__aeabi_dmul>
 8005cc4:	4604      	mov	r4, r0
 8005cc6:	460d      	mov	r5, r1
 8005cc8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ccc:	4642      	mov	r2, r8
 8005cce:	464b      	mov	r3, r9
 8005cd0:	f7fa fa4c 	bl	800016c <__adddf3>
 8005cd4:	4652      	mov	r2, sl
 8005cd6:	465b      	mov	r3, fp
 8005cd8:	f7fa fbfe 	bl	80004d8 <__aeabi_dmul>
 8005cdc:	4622      	mov	r2, r4
 8005cde:	462b      	mov	r3, r5
 8005ce0:	f7fa fa44 	bl	800016c <__adddf3>
 8005ce4:	4642      	mov	r2, r8
 8005ce6:	4606      	mov	r6, r0
 8005ce8:	460f      	mov	r7, r1
 8005cea:	464b      	mov	r3, r9
 8005cec:	4640      	mov	r0, r8
 8005cee:	4649      	mov	r1, r9
 8005cf0:	f7fa fbf2 	bl	80004d8 <__aeabi_dmul>
 8005cf4:	4602      	mov	r2, r0
 8005cf6:	460b      	mov	r3, r1
 8005cf8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	4b66      	ldr	r3, [pc, #408]	; (8005e98 <__ieee754_pow+0x750>)
 8005d00:	f7fa fa34 	bl	800016c <__adddf3>
 8005d04:	4632      	mov	r2, r6
 8005d06:	463b      	mov	r3, r7
 8005d08:	f7fa fa30 	bl	800016c <__adddf3>
 8005d0c:	2400      	movs	r4, #0
 8005d0e:	460d      	mov	r5, r1
 8005d10:	4622      	mov	r2, r4
 8005d12:	460b      	mov	r3, r1
 8005d14:	4640      	mov	r0, r8
 8005d16:	4649      	mov	r1, r9
 8005d18:	f7fa fbde 	bl	80004d8 <__aeabi_dmul>
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	4680      	mov	r8, r0
 8005d20:	4689      	mov	r9, r1
 8005d22:	4620      	mov	r0, r4
 8005d24:	4629      	mov	r1, r5
 8005d26:	4b5c      	ldr	r3, [pc, #368]	; (8005e98 <__ieee754_pow+0x750>)
 8005d28:	f7fa fa1e 	bl	8000168 <__aeabi_dsub>
 8005d2c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005d30:	f7fa fa1a 	bl	8000168 <__aeabi_dsub>
 8005d34:	4602      	mov	r2, r0
 8005d36:	460b      	mov	r3, r1
 8005d38:	4630      	mov	r0, r6
 8005d3a:	4639      	mov	r1, r7
 8005d3c:	f7fa fa14 	bl	8000168 <__aeabi_dsub>
 8005d40:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005d44:	f7fa fbc8 	bl	80004d8 <__aeabi_dmul>
 8005d48:	4622      	mov	r2, r4
 8005d4a:	4606      	mov	r6, r0
 8005d4c:	460f      	mov	r7, r1
 8005d4e:	462b      	mov	r3, r5
 8005d50:	4650      	mov	r0, sl
 8005d52:	4659      	mov	r1, fp
 8005d54:	f7fa fbc0 	bl	80004d8 <__aeabi_dmul>
 8005d58:	4602      	mov	r2, r0
 8005d5a:	460b      	mov	r3, r1
 8005d5c:	4630      	mov	r0, r6
 8005d5e:	4639      	mov	r1, r7
 8005d60:	f7fa fa04 	bl	800016c <__adddf3>
 8005d64:	2400      	movs	r4, #0
 8005d66:	4606      	mov	r6, r0
 8005d68:	460f      	mov	r7, r1
 8005d6a:	4602      	mov	r2, r0
 8005d6c:	460b      	mov	r3, r1
 8005d6e:	4640      	mov	r0, r8
 8005d70:	4649      	mov	r1, r9
 8005d72:	f7fa f9fb 	bl	800016c <__adddf3>
 8005d76:	a33c      	add	r3, pc, #240	; (adr r3, 8005e68 <__ieee754_pow+0x720>)
 8005d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d7c:	4620      	mov	r0, r4
 8005d7e:	460d      	mov	r5, r1
 8005d80:	f7fa fbaa 	bl	80004d8 <__aeabi_dmul>
 8005d84:	4642      	mov	r2, r8
 8005d86:	464b      	mov	r3, r9
 8005d88:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005d8c:	4620      	mov	r0, r4
 8005d8e:	4629      	mov	r1, r5
 8005d90:	f7fa f9ea 	bl	8000168 <__aeabi_dsub>
 8005d94:	4602      	mov	r2, r0
 8005d96:	460b      	mov	r3, r1
 8005d98:	4630      	mov	r0, r6
 8005d9a:	4639      	mov	r1, r7
 8005d9c:	f7fa f9e4 	bl	8000168 <__aeabi_dsub>
 8005da0:	a333      	add	r3, pc, #204	; (adr r3, 8005e70 <__ieee754_pow+0x728>)
 8005da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005da6:	f7fa fb97 	bl	80004d8 <__aeabi_dmul>
 8005daa:	a333      	add	r3, pc, #204	; (adr r3, 8005e78 <__ieee754_pow+0x730>)
 8005dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005db0:	4606      	mov	r6, r0
 8005db2:	460f      	mov	r7, r1
 8005db4:	4620      	mov	r0, r4
 8005db6:	4629      	mov	r1, r5
 8005db8:	f7fa fb8e 	bl	80004d8 <__aeabi_dmul>
 8005dbc:	4602      	mov	r2, r0
 8005dbe:	460b      	mov	r3, r1
 8005dc0:	4630      	mov	r0, r6
 8005dc2:	4639      	mov	r1, r7
 8005dc4:	f7fa f9d2 	bl	800016c <__adddf3>
 8005dc8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005dca:	4b34      	ldr	r3, [pc, #208]	; (8005e9c <__ieee754_pow+0x754>)
 8005dcc:	4413      	add	r3, r2
 8005dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dd2:	f7fa f9cb 	bl	800016c <__adddf3>
 8005dd6:	4680      	mov	r8, r0
 8005dd8:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005dda:	4689      	mov	r9, r1
 8005ddc:	f7fa fb12 	bl	8000404 <__aeabi_i2d>
 8005de0:	4604      	mov	r4, r0
 8005de2:	460d      	mov	r5, r1
 8005de4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005de8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005dea:	4b2d      	ldr	r3, [pc, #180]	; (8005ea0 <__ieee754_pow+0x758>)
 8005dec:	4413      	add	r3, r2
 8005dee:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005df2:	4642      	mov	r2, r8
 8005df4:	464b      	mov	r3, r9
 8005df6:	f7fa f9b9 	bl	800016c <__adddf3>
 8005dfa:	4632      	mov	r2, r6
 8005dfc:	463b      	mov	r3, r7
 8005dfe:	f7fa f9b5 	bl	800016c <__adddf3>
 8005e02:	4622      	mov	r2, r4
 8005e04:	462b      	mov	r3, r5
 8005e06:	f7fa f9b1 	bl	800016c <__adddf3>
 8005e0a:	2000      	movs	r0, #0
 8005e0c:	4622      	mov	r2, r4
 8005e0e:	462b      	mov	r3, r5
 8005e10:	4682      	mov	sl, r0
 8005e12:	468b      	mov	fp, r1
 8005e14:	f7fa f9a8 	bl	8000168 <__aeabi_dsub>
 8005e18:	4632      	mov	r2, r6
 8005e1a:	463b      	mov	r3, r7
 8005e1c:	f7fa f9a4 	bl	8000168 <__aeabi_dsub>
 8005e20:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005e24:	f7fa f9a0 	bl	8000168 <__aeabi_dsub>
 8005e28:	4602      	mov	r2, r0
 8005e2a:	460b      	mov	r3, r1
 8005e2c:	4640      	mov	r0, r8
 8005e2e:	4649      	mov	r1, r9
 8005e30:	e60b      	b.n	8005a4a <__ieee754_pow+0x302>
 8005e32:	2601      	movs	r6, #1
 8005e34:	e69f      	b.n	8005b76 <__ieee754_pow+0x42e>
 8005e36:	bf00      	nop
 8005e38:	4a454eef 	.word	0x4a454eef
 8005e3c:	3fca7e28 	.word	0x3fca7e28
 8005e40:	93c9db65 	.word	0x93c9db65
 8005e44:	3fcd864a 	.word	0x3fcd864a
 8005e48:	a91d4101 	.word	0xa91d4101
 8005e4c:	3fd17460 	.word	0x3fd17460
 8005e50:	518f264d 	.word	0x518f264d
 8005e54:	3fd55555 	.word	0x3fd55555
 8005e58:	db6fabff 	.word	0xdb6fabff
 8005e5c:	3fdb6db6 	.word	0x3fdb6db6
 8005e60:	33333303 	.word	0x33333303
 8005e64:	3fe33333 	.word	0x3fe33333
 8005e68:	e0000000 	.word	0xe0000000
 8005e6c:	3feec709 	.word	0x3feec709
 8005e70:	dc3a03fd 	.word	0xdc3a03fd
 8005e74:	3feec709 	.word	0x3feec709
 8005e78:	145b01f5 	.word	0x145b01f5
 8005e7c:	be3e2fe0 	.word	0xbe3e2fe0
 8005e80:	7ff00000 	.word	0x7ff00000
 8005e84:	43400000 	.word	0x43400000
 8005e88:	0003988e 	.word	0x0003988e
 8005e8c:	000bb679 	.word	0x000bb679
 8005e90:	08006510 	.word	0x08006510
 8005e94:	3ff00000 	.word	0x3ff00000
 8005e98:	40080000 	.word	0x40080000
 8005e9c:	08006530 	.word	0x08006530
 8005ea0:	08006520 	.word	0x08006520
 8005ea4:	a39c      	add	r3, pc, #624	; (adr r3, 8006118 <__ieee754_pow+0x9d0>)
 8005ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eaa:	4640      	mov	r0, r8
 8005eac:	4649      	mov	r1, r9
 8005eae:	f7fa f95d 	bl	800016c <__adddf3>
 8005eb2:	4622      	mov	r2, r4
 8005eb4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005eb8:	462b      	mov	r3, r5
 8005eba:	4650      	mov	r0, sl
 8005ebc:	4639      	mov	r1, r7
 8005ebe:	f7fa f953 	bl	8000168 <__aeabi_dsub>
 8005ec2:	4602      	mov	r2, r0
 8005ec4:	460b      	mov	r3, r1
 8005ec6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005eca:	f7fa fd95 	bl	80009f8 <__aeabi_dcmpgt>
 8005ece:	2800      	cmp	r0, #0
 8005ed0:	f47f ae06 	bne.w	8005ae0 <__ieee754_pow+0x398>
 8005ed4:	4aa2      	ldr	r2, [pc, #648]	; (8006160 <__ieee754_pow+0xa18>)
 8005ed6:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8005eda:	4293      	cmp	r3, r2
 8005edc:	f340 8100 	ble.w	80060e0 <__ieee754_pow+0x998>
 8005ee0:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8005ee4:	151b      	asrs	r3, r3, #20
 8005ee6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8005eea:	fa4a fa03 	asr.w	sl, sl, r3
 8005eee:	44b2      	add	sl, r6
 8005ef0:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8005ef4:	489b      	ldr	r0, [pc, #620]	; (8006164 <__ieee754_pow+0xa1c>)
 8005ef6:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8005efa:	4108      	asrs	r0, r1
 8005efc:	ea00 030a 	and.w	r3, r0, sl
 8005f00:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8005f04:	f1c1 0114 	rsb	r1, r1, #20
 8005f08:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8005f0c:	fa4a fa01 	asr.w	sl, sl, r1
 8005f10:	2e00      	cmp	r6, #0
 8005f12:	f04f 0200 	mov.w	r2, #0
 8005f16:	4620      	mov	r0, r4
 8005f18:	4629      	mov	r1, r5
 8005f1a:	bfb8      	it	lt
 8005f1c:	f1ca 0a00 	rsblt	sl, sl, #0
 8005f20:	f7fa f922 	bl	8000168 <__aeabi_dsub>
 8005f24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005f28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005f2c:	2400      	movs	r4, #0
 8005f2e:	4642      	mov	r2, r8
 8005f30:	464b      	mov	r3, r9
 8005f32:	f7fa f91b 	bl	800016c <__adddf3>
 8005f36:	a37a      	add	r3, pc, #488	; (adr r3, 8006120 <__ieee754_pow+0x9d8>)
 8005f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f3c:	4620      	mov	r0, r4
 8005f3e:	460d      	mov	r5, r1
 8005f40:	f7fa faca 	bl	80004d8 <__aeabi_dmul>
 8005f44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005f48:	4606      	mov	r6, r0
 8005f4a:	460f      	mov	r7, r1
 8005f4c:	4620      	mov	r0, r4
 8005f4e:	4629      	mov	r1, r5
 8005f50:	f7fa f90a 	bl	8000168 <__aeabi_dsub>
 8005f54:	4602      	mov	r2, r0
 8005f56:	460b      	mov	r3, r1
 8005f58:	4640      	mov	r0, r8
 8005f5a:	4649      	mov	r1, r9
 8005f5c:	f7fa f904 	bl	8000168 <__aeabi_dsub>
 8005f60:	a371      	add	r3, pc, #452	; (adr r3, 8006128 <__ieee754_pow+0x9e0>)
 8005f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f66:	f7fa fab7 	bl	80004d8 <__aeabi_dmul>
 8005f6a:	a371      	add	r3, pc, #452	; (adr r3, 8006130 <__ieee754_pow+0x9e8>)
 8005f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f70:	4680      	mov	r8, r0
 8005f72:	4689      	mov	r9, r1
 8005f74:	4620      	mov	r0, r4
 8005f76:	4629      	mov	r1, r5
 8005f78:	f7fa faae 	bl	80004d8 <__aeabi_dmul>
 8005f7c:	4602      	mov	r2, r0
 8005f7e:	460b      	mov	r3, r1
 8005f80:	4640      	mov	r0, r8
 8005f82:	4649      	mov	r1, r9
 8005f84:	f7fa f8f2 	bl	800016c <__adddf3>
 8005f88:	4604      	mov	r4, r0
 8005f8a:	460d      	mov	r5, r1
 8005f8c:	4602      	mov	r2, r0
 8005f8e:	460b      	mov	r3, r1
 8005f90:	4630      	mov	r0, r6
 8005f92:	4639      	mov	r1, r7
 8005f94:	f7fa f8ea 	bl	800016c <__adddf3>
 8005f98:	4632      	mov	r2, r6
 8005f9a:	463b      	mov	r3, r7
 8005f9c:	4680      	mov	r8, r0
 8005f9e:	4689      	mov	r9, r1
 8005fa0:	f7fa f8e2 	bl	8000168 <__aeabi_dsub>
 8005fa4:	4602      	mov	r2, r0
 8005fa6:	460b      	mov	r3, r1
 8005fa8:	4620      	mov	r0, r4
 8005faa:	4629      	mov	r1, r5
 8005fac:	f7fa f8dc 	bl	8000168 <__aeabi_dsub>
 8005fb0:	4642      	mov	r2, r8
 8005fb2:	4606      	mov	r6, r0
 8005fb4:	460f      	mov	r7, r1
 8005fb6:	464b      	mov	r3, r9
 8005fb8:	4640      	mov	r0, r8
 8005fba:	4649      	mov	r1, r9
 8005fbc:	f7fa fa8c 	bl	80004d8 <__aeabi_dmul>
 8005fc0:	a35d      	add	r3, pc, #372	; (adr r3, 8006138 <__ieee754_pow+0x9f0>)
 8005fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fc6:	4604      	mov	r4, r0
 8005fc8:	460d      	mov	r5, r1
 8005fca:	f7fa fa85 	bl	80004d8 <__aeabi_dmul>
 8005fce:	a35c      	add	r3, pc, #368	; (adr r3, 8006140 <__ieee754_pow+0x9f8>)
 8005fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fd4:	f7fa f8c8 	bl	8000168 <__aeabi_dsub>
 8005fd8:	4622      	mov	r2, r4
 8005fda:	462b      	mov	r3, r5
 8005fdc:	f7fa fa7c 	bl	80004d8 <__aeabi_dmul>
 8005fe0:	a359      	add	r3, pc, #356	; (adr r3, 8006148 <__ieee754_pow+0xa00>)
 8005fe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fe6:	f7fa f8c1 	bl	800016c <__adddf3>
 8005fea:	4622      	mov	r2, r4
 8005fec:	462b      	mov	r3, r5
 8005fee:	f7fa fa73 	bl	80004d8 <__aeabi_dmul>
 8005ff2:	a357      	add	r3, pc, #348	; (adr r3, 8006150 <__ieee754_pow+0xa08>)
 8005ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ff8:	f7fa f8b6 	bl	8000168 <__aeabi_dsub>
 8005ffc:	4622      	mov	r2, r4
 8005ffe:	462b      	mov	r3, r5
 8006000:	f7fa fa6a 	bl	80004d8 <__aeabi_dmul>
 8006004:	a354      	add	r3, pc, #336	; (adr r3, 8006158 <__ieee754_pow+0xa10>)
 8006006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800600a:	f7fa f8af 	bl	800016c <__adddf3>
 800600e:	4622      	mov	r2, r4
 8006010:	462b      	mov	r3, r5
 8006012:	f7fa fa61 	bl	80004d8 <__aeabi_dmul>
 8006016:	4602      	mov	r2, r0
 8006018:	460b      	mov	r3, r1
 800601a:	4640      	mov	r0, r8
 800601c:	4649      	mov	r1, r9
 800601e:	f7fa f8a3 	bl	8000168 <__aeabi_dsub>
 8006022:	4604      	mov	r4, r0
 8006024:	460d      	mov	r5, r1
 8006026:	4602      	mov	r2, r0
 8006028:	460b      	mov	r3, r1
 800602a:	4640      	mov	r0, r8
 800602c:	4649      	mov	r1, r9
 800602e:	f7fa fa53 	bl	80004d8 <__aeabi_dmul>
 8006032:	2200      	movs	r2, #0
 8006034:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006038:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800603c:	4620      	mov	r0, r4
 800603e:	4629      	mov	r1, r5
 8006040:	f7fa f892 	bl	8000168 <__aeabi_dsub>
 8006044:	4602      	mov	r2, r0
 8006046:	460b      	mov	r3, r1
 8006048:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800604c:	f7fa fb6e 	bl	800072c <__aeabi_ddiv>
 8006050:	4632      	mov	r2, r6
 8006052:	4604      	mov	r4, r0
 8006054:	460d      	mov	r5, r1
 8006056:	463b      	mov	r3, r7
 8006058:	4640      	mov	r0, r8
 800605a:	4649      	mov	r1, r9
 800605c:	f7fa fa3c 	bl	80004d8 <__aeabi_dmul>
 8006060:	4632      	mov	r2, r6
 8006062:	463b      	mov	r3, r7
 8006064:	f7fa f882 	bl	800016c <__adddf3>
 8006068:	4602      	mov	r2, r0
 800606a:	460b      	mov	r3, r1
 800606c:	4620      	mov	r0, r4
 800606e:	4629      	mov	r1, r5
 8006070:	f7fa f87a 	bl	8000168 <__aeabi_dsub>
 8006074:	4642      	mov	r2, r8
 8006076:	464b      	mov	r3, r9
 8006078:	f7fa f876 	bl	8000168 <__aeabi_dsub>
 800607c:	4602      	mov	r2, r0
 800607e:	460b      	mov	r3, r1
 8006080:	2000      	movs	r0, #0
 8006082:	4939      	ldr	r1, [pc, #228]	; (8006168 <__ieee754_pow+0xa20>)
 8006084:	f7fa f870 	bl	8000168 <__aeabi_dsub>
 8006088:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800608c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8006090:	da29      	bge.n	80060e6 <__ieee754_pow+0x99e>
 8006092:	4652      	mov	r2, sl
 8006094:	f000 f874 	bl	8006180 <scalbn>
 8006098:	e9dd 2300 	ldrd	r2, r3, [sp]
 800609c:	f7ff bbfd 	b.w	800589a <__ieee754_pow+0x152>
 80060a0:	4b32      	ldr	r3, [pc, #200]	; (800616c <__ieee754_pow+0xa24>)
 80060a2:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 80060a6:	429f      	cmp	r7, r3
 80060a8:	f77f af14 	ble.w	8005ed4 <__ieee754_pow+0x78c>
 80060ac:	4b30      	ldr	r3, [pc, #192]	; (8006170 <__ieee754_pow+0xa28>)
 80060ae:	440b      	add	r3, r1
 80060b0:	4303      	orrs	r3, r0
 80060b2:	d009      	beq.n	80060c8 <__ieee754_pow+0x980>
 80060b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80060b8:	2200      	movs	r2, #0
 80060ba:	2300      	movs	r3, #0
 80060bc:	f7fa fc7e 	bl	80009bc <__aeabi_dcmplt>
 80060c0:	3800      	subs	r0, #0
 80060c2:	bf18      	it	ne
 80060c4:	2001      	movne	r0, #1
 80060c6:	e452      	b.n	800596e <__ieee754_pow+0x226>
 80060c8:	4622      	mov	r2, r4
 80060ca:	462b      	mov	r3, r5
 80060cc:	f7fa f84c 	bl	8000168 <__aeabi_dsub>
 80060d0:	4642      	mov	r2, r8
 80060d2:	464b      	mov	r3, r9
 80060d4:	f7fa fc86 	bl	80009e4 <__aeabi_dcmpge>
 80060d8:	2800      	cmp	r0, #0
 80060da:	f43f aefb 	beq.w	8005ed4 <__ieee754_pow+0x78c>
 80060de:	e7e9      	b.n	80060b4 <__ieee754_pow+0x96c>
 80060e0:	f04f 0a00 	mov.w	sl, #0
 80060e4:	e720      	b.n	8005f28 <__ieee754_pow+0x7e0>
 80060e6:	4621      	mov	r1, r4
 80060e8:	e7d6      	b.n	8006098 <__ieee754_pow+0x950>
 80060ea:	f04f 0b00 	mov.w	fp, #0
 80060ee:	f8df c078 	ldr.w	ip, [pc, #120]	; 8006168 <__ieee754_pow+0xa20>
 80060f2:	f7ff bbb9 	b.w	8005868 <__ieee754_pow+0x120>
 80060f6:	f04f 0b00 	mov.w	fp, #0
 80060fa:	f04f 0c00 	mov.w	ip, #0
 80060fe:	f7ff bbb3 	b.w	8005868 <__ieee754_pow+0x120>
 8006102:	4640      	mov	r0, r8
 8006104:	4649      	mov	r1, r9
 8006106:	f7ff bb3c 	b.w	8005782 <__ieee754_pow+0x3a>
 800610a:	9200      	str	r2, [sp, #0]
 800610c:	f7ff bb88 	b.w	8005820 <__ieee754_pow+0xd8>
 8006110:	2300      	movs	r3, #0
 8006112:	f7ff bb72 	b.w	80057fa <__ieee754_pow+0xb2>
 8006116:	bf00      	nop
 8006118:	652b82fe 	.word	0x652b82fe
 800611c:	3c971547 	.word	0x3c971547
 8006120:	00000000 	.word	0x00000000
 8006124:	3fe62e43 	.word	0x3fe62e43
 8006128:	fefa39ef 	.word	0xfefa39ef
 800612c:	3fe62e42 	.word	0x3fe62e42
 8006130:	0ca86c39 	.word	0x0ca86c39
 8006134:	be205c61 	.word	0xbe205c61
 8006138:	72bea4d0 	.word	0x72bea4d0
 800613c:	3e663769 	.word	0x3e663769
 8006140:	c5d26bf1 	.word	0xc5d26bf1
 8006144:	3ebbbd41 	.word	0x3ebbbd41
 8006148:	af25de2c 	.word	0xaf25de2c
 800614c:	3f11566a 	.word	0x3f11566a
 8006150:	16bebd93 	.word	0x16bebd93
 8006154:	3f66c16c 	.word	0x3f66c16c
 8006158:	5555553e 	.word	0x5555553e
 800615c:	3fc55555 	.word	0x3fc55555
 8006160:	3fe00000 	.word	0x3fe00000
 8006164:	fff00000 	.word	0xfff00000
 8006168:	3ff00000 	.word	0x3ff00000
 800616c:	4090cbff 	.word	0x4090cbff
 8006170:	3f6f3400 	.word	0x3f6f3400

08006174 <fabs>:
 8006174:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006178:	4619      	mov	r1, r3
 800617a:	4770      	bx	lr
 800617c:	0000      	movs	r0, r0
	...

08006180 <scalbn>:
 8006180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006182:	4616      	mov	r6, r2
 8006184:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8006188:	4604      	mov	r4, r0
 800618a:	460d      	mov	r5, r1
 800618c:	460b      	mov	r3, r1
 800618e:	b992      	cbnz	r2, 80061b6 <scalbn+0x36>
 8006190:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006194:	4303      	orrs	r3, r0
 8006196:	d03c      	beq.n	8006212 <scalbn+0x92>
 8006198:	4b31      	ldr	r3, [pc, #196]	; (8006260 <scalbn+0xe0>)
 800619a:	2200      	movs	r2, #0
 800619c:	f7fa f99c 	bl	80004d8 <__aeabi_dmul>
 80061a0:	4b30      	ldr	r3, [pc, #192]	; (8006264 <scalbn+0xe4>)
 80061a2:	4604      	mov	r4, r0
 80061a4:	429e      	cmp	r6, r3
 80061a6:	460d      	mov	r5, r1
 80061a8:	da0f      	bge.n	80061ca <scalbn+0x4a>
 80061aa:	a329      	add	r3, pc, #164	; (adr r3, 8006250 <scalbn+0xd0>)
 80061ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061b0:	f7fa f992 	bl	80004d8 <__aeabi_dmul>
 80061b4:	e006      	b.n	80061c4 <scalbn+0x44>
 80061b6:	f240 77ff 	movw	r7, #2047	; 0x7ff
 80061ba:	42ba      	cmp	r2, r7
 80061bc:	d109      	bne.n	80061d2 <scalbn+0x52>
 80061be:	4602      	mov	r2, r0
 80061c0:	f7f9 ffd4 	bl	800016c <__adddf3>
 80061c4:	4604      	mov	r4, r0
 80061c6:	460d      	mov	r5, r1
 80061c8:	e023      	b.n	8006212 <scalbn+0x92>
 80061ca:	460b      	mov	r3, r1
 80061cc:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80061d0:	3a36      	subs	r2, #54	; 0x36
 80061d2:	f24c 3150 	movw	r1, #50000	; 0xc350
 80061d6:	428e      	cmp	r6, r1
 80061d8:	dd0e      	ble.n	80061f8 <scalbn+0x78>
 80061da:	a31f      	add	r3, pc, #124	; (adr r3, 8006258 <scalbn+0xd8>)
 80061dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061e0:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 80061e4:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 80061e8:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 80061ec:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 80061f0:	481d      	ldr	r0, [pc, #116]	; (8006268 <scalbn+0xe8>)
 80061f2:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 80061f6:	e7db      	b.n	80061b0 <scalbn+0x30>
 80061f8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80061fc:	4432      	add	r2, r6
 80061fe:	428a      	cmp	r2, r1
 8006200:	dceb      	bgt.n	80061da <scalbn+0x5a>
 8006202:	2a00      	cmp	r2, #0
 8006204:	dd08      	ble.n	8006218 <scalbn+0x98>
 8006206:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800620a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800620e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006212:	4620      	mov	r0, r4
 8006214:	4629      	mov	r1, r5
 8006216:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006218:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800621c:	da0c      	bge.n	8006238 <scalbn+0xb8>
 800621e:	a30c      	add	r3, pc, #48	; (adr r3, 8006250 <scalbn+0xd0>)
 8006220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006224:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8006228:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 800622c:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 8006230:	480e      	ldr	r0, [pc, #56]	; (800626c <scalbn+0xec>)
 8006232:	f041 011f 	orr.w	r1, r1, #31
 8006236:	e7bb      	b.n	80061b0 <scalbn+0x30>
 8006238:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800623c:	3236      	adds	r2, #54	; 0x36
 800623e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006242:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006246:	4620      	mov	r0, r4
 8006248:	4629      	mov	r1, r5
 800624a:	2200      	movs	r2, #0
 800624c:	4b08      	ldr	r3, [pc, #32]	; (8006270 <scalbn+0xf0>)
 800624e:	e7af      	b.n	80061b0 <scalbn+0x30>
 8006250:	c2f8f359 	.word	0xc2f8f359
 8006254:	01a56e1f 	.word	0x01a56e1f
 8006258:	8800759c 	.word	0x8800759c
 800625c:	7e37e43c 	.word	0x7e37e43c
 8006260:	43500000 	.word	0x43500000
 8006264:	ffff3cb0 	.word	0xffff3cb0
 8006268:	8800759c 	.word	0x8800759c
 800626c:	c2f8f359 	.word	0xc2f8f359
 8006270:	3c900000 	.word	0x3c900000

08006274 <with_errno>:
 8006274:	b570      	push	{r4, r5, r6, lr}
 8006276:	4604      	mov	r4, r0
 8006278:	460d      	mov	r5, r1
 800627a:	4616      	mov	r6, r2
 800627c:	f7fe fd6a 	bl	8004d54 <__errno>
 8006280:	4629      	mov	r1, r5
 8006282:	6006      	str	r6, [r0, #0]
 8006284:	4620      	mov	r0, r4
 8006286:	bd70      	pop	{r4, r5, r6, pc}

08006288 <xflow>:
 8006288:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800628a:	4615      	mov	r5, r2
 800628c:	461c      	mov	r4, r3
 800628e:	b180      	cbz	r0, 80062b2 <xflow+0x2a>
 8006290:	4610      	mov	r0, r2
 8006292:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8006296:	e9cd 0100 	strd	r0, r1, [sp]
 800629a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800629e:	4628      	mov	r0, r5
 80062a0:	4621      	mov	r1, r4
 80062a2:	f7fa f919 	bl	80004d8 <__aeabi_dmul>
 80062a6:	2222      	movs	r2, #34	; 0x22
 80062a8:	b003      	add	sp, #12
 80062aa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80062ae:	f7ff bfe1 	b.w	8006274 <with_errno>
 80062b2:	4610      	mov	r0, r2
 80062b4:	4619      	mov	r1, r3
 80062b6:	e7ee      	b.n	8006296 <xflow+0xe>

080062b8 <__math_uflow>:
 80062b8:	2200      	movs	r2, #0
 80062ba:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80062be:	f7ff bfe3 	b.w	8006288 <xflow>

080062c2 <__math_oflow>:
 80062c2:	2200      	movs	r2, #0
 80062c4:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80062c8:	f7ff bfde 	b.w	8006288 <xflow>

080062cc <__ieee754_sqrt>:
 80062cc:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 8006470 <__ieee754_sqrt+0x1a4>
 80062d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062d4:	ea3c 0c01 	bics.w	ip, ip, r1
 80062d8:	460b      	mov	r3, r1
 80062da:	4606      	mov	r6, r0
 80062dc:	460d      	mov	r5, r1
 80062de:	460a      	mov	r2, r1
 80062e0:	4604      	mov	r4, r0
 80062e2:	d10e      	bne.n	8006302 <__ieee754_sqrt+0x36>
 80062e4:	4602      	mov	r2, r0
 80062e6:	f7fa f8f7 	bl	80004d8 <__aeabi_dmul>
 80062ea:	4602      	mov	r2, r0
 80062ec:	460b      	mov	r3, r1
 80062ee:	4630      	mov	r0, r6
 80062f0:	4629      	mov	r1, r5
 80062f2:	f7f9 ff3b 	bl	800016c <__adddf3>
 80062f6:	4606      	mov	r6, r0
 80062f8:	460d      	mov	r5, r1
 80062fa:	4630      	mov	r0, r6
 80062fc:	4629      	mov	r1, r5
 80062fe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006302:	2900      	cmp	r1, #0
 8006304:	dc0d      	bgt.n	8006322 <__ieee754_sqrt+0x56>
 8006306:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800630a:	ea5c 0c00 	orrs.w	ip, ip, r0
 800630e:	d0f4      	beq.n	80062fa <__ieee754_sqrt+0x2e>
 8006310:	b139      	cbz	r1, 8006322 <__ieee754_sqrt+0x56>
 8006312:	4602      	mov	r2, r0
 8006314:	f7f9 ff28 	bl	8000168 <__aeabi_dsub>
 8006318:	4602      	mov	r2, r0
 800631a:	460b      	mov	r3, r1
 800631c:	f7fa fa06 	bl	800072c <__aeabi_ddiv>
 8006320:	e7e9      	b.n	80062f6 <__ieee754_sqrt+0x2a>
 8006322:	1512      	asrs	r2, r2, #20
 8006324:	f000 8089 	beq.w	800643a <__ieee754_sqrt+0x16e>
 8006328:	2500      	movs	r5, #0
 800632a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800632e:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8006332:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006336:	07d2      	lsls	r2, r2, #31
 8006338:	bf5c      	itt	pl
 800633a:	005b      	lslpl	r3, r3, #1
 800633c:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 8006340:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006344:	bf58      	it	pl
 8006346:	0064      	lslpl	r4, r4, #1
 8006348:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800634c:	0062      	lsls	r2, r4, #1
 800634e:	2016      	movs	r0, #22
 8006350:	4629      	mov	r1, r5
 8006352:	f44f 1400 	mov.w	r4, #2097152	; 0x200000
 8006356:	1076      	asrs	r6, r6, #1
 8006358:	190f      	adds	r7, r1, r4
 800635a:	429f      	cmp	r7, r3
 800635c:	bfde      	ittt	le
 800635e:	1bdb      	suble	r3, r3, r7
 8006360:	1939      	addle	r1, r7, r4
 8006362:	192d      	addle	r5, r5, r4
 8006364:	005b      	lsls	r3, r3, #1
 8006366:	3801      	subs	r0, #1
 8006368:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800636c:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8006370:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8006374:	d1f0      	bne.n	8006358 <__ieee754_sqrt+0x8c>
 8006376:	4604      	mov	r4, r0
 8006378:	2720      	movs	r7, #32
 800637a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800637e:	428b      	cmp	r3, r1
 8006380:	eb0c 0e00 	add.w	lr, ip, r0
 8006384:	dc02      	bgt.n	800638c <__ieee754_sqrt+0xc0>
 8006386:	d113      	bne.n	80063b0 <__ieee754_sqrt+0xe4>
 8006388:	4596      	cmp	lr, r2
 800638a:	d811      	bhi.n	80063b0 <__ieee754_sqrt+0xe4>
 800638c:	f1be 0f00 	cmp.w	lr, #0
 8006390:	eb0e 000c 	add.w	r0, lr, ip
 8006394:	da56      	bge.n	8006444 <__ieee754_sqrt+0x178>
 8006396:	2800      	cmp	r0, #0
 8006398:	db54      	blt.n	8006444 <__ieee754_sqrt+0x178>
 800639a:	f101 0801 	add.w	r8, r1, #1
 800639e:	1a5b      	subs	r3, r3, r1
 80063a0:	4641      	mov	r1, r8
 80063a2:	4596      	cmp	lr, r2
 80063a4:	bf88      	it	hi
 80063a6:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80063aa:	eba2 020e 	sub.w	r2, r2, lr
 80063ae:	4464      	add	r4, ip
 80063b0:	005b      	lsls	r3, r3, #1
 80063b2:	3f01      	subs	r7, #1
 80063b4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80063b8:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80063bc:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80063c0:	d1dd      	bne.n	800637e <__ieee754_sqrt+0xb2>
 80063c2:	4313      	orrs	r3, r2
 80063c4:	d01b      	beq.n	80063fe <__ieee754_sqrt+0x132>
 80063c6:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8006474 <__ieee754_sqrt+0x1a8>
 80063ca:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8006478 <__ieee754_sqrt+0x1ac>
 80063ce:	e9da 0100 	ldrd	r0, r1, [sl]
 80063d2:	e9db 2300 	ldrd	r2, r3, [fp]
 80063d6:	f7f9 fec7 	bl	8000168 <__aeabi_dsub>
 80063da:	e9da 8900 	ldrd	r8, r9, [sl]
 80063de:	4602      	mov	r2, r0
 80063e0:	460b      	mov	r3, r1
 80063e2:	4640      	mov	r0, r8
 80063e4:	4649      	mov	r1, r9
 80063e6:	f7fa faf3 	bl	80009d0 <__aeabi_dcmple>
 80063ea:	b140      	cbz	r0, 80063fe <__ieee754_sqrt+0x132>
 80063ec:	e9da 0100 	ldrd	r0, r1, [sl]
 80063f0:	e9db 2300 	ldrd	r2, r3, [fp]
 80063f4:	f1b4 3fff 	cmp.w	r4, #4294967295
 80063f8:	d126      	bne.n	8006448 <__ieee754_sqrt+0x17c>
 80063fa:	463c      	mov	r4, r7
 80063fc:	3501      	adds	r5, #1
 80063fe:	106b      	asrs	r3, r5, #1
 8006400:	0864      	lsrs	r4, r4, #1
 8006402:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8006406:	07ea      	lsls	r2, r5, #31
 8006408:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800640c:	bf48      	it	mi
 800640e:	f044 4400 	orrmi.w	r4, r4, #2147483648	; 0x80000000
 8006412:	4620      	mov	r0, r4
 8006414:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 8006418:	e76d      	b.n	80062f6 <__ieee754_sqrt+0x2a>
 800641a:	0ae3      	lsrs	r3, r4, #11
 800641c:	3915      	subs	r1, #21
 800641e:	0564      	lsls	r4, r4, #21
 8006420:	2b00      	cmp	r3, #0
 8006422:	d0fa      	beq.n	800641a <__ieee754_sqrt+0x14e>
 8006424:	02d8      	lsls	r0, r3, #11
 8006426:	d50a      	bpl.n	800643e <__ieee754_sqrt+0x172>
 8006428:	f1c2 0020 	rsb	r0, r2, #32
 800642c:	fa24 f000 	lsr.w	r0, r4, r0
 8006430:	1e55      	subs	r5, r2, #1
 8006432:	4094      	lsls	r4, r2
 8006434:	4303      	orrs	r3, r0
 8006436:	1b4a      	subs	r2, r1, r5
 8006438:	e776      	b.n	8006328 <__ieee754_sqrt+0x5c>
 800643a:	4611      	mov	r1, r2
 800643c:	e7f0      	b.n	8006420 <__ieee754_sqrt+0x154>
 800643e:	005b      	lsls	r3, r3, #1
 8006440:	3201      	adds	r2, #1
 8006442:	e7ef      	b.n	8006424 <__ieee754_sqrt+0x158>
 8006444:	4688      	mov	r8, r1
 8006446:	e7aa      	b.n	800639e <__ieee754_sqrt+0xd2>
 8006448:	f7f9 fe90 	bl	800016c <__adddf3>
 800644c:	e9da 8900 	ldrd	r8, r9, [sl]
 8006450:	4602      	mov	r2, r0
 8006452:	460b      	mov	r3, r1
 8006454:	4640      	mov	r0, r8
 8006456:	4649      	mov	r1, r9
 8006458:	f7fa fab0 	bl	80009bc <__aeabi_dcmplt>
 800645c:	b120      	cbz	r0, 8006468 <__ieee754_sqrt+0x19c>
 800645e:	1ca1      	adds	r1, r4, #2
 8006460:	bf08      	it	eq
 8006462:	3501      	addeq	r5, #1
 8006464:	3402      	adds	r4, #2
 8006466:	e7ca      	b.n	80063fe <__ieee754_sqrt+0x132>
 8006468:	3401      	adds	r4, #1
 800646a:	f024 0401 	bic.w	r4, r4, #1
 800646e:	e7c6      	b.n	80063fe <__ieee754_sqrt+0x132>
 8006470:	7ff00000 	.word	0x7ff00000
 8006474:	20000068 	.word	0x20000068
 8006478:	20000070 	.word	0x20000070

0800647c <_init>:
 800647c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800647e:	bf00      	nop
 8006480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006482:	bc08      	pop	{r3}
 8006484:	469e      	mov	lr, r3
 8006486:	4770      	bx	lr

08006488 <_fini>:
 8006488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800648a:	bf00      	nop
 800648c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800648e:	bc08      	pop	{r3}
 8006490:	469e      	mov	lr, r3
 8006492:	4770      	bx	lr
