library verilog;
use verilog.vl_types.all;
entity memory is
    port(
        clock           : in     vl_logic;
        memoryWrite     : in     vl_logic;
        Adrss           : in     vl_logic_vector(11 downto 0);
        InpData         : in     vl_logic_vector(15 downto 0);
        OutData         : out    vl_logic_vector(15 downto 0)
    );
end memory;
