# TCL File Generated by Component Editor 11.0
# Fri Oct 28 17:15:47 EDT 2011
# DO NOT MODIFY


# +-----------------------------------
# | 
# | export_master "Master Export" v1.0
# | null 2011.10.28.17:15:47
# | Avalon slave 2 conduit
# | 
# | E:/Stuff/Project/ece1749/trunk/base/ip/export_master/export_master.v
# | 
# |    ./export_master.v syn, sim
# | 
# +-----------------------------------

# +-----------------------------------
# | request TCL package from ACDS 11.0
# | 
package require -exact sopc 11.0
# | 
# +-----------------------------------

# +-----------------------------------
# | module export_master
# | 
set_module_property DESCRIPTION "Avalon slave 2 conduit"
set_module_property NAME export_master
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property DISPLAY_NAME "Master Export"
set_module_property TOP_LEVEL_HDL_FILE export_master.v
set_module_property TOP_LEVEL_HDL_MODULE export_master
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL TRUE
set_module_property FIX_110_VIP_PATH false
# | 
# +-----------------------------------

# +-----------------------------------
# | files
# | 
add_file export_master.v {SYNTHESIS SIMULATION}
# | 
# +-----------------------------------

# +-----------------------------------
# | parameters
# | 
add_parameter DWIDTH INTEGER 256
set_parameter_property DWIDTH DEFAULT_VALUE 256
set_parameter_property DWIDTH DISPLAY_NAME DWIDTH
set_parameter_property DWIDTH TYPE INTEGER
set_parameter_property DWIDTH UNITS None
set_parameter_property DWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DWIDTH AFFECTS_GENERATION false
set_parameter_property DWIDTH HDL_PARAMETER true
add_parameter AWIDTH_S INTEGER 25
set_parameter_property AWIDTH_S DEFAULT_VALUE 25
set_parameter_property AWIDTH_S DISPLAY_NAME AWIDTH_S
set_parameter_property AWIDTH_S TYPE INTEGER
set_parameter_property AWIDTH_S UNITS None
set_parameter_property AWIDTH_S ALLOWED_RANGES -2147483648:2147483647
set_parameter_property AWIDTH_S AFFECTS_GENERATION false
set_parameter_property AWIDTH_S HDL_PARAMETER true
add_parameter AWIDTH_M INTEGER 30
set_parameter_property AWIDTH_M DEFAULT_VALUE 30
set_parameter_property AWIDTH_M DISPLAY_NAME AWIDTH_M
set_parameter_property AWIDTH_M TYPE INTEGER
set_parameter_property AWIDTH_M UNITS None
set_parameter_property AWIDTH_M ALLOWED_RANGES -2147483648:2147483647
set_parameter_property AWIDTH_M AFFECTS_GENERATION false
set_parameter_property AWIDTH_M HDL_PARAMETER true
add_parameter BYTEWIDTH INTEGER 8
set_parameter_property BYTEWIDTH DEFAULT_VALUE 8
set_parameter_property BYTEWIDTH DISPLAY_NAME BYTEWIDTH
set_parameter_property BYTEWIDTH TYPE INTEGER
set_parameter_property BYTEWIDTH UNITS None
set_parameter_property BYTEWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property BYTEWIDTH AFFECTS_GENERATION false
set_parameter_property BYTEWIDTH HDL_PARAMETER true
add_parameter BURSTWIDTH INTEGER 5
set_parameter_property BURSTWIDTH DEFAULT_VALUE 5
set_parameter_property BURSTWIDTH DISPLAY_NAME BURSTWIDTH
set_parameter_property BURSTWIDTH TYPE INTEGER
set_parameter_property BURSTWIDTH UNITS None
set_parameter_property BURSTWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property BURSTWIDTH AFFECTS_GENERATION false
set_parameter_property BURSTWIDTH HDL_PARAMETER true
# | 
# +-----------------------------------

# +-----------------------------------
# | display items
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point clock
# | 
add_interface clock clock end
set_interface_property clock clockRate 0

set_interface_property clock ENABLED true

add_interface_port clock clk clk Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point reset
# | 
add_interface reset reset end
set_interface_property reset associatedClock ""
set_interface_property reset synchronousEdges NONE

set_interface_property reset ENABLED true

add_interface_port reset reset reset Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point s
# | 
add_interface s avalon end
set_interface_property s addressUnits WORDS
set_interface_property s associatedClock clock
set_interface_property s associatedReset reset
set_interface_property s bitsPerSymbol 8
set_interface_property s burstOnBurstBoundariesOnly false
set_interface_property s burstcountUnits WORDS
set_interface_property s explicitAddressSpan 0
set_interface_property s holdTime 0
set_interface_property s linewrapBursts false
set_interface_property s maximumPendingReadTransactions 64
set_interface_property s readLatency 0
set_interface_property s readWaitTime 1
set_interface_property s setupTime 0
set_interface_property s timingUnits Cycles
set_interface_property s writeWaitTime 0

set_interface_property s ENABLED true

add_interface_port s s_address address Input "(AWIDTH_S-1) - (0) + 1"
add_interface_port s s_byteenable byteenable Input BYTEWIDTH
add_interface_port s s_burstcount burstcount Input BURSTWIDTH
add_interface_port s s_write write Input 1
add_interface_port s s_writedata writedata Input DWIDTH
add_interface_port s s_read read Input 1
add_interface_port s s_readdata readdata Output DWIDTH
add_interface_port s s_readdatavalid readdatavalid Output 1
add_interface_port s s_waitrequest waitrequest Output 1
add_interface_port s s_burstbegin beginbursttransfer Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point m_export
# | 
add_interface m_export conduit end

set_interface_property m_export ENABLED true

add_interface_port m_export m_address export Output AWIDTH_M
add_interface_port m_export m_byteenable export Output BYTEWIDTH
add_interface_port m_export m_burstcount export Output BURSTWIDTH
add_interface_port m_export m_write export Output 1
add_interface_port m_export m_writedata export Output DWIDTH
add_interface_port m_export m_read export Output 1
add_interface_port m_export m_readdata export Input DWIDTH
add_interface_port m_export m_readdatavalid export Input 1
add_interface_port m_export m_waitrequest export Input 1
add_interface_port m_export m_burstbegin export Output 1
# | 
# +-----------------------------------
