
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 50000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /mnt/c/MTP_orginal/gap//bfs-8.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000000 cycles: 2500195 heartbeat IPC: 3.99969 cumulative IPC: 3.99969 (Simulation time: 0 hr 0 min 14 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5242696 heartbeat IPC: 3.64631 cumulative IPC: 3.81483 (Simulation time: 0 hr 0 min 31 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6650333 (Simulation time: 0 hr 0 min 40 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 29260155 heartbeat IPC: 0.416364 cumulative IPC: 0.221143 (Simulation time: 0 hr 0 min 55 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 78106179 heartbeat IPC: 0.204725 cumulative IPC: 0.20992 (Simulation time: 0 hr 1 min 25 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 115138184 heartbeat IPC: 0.270037 cumulative IPC: 0.230441 (Simulation time: 0 hr 1 min 51 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 126796316 heartbeat IPC: 0.85777 cumulative IPC: 0.291312 (Simulation time: 0 hr 2 min 13 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 145751403 heartbeat IPC: 0.527563 cumulative IPC: 0.323506 (Simulation time: 0 hr 2 min 36 sec) 
Finished CPU 0 instructions: 50000004 cycles: 155994268 cumulative IPC: 0.320525 (Simulation time: 0 hr 2 min 47 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.320525 instructions: 50000004 cycles: 155994268
cpu0_DTLB TOTAL     ACCESS:    9962492  HIT:    9856057  MISS:     106435
cpu0_DTLB LOAD      ACCESS:    8314205  HIT:    8209145  MISS:     105060
cpu0_DTLB RFO       ACCESS:    1648287  HIT:    1646912  MISS:       1375
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 35.5238 cycles
cpu0_ITLB TOTAL     ACCESS:    4960851  HIT:    4960851  MISS:          0
cpu0_ITLB LOAD      ACCESS:    4960851  HIT:    4960851  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:        731  HIT:        717  MISS:         14
cpu0_L1I LOAD      ACCESS:        731  HIT:        717  MISS:         14
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 209.643 cycles
cpu0_STLB TOTAL     ACCESS:     106435  HIT:      42759  MISS:      63676
cpu0_STLB LOAD      ACCESS:     105060  HIT:      42246  MISS:      62814
cpu0_STLB RFO       ACCESS:       1375  HIT:        513  MISS:        862
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 44.2769 cycles
cpu0_L1D TOTAL     ACCESS:    7580801  HIT:    6492489  MISS:    1088312
cpu0_L1D LOAD      ACCESS:    5950483  HIT:    4934275  MISS:    1016208
cpu0_L1D RFO       ACCESS:    1566883  HIT:    1495315  MISS:      71568
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      63435  HIT:      62899  MISS:        536
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 158.107 cycles
cpu0_L2C TOTAL     ACCESS:    1224294  HIT:     333347  MISS:     890947
cpu0_L2C LOAD      ACCESS:    1016222  HIT:     194079  MISS:     822143
cpu0_L2C RFO       ACCESS:      71568  HIT:       2839  MISS:      68729
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     135968  HIT:     135959  MISS:          9
cpu0_L2C TRANSLATION ACCESS:        536  HIT:        470  MISS:         66
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 179.665 cycles
LLC TOTAL     ACCESS:    1023771  HIT:     178090  MISS:     845681
LLC LOAD      ACCESS:     822143  HIT:      45525  MISS:     776618
LLC RFO       ACCESS:      68729  HIT:        376  MISS:      68353
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     132833  HIT:     132167  MISS:        666
LLC TRANSLATION ACCESS:         66  HIT:         22  MISS:         44
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 167.158 cycles
LLC Load Access : 822143
Dead Block count: 123490
Unique Blocks Accessed: 358534
Reuse_distance_Access
01_0 36
02_1 325
03_2 1150
04_3-4 5946
05_5-6 8705
06_7-8 8306
07_9-10 6904
08_11-12 5853
09_13-15 6620
10_16-20 8268
11_21-30 12582
12_31-40 10811
13_41-50 11869
14_51-60 16923
15_61-70 24207
16_71-80 32215
17_81-100 71061
18_101-150 188556
19_151-200 43227
20_>200 45
Avg_block_Reuse_Access
01_0 0
02_1 0
03_2 0
04_3-4 0
05_5-6 7
06_7-8 194
07_9-10 569
08_11-12 592
09_13-15 715
10_16-20 905
11_21-30 1016
12_31-40 2017
13_41-50 3764
14_51-60 5554
15_61-70 8042
16_71-80 13016
17_81-100 57214
18_101-150 138882
19_151-200 2556
20_>200 1
Access_per_block
01_0 0
02_1 123490
03_2 86858
04_3-4 138436
05_5-6 5713
06_7-8 810
07_9-10 810
08_11-12 870
09_13-15 798
10_16-20 431
11_21-30 317
12_31-40 1
13_41-50 0
14_51-60 0
15_61-70 0
16_71-80 0
17_81-100 0
18_101-150 0
19_151-200 0
20_>200 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     160550  ROW_BUFFER_MISS:     684421
 DBUS AVG_CONGESTED_CYCLE:    3.74723
 WQ ROW_BUFFER_HIT:      77762  ROW_BUFFER_MISS:      50388  FULL:          0


CPU 0 Branch Prediction Accuracy: 86.1527% MPKI: 30.6625 Average ROB Occupancy at Mispredict: 11.37
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0001
BRANCH_INDIRECT: 2e-05
BRANCH_CONDITIONAL: 30.6619
BRANCH_DIRECT_CALL: 0.00026
BRANCH_INDIRECT_CALL: 4e-05
BRANCH_RETURN: 0.00026

