// Seed: 1675037007
module module_0 ();
  wire id_1;
  assign id_1[1] = id_1;
  type_6 id_3 (
      .id_0(id_1),
      .id_1(),
      .id_2(id_2),
      .id_3(id_1)
  );
  logic id_4;
  assign id_1 = !id_0;
endmodule
