Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Sep 18 00:43:36 2019
| Host         : Ishwar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.998        0.000                      0                 4498        0.148        0.000                      0                 4498        4.500        0.000                       0                  2260  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.998        0.000                      0                 4498        0.148        0.000                      0                 4498        4.500        0.000                       0                  2260  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 flasher/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_data_reg[130][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.967ns  (logic 0.580ns (7.280%)  route 7.387ns (92.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        1.623     5.226    flasher/clk_IBUF_BUFG
    SLICE_X36Y77         FDRE                                         r  flasher/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  flasher/state_reg[2]/Q
                         net (fo=176, routed)         1.848     7.530    uart/state_reg[2][0]
    SLICE_X33Y73         LUT3 (Prop_lut3_I1_O)        0.124     7.654 r  uart/current_data[128][6]_i_1/O
                         net (fo=128, routed)         5.539    13.192    flasher/rx_data_reg[7]_3[6]
    SLICE_X49Y47         FDRE                                         r  flasher/current_data_reg[130][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        1.679    15.101    flasher/clk_IBUF_BUFG
    SLICE_X49Y47         FDRE                                         r  flasher/current_data_reg[130][6]/C
                         clock pessimism              0.187    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X49Y47         FDRE (Setup_fdre_C_D)       -0.062    15.191    flasher/current_data_reg[130][6]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -13.192    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             2.118ns  (required time - arrival time)
  Source:                 flasher/current_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_data_reg[201][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.515ns  (logic 2.263ns (30.112%)  route 5.252ns (69.888%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        1.625     5.228    flasher/clk_IBUF_BUFG
    SLICE_X38Y71         FDRE                                         r  flasher/current_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.478     5.706 r  flasher/current_index_reg[2]/Q
                         net (fo=120, routed)         0.896     6.602    flasher/current_index[2]
    SLICE_X35Y71         LUT4 (Prop_lut4_I2_O)        0.295     6.897 r  flasher/current_data[0][7]_i_29/O
                         net (fo=1, routed)           0.000     6.897    flasher/current_data[0][7]_i_29_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.447 r  flasher/current_data_reg[0][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.447    flasher/current_data_reg[0][7]_i_18_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  flasher/current_data_reg[0][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.561    flasher/current_data_reg[0][7]_i_13_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  flasher/current_data_reg[0][7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.675    flasher/current_data_reg[0][7]_i_8_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 r  flasher/current_data_reg[0][7]_i_7/CO[3]
                         net (fo=54, routed)          1.781     9.570    flasher/current_data_reg[0][7]_i_7_n_0
    SLICE_X38Y57         LUT2 (Prop_lut2_I0_O)        0.146     9.716 r  flasher/current_data[30][7]_i_3/O
                         net (fo=22, routed)          1.130    10.846    flasher/current_data[30][7]_i_3_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I5_O)        0.328    11.174 f  flasher/current_data[193][7]_i_3/O
                         net (fo=2, routed)           0.477    11.651    flasher/current_data[193][7]_i_3_n_0
    SLICE_X46Y66         LUT5 (Prop_lut5_I3_O)        0.124    11.775 r  flasher/current_data[201][7]_i_1/O
                         net (fo=8, routed)           0.968    12.743    flasher/next_data[201]_51
    SLICE_X55Y71         FDRE                                         r  flasher/current_data_reg[201][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        1.492    14.915    flasher/clk_IBUF_BUFG
    SLICE_X55Y71         FDRE                                         r  flasher/current_data_reg[201][2]/C
                         clock pessimism              0.187    15.102    
                         clock uncertainty           -0.035    15.066    
    SLICE_X55Y71         FDRE (Setup_fdre_C_CE)      -0.205    14.861    flasher/current_data_reg[201][2]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -12.743    
  -------------------------------------------------------------------
                         slack                                  2.118    

Slack (MET) :             2.118ns  (required time - arrival time)
  Source:                 flasher/current_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_data_reg[201][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.515ns  (logic 2.263ns (30.112%)  route 5.252ns (69.888%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        1.625     5.228    flasher/clk_IBUF_BUFG
    SLICE_X38Y71         FDRE                                         r  flasher/current_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.478     5.706 r  flasher/current_index_reg[2]/Q
                         net (fo=120, routed)         0.896     6.602    flasher/current_index[2]
    SLICE_X35Y71         LUT4 (Prop_lut4_I2_O)        0.295     6.897 r  flasher/current_data[0][7]_i_29/O
                         net (fo=1, routed)           0.000     6.897    flasher/current_data[0][7]_i_29_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.447 r  flasher/current_data_reg[0][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.447    flasher/current_data_reg[0][7]_i_18_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  flasher/current_data_reg[0][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.561    flasher/current_data_reg[0][7]_i_13_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  flasher/current_data_reg[0][7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.675    flasher/current_data_reg[0][7]_i_8_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 r  flasher/current_data_reg[0][7]_i_7/CO[3]
                         net (fo=54, routed)          1.781     9.570    flasher/current_data_reg[0][7]_i_7_n_0
    SLICE_X38Y57         LUT2 (Prop_lut2_I0_O)        0.146     9.716 r  flasher/current_data[30][7]_i_3/O
                         net (fo=22, routed)          1.130    10.846    flasher/current_data[30][7]_i_3_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I5_O)        0.328    11.174 f  flasher/current_data[193][7]_i_3/O
                         net (fo=2, routed)           0.477    11.651    flasher/current_data[193][7]_i_3_n_0
    SLICE_X46Y66         LUT5 (Prop_lut5_I3_O)        0.124    11.775 r  flasher/current_data[201][7]_i_1/O
                         net (fo=8, routed)           0.968    12.743    flasher/next_data[201]_51
    SLICE_X55Y71         FDRE                                         r  flasher/current_data_reg[201][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        1.492    14.915    flasher/clk_IBUF_BUFG
    SLICE_X55Y71         FDRE                                         r  flasher/current_data_reg[201][3]/C
                         clock pessimism              0.187    15.102    
                         clock uncertainty           -0.035    15.066    
    SLICE_X55Y71         FDRE (Setup_fdre_C_CE)      -0.205    14.861    flasher/current_data_reg[201][3]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -12.743    
  -------------------------------------------------------------------
                         slack                                  2.118    

Slack (MET) :             2.118ns  (required time - arrival time)
  Source:                 flasher/current_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_data_reg[201][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.515ns  (logic 2.263ns (30.112%)  route 5.252ns (69.888%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        1.625     5.228    flasher/clk_IBUF_BUFG
    SLICE_X38Y71         FDRE                                         r  flasher/current_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.478     5.706 r  flasher/current_index_reg[2]/Q
                         net (fo=120, routed)         0.896     6.602    flasher/current_index[2]
    SLICE_X35Y71         LUT4 (Prop_lut4_I2_O)        0.295     6.897 r  flasher/current_data[0][7]_i_29/O
                         net (fo=1, routed)           0.000     6.897    flasher/current_data[0][7]_i_29_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.447 r  flasher/current_data_reg[0][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.447    flasher/current_data_reg[0][7]_i_18_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  flasher/current_data_reg[0][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.561    flasher/current_data_reg[0][7]_i_13_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  flasher/current_data_reg[0][7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.675    flasher/current_data_reg[0][7]_i_8_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 r  flasher/current_data_reg[0][7]_i_7/CO[3]
                         net (fo=54, routed)          1.781     9.570    flasher/current_data_reg[0][7]_i_7_n_0
    SLICE_X38Y57         LUT2 (Prop_lut2_I0_O)        0.146     9.716 r  flasher/current_data[30][7]_i_3/O
                         net (fo=22, routed)          1.130    10.846    flasher/current_data[30][7]_i_3_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I5_O)        0.328    11.174 f  flasher/current_data[193][7]_i_3/O
                         net (fo=2, routed)           0.477    11.651    flasher/current_data[193][7]_i_3_n_0
    SLICE_X46Y66         LUT5 (Prop_lut5_I3_O)        0.124    11.775 r  flasher/current_data[201][7]_i_1/O
                         net (fo=8, routed)           0.968    12.743    flasher/next_data[201]_51
    SLICE_X55Y71         FDRE                                         r  flasher/current_data_reg[201][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        1.492    14.915    flasher/clk_IBUF_BUFG
    SLICE_X55Y71         FDRE                                         r  flasher/current_data_reg[201][6]/C
                         clock pessimism              0.187    15.102    
                         clock uncertainty           -0.035    15.066    
    SLICE_X55Y71         FDRE (Setup_fdre_C_CE)      -0.205    14.861    flasher/current_data_reg[201][6]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -12.743    
  -------------------------------------------------------------------
                         slack                                  2.118    

Slack (MET) :             2.118ns  (required time - arrival time)
  Source:                 flasher/current_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_data_reg[201][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.515ns  (logic 2.263ns (30.112%)  route 5.252ns (69.888%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        1.625     5.228    flasher/clk_IBUF_BUFG
    SLICE_X38Y71         FDRE                                         r  flasher/current_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.478     5.706 r  flasher/current_index_reg[2]/Q
                         net (fo=120, routed)         0.896     6.602    flasher/current_index[2]
    SLICE_X35Y71         LUT4 (Prop_lut4_I2_O)        0.295     6.897 r  flasher/current_data[0][7]_i_29/O
                         net (fo=1, routed)           0.000     6.897    flasher/current_data[0][7]_i_29_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.447 r  flasher/current_data_reg[0][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.447    flasher/current_data_reg[0][7]_i_18_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  flasher/current_data_reg[0][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.561    flasher/current_data_reg[0][7]_i_13_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  flasher/current_data_reg[0][7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.675    flasher/current_data_reg[0][7]_i_8_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 r  flasher/current_data_reg[0][7]_i_7/CO[3]
                         net (fo=54, routed)          1.781     9.570    flasher/current_data_reg[0][7]_i_7_n_0
    SLICE_X38Y57         LUT2 (Prop_lut2_I0_O)        0.146     9.716 r  flasher/current_data[30][7]_i_3/O
                         net (fo=22, routed)          1.130    10.846    flasher/current_data[30][7]_i_3_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I5_O)        0.328    11.174 f  flasher/current_data[193][7]_i_3/O
                         net (fo=2, routed)           0.477    11.651    flasher/current_data[193][7]_i_3_n_0
    SLICE_X46Y66         LUT5 (Prop_lut5_I3_O)        0.124    11.775 r  flasher/current_data[201][7]_i_1/O
                         net (fo=8, routed)           0.968    12.743    flasher/next_data[201]_51
    SLICE_X55Y71         FDRE                                         r  flasher/current_data_reg[201][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        1.492    14.915    flasher/clk_IBUF_BUFG
    SLICE_X55Y71         FDRE                                         r  flasher/current_data_reg[201][7]/C
                         clock pessimism              0.187    15.102    
                         clock uncertainty           -0.035    15.066    
    SLICE_X55Y71         FDRE (Setup_fdre_C_CE)      -0.205    14.861    flasher/current_data_reg[201][7]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -12.743    
  -------------------------------------------------------------------
                         slack                                  2.118    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 flasher/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_data_reg[35][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.584ns  (logic 0.704ns (9.283%)  route 6.880ns (90.717%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        1.623     5.226    flasher/clk_IBUF_BUFG
    SLICE_X37Y77         FDRE                                         r  flasher/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  flasher/state_reg[3]/Q
                         net (fo=45, routed)          1.711     7.393    flasher/state[3]
    SLICE_X14Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.517 r  flasher/state[2]_i_5/O
                         net (fo=272, routed)         4.345    11.862    flasher/state_reg[1]_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.986 r  flasher/current_data[35][7]_i_1/O
                         net (fo=8, routed)           0.824    12.809    flasher/next_data[35]_234
    SLICE_X37Y52         FDRE                                         r  flasher/current_data_reg[35][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        1.520    14.943    flasher/clk_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  flasher/current_data_reg[35][0]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X37Y52         FDRE (Setup_fdre_C_CE)      -0.205    14.961    flasher/current_data_reg[35][0]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -12.809    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 flasher/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_data_reg[35][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.584ns  (logic 0.704ns (9.283%)  route 6.880ns (90.717%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        1.623     5.226    flasher/clk_IBUF_BUFG
    SLICE_X37Y77         FDRE                                         r  flasher/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  flasher/state_reg[3]/Q
                         net (fo=45, routed)          1.711     7.393    flasher/state[3]
    SLICE_X14Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.517 r  flasher/state[2]_i_5/O
                         net (fo=272, routed)         4.345    11.862    flasher/state_reg[1]_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.986 r  flasher/current_data[35][7]_i_1/O
                         net (fo=8, routed)           0.824    12.809    flasher/next_data[35]_234
    SLICE_X37Y52         FDRE                                         r  flasher/current_data_reg[35][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        1.520    14.943    flasher/clk_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  flasher/current_data_reg[35][1]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X37Y52         FDRE (Setup_fdre_C_CE)      -0.205    14.961    flasher/current_data_reg[35][1]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -12.809    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 flasher/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_data_reg[35][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.584ns  (logic 0.704ns (9.283%)  route 6.880ns (90.717%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        1.623     5.226    flasher/clk_IBUF_BUFG
    SLICE_X37Y77         FDRE                                         r  flasher/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  flasher/state_reg[3]/Q
                         net (fo=45, routed)          1.711     7.393    flasher/state[3]
    SLICE_X14Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.517 r  flasher/state[2]_i_5/O
                         net (fo=272, routed)         4.345    11.862    flasher/state_reg[1]_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.986 r  flasher/current_data[35][7]_i_1/O
                         net (fo=8, routed)           0.824    12.809    flasher/next_data[35]_234
    SLICE_X37Y52         FDRE                                         r  flasher/current_data_reg[35][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        1.520    14.943    flasher/clk_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  flasher/current_data_reg[35][2]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X37Y52         FDRE (Setup_fdre_C_CE)      -0.205    14.961    flasher/current_data_reg[35][2]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -12.809    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 flasher/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_data_reg[35][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.584ns  (logic 0.704ns (9.283%)  route 6.880ns (90.717%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        1.623     5.226    flasher/clk_IBUF_BUFG
    SLICE_X37Y77         FDRE                                         r  flasher/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  flasher/state_reg[3]/Q
                         net (fo=45, routed)          1.711     7.393    flasher/state[3]
    SLICE_X14Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.517 r  flasher/state[2]_i_5/O
                         net (fo=272, routed)         4.345    11.862    flasher/state_reg[1]_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.986 r  flasher/current_data[35][7]_i_1/O
                         net (fo=8, routed)           0.824    12.809    flasher/next_data[35]_234
    SLICE_X37Y52         FDRE                                         r  flasher/current_data_reg[35][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        1.520    14.943    flasher/clk_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  flasher/current_data_reg[35][3]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X37Y52         FDRE (Setup_fdre_C_CE)      -0.205    14.961    flasher/current_data_reg[35][3]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -12.809    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 flasher/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_data_reg[35][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.584ns  (logic 0.704ns (9.283%)  route 6.880ns (90.717%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        1.623     5.226    flasher/clk_IBUF_BUFG
    SLICE_X37Y77         FDRE                                         r  flasher/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  flasher/state_reg[3]/Q
                         net (fo=45, routed)          1.711     7.393    flasher/state[3]
    SLICE_X14Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.517 r  flasher/state[2]_i_5/O
                         net (fo=272, routed)         4.345    11.862    flasher/state_reg[1]_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.986 r  flasher/current_data[35][7]_i_1/O
                         net (fo=8, routed)           0.824    12.809    flasher/next_data[35]_234
    SLICE_X37Y52         FDRE                                         r  flasher/current_data_reg[35][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        1.520    14.943    flasher/clk_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  flasher/current_data_reg[35][4]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X37Y52         FDRE (Setup_fdre_C_CE)      -0.205    14.961    flasher/current_data_reg[35][4]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -12.809    
  -------------------------------------------------------------------
                         slack                                  2.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 uart/tx_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.628%)  route 0.097ns (34.372%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        0.557     1.476    uart/clk_IBUF_BUFG
    SLICE_X37Y75         FDRE                                         r  uart/tx_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  uart/tx_buffer_reg[3]/Q
                         net (fo=1, routed)           0.097     1.715    flasher/tx_buffer_reg[8]_0[0]
    SLICE_X34Y76         LUT5 (Prop_lut5_I0_O)        0.045     1.760 r  flasher/tx_buffer[2]_i_1/O
                         net (fo=1, routed)           0.000     1.760    uart/D[0]
    SLICE_X34Y76         FDRE                                         r  uart/tx_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        0.826     1.991    uart/clk_IBUF_BUFG
    SLICE_X34Y76         FDRE                                         r  uart/tx_buffer_reg[2]/C
                         clock pessimism             -0.500     1.490    
    SLICE_X34Y76         FDRE (Hold_fdre_C_D)         0.121     1.611    uart/tx_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 uart/count_baud_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/count_baud_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.124%)  route 0.120ns (38.876%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        0.571     1.490    uart/clk_IBUF_BUFG
    SLICE_X13Y85         FDCE                                         r  uart/count_baud_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  uart/count_baud_reg[0]/Q
                         net (fo=6, routed)           0.120     1.752    uart/count_baud_reg__0[0]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.048     1.800 r  uart/count_baud[1]_i_1/O
                         net (fo=1, routed)           0.000     1.800    uart/p_0_in__0[1]
    SLICE_X12Y85         FDCE                                         r  uart/count_baud_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        0.841     2.006    uart/clk_IBUF_BUFG
    SLICE_X12Y85         FDCE                                         r  uart/count_baud_reg[1]/C
                         clock pessimism             -0.502     1.503    
    SLICE_X12Y85         FDCE (Hold_fdce_C_D)         0.133     1.636    uart/count_baud_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 flasher/current_data_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_address_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.464%)  route 0.113ns (44.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        0.559     1.478    flasher/clk_IBUF_BUFG
    SLICE_X32Y73         FDRE                                         r  flasher/current_data_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  flasher/current_data_reg[1][6]/Q
                         net (fo=2, routed)           0.113     1.733    flasher/current_data_reg[1]_258[6]
    SLICE_X30Y73         FDRE                                         r  flasher/current_address_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        0.827     1.992    flasher/clk_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  flasher/current_address_reg[1][6]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X30Y73         FDRE (Hold_fdre_C_D)         0.076     1.567    flasher/current_address_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 uart/count_baud_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/count_baud_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.343%)  route 0.124ns (39.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        0.571     1.490    uart/clk_IBUF_BUFG
    SLICE_X13Y85         FDCE                                         r  uart/count_baud_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  uart/count_baud_reg[0]/Q
                         net (fo=6, routed)           0.124     1.756    uart/count_baud_reg__0[0]
    SLICE_X12Y85         LUT5 (Prop_lut5_I0_O)        0.048     1.804 r  uart/count_baud[3]_i_1/O
                         net (fo=1, routed)           0.000     1.804    uart/p_0_in__0[3]
    SLICE_X12Y85         FDCE                                         r  uart/count_baud_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        0.841     2.006    uart/clk_IBUF_BUFG
    SLICE_X12Y85         FDCE                                         r  uart/count_baud_reg[3]/C
                         clock pessimism             -0.502     1.503    
    SLICE_X12Y85         FDCE (Hold_fdce_C_D)         0.131     1.634    uart/count_baud_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 uart/count_baud_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/count_baud_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.959%)  route 0.124ns (40.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        0.571     1.490    uart/clk_IBUF_BUFG
    SLICE_X13Y85         FDCE                                         r  uart/count_baud_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  uart/count_baud_reg[0]/Q
                         net (fo=6, routed)           0.124     1.756    uart/count_baud_reg__0[0]
    SLICE_X12Y85         LUT4 (Prop_lut4_I1_O)        0.045     1.801 r  uart/count_baud[2]_i_1/O
                         net (fo=1, routed)           0.000     1.801    uart/p_0_in__0[2]
    SLICE_X12Y85         FDCE                                         r  uart/count_baud_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        0.841     2.006    uart/clk_IBUF_BUFG
    SLICE_X12Y85         FDCE                                         r  uart/count_baud_reg[2]/C
                         clock pessimism             -0.502     1.503    
    SLICE_X12Y85         FDCE (Hold_fdce_C_D)         0.121     1.624    uart/count_baud_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart/baud_pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.440%)  route 0.109ns (36.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        0.566     1.485    uart/clk_IBUF_BUFG
    SLICE_X28Y82         FDCE                                         r  uart/baud_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  uart/baud_pulse_reg/Q
                         net (fo=6, routed)           0.109     1.735    uart/baud_pulse
    SLICE_X29Y82         LUT4 (Prop_lut4_I2_O)        0.048     1.783 r  uart/tx_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.783    uart/p_0_in__2[1]
    SLICE_X29Y82         FDCE                                         r  uart/tx_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        0.834     1.999    uart/clk_IBUF_BUFG
    SLICE_X29Y82         FDCE                                         r  uart/tx_count_reg[1]/C
                         clock pessimism             -0.500     1.498    
    SLICE_X29Y82         FDCE (Hold_fdce_C_D)         0.107     1.605    uart/tx_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 flasher/current_data_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_address_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        0.561     1.480    flasher/clk_IBUF_BUFG
    SLICE_X31Y72         FDRE                                         r  flasher/current_data_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  flasher/current_data_reg[2][5]/Q
                         net (fo=2, routed)           0.075     1.683    flasher/current_data_reg[2]_259[5]
    SLICE_X30Y72         FDRE                                         r  flasher/current_address_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        0.829     1.994    flasher/clk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  flasher/current_address_reg[2][5]/C
                         clock pessimism             -0.500     1.493    
    SLICE_X30Y72         FDRE (Hold_fdre_C_D)         0.009     1.502    flasher/current_address_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 uart/rx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_uart_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.832%)  route 0.126ns (47.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        0.561     1.480    uart/clk_IBUF_BUFG
    SLICE_X32Y78         FDCE                                         r  uart/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDCE (Prop_fdce_C_Q)         0.141     1.621 r  uart/rx_data_reg[3]/Q
                         net (fo=5, routed)           0.126     1.747    flasher/rx_data_reg[7][3]
    SLICE_X34Y77         FDRE                                         r  flasher/current_uart_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        0.828     1.993    flasher/clk_IBUF_BUFG
    SLICE_X34Y77         FDRE                                         r  flasher/current_uart_data_reg[3]/C
                         clock pessimism             -0.479     1.513    
    SLICE_X34Y77         FDRE (Hold_fdre_C_D)         0.052     1.565    flasher/current_uart_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uart/rx_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_uart_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.000%)  route 0.141ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        0.561     1.480    uart/clk_IBUF_BUFG
    SLICE_X32Y78         FDCE                                         r  uart/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDCE (Prop_fdce_C_Q)         0.141     1.621 r  uart/rx_data_reg[4]/Q
                         net (fo=6, routed)           0.141     1.762    flasher/rx_data_reg[7][4]
    SLICE_X34Y77         FDRE                                         r  flasher/current_uart_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        0.828     1.993    flasher/clk_IBUF_BUFG
    SLICE_X34Y77         FDRE                                         r  flasher/current_uart_data_reg[4]/C
                         clock pessimism             -0.479     1.513    
    SLICE_X34Y77         FDRE (Hold_fdre_C_D)         0.063     1.576    flasher/current_uart_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 flasher/current_data_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flasher/current_address_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.668%)  route 0.137ns (49.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        0.559     1.478    flasher/clk_IBUF_BUFG
    SLICE_X33Y73         FDRE                                         r  flasher/current_data_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  flasher/current_data_reg[0][3]/Q
                         net (fo=4, routed)           0.137     1.757    flasher/current_data_reg[0]_257[3]
    SLICE_X34Y73         FDRE                                         r  flasher/current_address_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2259, routed)        0.826     1.991    flasher/clk_IBUF_BUFG
    SLICE_X34Y73         FDRE                                         r  flasher/current_address_reg[0][3]/C
                         clock pessimism             -0.479     1.511    
    SLICE_X34Y73         FDRE (Hold_fdre_C_D)         0.059     1.570    flasher/current_address_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y63    flasher/current_data_reg[112][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y63    flasher/current_data_reg[112][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y63    flasher/current_data_reg[112][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y63    flasher/current_data_reg[112][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y63    flasher/current_data_reg[112][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y61    flasher/current_data_reg[113][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y61    flasher/current_data_reg[113][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y61    flasher/current_data_reg[113][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y63    flasher/current_data_reg[113][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y63    flasher/current_data_reg[112][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y63    flasher/current_data_reg[112][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y63    flasher/current_data_reg[112][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y63    flasher/current_data_reg[112][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y63    flasher/current_data_reg[112][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y73    flasher/current_data_reg[199][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y73    flasher/current_data_reg[199][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y73    flasher/current_data_reg[199][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y57    flasher/current_data_reg[227][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y57    flasher/current_data_reg[227][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y48    flasher/current_data_reg[140][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y48    flasher/current_data_reg[140][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y48    flasher/current_data_reg[140][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y48    flasher/current_data_reg[142][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y48    flasher/current_data_reg[142][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y47    flasher/current_data_reg[142][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y73    flasher/current_data_reg[199][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y71    flasher/current_data_reg[199][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y73    flasher/current_data_reg[199][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y61    flasher/current_data_reg[19][0]/C



