{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732324758306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732324758306 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732324758306 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732324758306 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732324758306 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732324758306 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732324758306 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732324758306 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732324758306 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732324758306 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732324758306 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732324758306 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732324758306 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732324758306 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732324758306 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732324758306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 19:19:18 2024 " "Processing started: Fri Nov 22 19:19:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732324758306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1732324758306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1732324758306 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1732324758577 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1732324758677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1732324758677 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1732324758699 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1732324758699 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1732324758972 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1732324759030 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1732324759045 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1732324759058 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732324759109 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732324759109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.304 " "Worst-case setup slack is -3.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324759110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324759110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.304             -29.793 iCLK  " "   -3.304             -29.793 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324759110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732324759110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.329 " "Worst-case hold slack is 0.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324759118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324759118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 iCLK  " "    0.329               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324759118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732324759118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.796 " "Worst-case recovery slack is -0.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324759122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324759122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.796             -12.498 iCLK  " "   -0.796             -12.498 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324759122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732324759122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.801 " "Worst-case removal slack is 3.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324759126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324759126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.801               0.000 iCLK  " "    3.801               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324759126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732324759126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.626 " "Worst-case minimum pulse width slack is 9.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324759128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324759128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.626               0.000 iCLK  " "    9.626               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324759128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732324759128 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732324759277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732324759277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732324759277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732324759277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.001 ns " "Worst Case Available Settling Time: 18.001 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732324759277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732324759277 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732324759277 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.304 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.304" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732324759286 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -3.304 (VIOLATED) " "Path #1: Setup slack is -3.304 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a9~portb_address_reg0 " "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a9~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot " "To Node      : hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.384      3.384  R        clock network delay " "     3.384      3.384  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.647      0.263     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a9~portb_address_reg0 " "     3.647      0.263     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a9~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.537      2.890 FR  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a9\|portbdataout\[7\] " "     6.537      2.890 FR  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a9\|portbdataout\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.940      0.403 RR    IC  IMem\|ram~53\|datad " "     6.940      0.403 RR    IC  IMem\|ram~53\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.095      0.155 RR  CELL  IMem\|ram~53\|combout " "     7.095      0.155 RR  CELL  IMem\|ram~53\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.195      1.100 RR    IC  forwarding_Unit\|process_label~5\|dataa " "     8.195      1.100 RR    IC  forwarding_Unit\|process_label~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.624      0.429 RF  CELL  forwarding_Unit\|process_label~5\|combout " "     8.624      0.429 RF  CELL  forwarding_Unit\|process_label~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.248      0.624 FF    IC  forwarding_Unit\|process_label~6\|datac " "     9.248      0.624 FF    IC  forwarding_Unit\|process_label~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.529      0.281 FF  CELL  forwarding_Unit\|process_label~6\|combout " "     9.529      0.281 FF  CELL  forwarding_Unit\|process_label~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.948      0.419 FF    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~0\|datac " "     9.948      0.419 FF    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.228      0.280 FF  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~0\|combout " "    10.228      0.280 FF  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.293      2.065 FF    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:25:MUXI\|g_Or\|o_F~1\|dataa " "    12.293      2.065 FF    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:25:MUXI\|g_Or\|o_F~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.717      0.424 FF  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:25:MUXI\|g_Or\|o_F~1\|combout " "    12.717      0.424 FF  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:25:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.967      0.250 FF    IC  e_equalityModule\|Equal0~34\|datad " "    12.967      0.250 FF    IC  e_equalityModule\|Equal0~34\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.117      0.150 FR  CELL  e_equalityModule\|Equal0~34\|combout " "    13.117      0.150 FR  CELL  e_equalityModule\|Equal0~34\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.482      1.365 RR    IC  e_equalityModule\|Equal0~37\|datab " "    14.482      1.365 RR    IC  e_equalityModule\|Equal0~37\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.914      0.432 RF  CELL  e_equalityModule\|Equal0~37\|combout " "    14.914      0.432 RF  CELL  e_equalityModule\|Equal0~37\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.636      0.722 FF    IC  e_equalityModule\|Equal0~41\|datac " "    15.636      0.722 FF    IC  e_equalityModule\|Equal0~41\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.917      0.281 FF  CELL  e_equalityModule\|Equal0~41\|combout " "    15.917      0.281 FF  CELL  e_equalityModule\|Equal0~41\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.145      0.228 FF    IC  g_FETCHLOGIC\|g_ADD\|o_F~0\|datad " "    16.145      0.228 FF    IC  g_FETCHLOGIC\|g_ADD\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.295      0.150 FR  CELL  g_FETCHLOGIC\|g_ADD\|o_F~0\|combout " "    16.295      0.150 FR  CELL  g_FETCHLOGIC\|g_ADD\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.569      0.274 RR    IC  hazard_Detection\|s_FlushIFID~4\|datad " "    16.569      0.274 RR    IC  hazard_Detection\|s_FlushIFID~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.724      0.155 RR  CELL  hazard_Detection\|s_FlushIFID~4\|combout " "    16.724      0.155 RR  CELL  hazard_Detection\|s_FlushIFID~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.724      0.000 RR    IC  hazard_Detection\|s_FlushIFIDnot\|d " "    16.724      0.000 RR    IC  hazard_Detection\|s_FlushIFIDnot\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.811      0.087 RR  CELL  hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot " "    16.811      0.087 RR  CELL  hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.477      3.477  F        clock network delay " "    13.477      3.477  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.509      0.032           clock pessimism removed " "    13.509      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.489     -0.020           clock uncertainty " "    13.489     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.507      0.018     uTsu  hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot " "    13.507      0.018     uTsu  hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.811 " "Data Arrival Time  :    16.811" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.507 " "Data Required Time :    13.507" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -3.304 (VIOLATED) " "Slack              :    -3.304 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759286 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732324759286 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.329 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.329" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732324759293 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.329  " "Path #1: Hold slack is 0.329 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:4:REGI\|s_Q " "From Node    : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:4:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:5:REGI\|s_Q " "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:5:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.984      2.984  R        clock network delay " "     2.984      2.984  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.216      0.232     uTco  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:4:REGI\|s_Q " "     3.216      0.232     uTco  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:4:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.216      0.000 RR  CELL  g_NBITREG_PC\|\\G_NBit_Reg0:4:REGI\|s_Q\|q " "     3.216      0.000 RR  CELL  g_NBITREG_PC\|\\G_NBit_Reg0:4:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.675      0.459 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_XOR2\|o_F\|datac " "     3.675      0.459 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_XOR2\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.935      0.260 RF  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_XOR2\|o_F\|combout " "     3.935      0.260 RF  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_XOR2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.935      0.000 FF    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:5:REGI\|s_Q\|d " "     3.935      0.000 FF    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:5:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.011      0.076 FF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:5:REGI\|s_Q " "     4.011      0.076 FF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:5:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.528      3.528  R        clock network delay " "     3.528      3.528  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.496     -0.032           clock pessimism removed " "     3.496     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.496      0.000           clock uncertainty " "     3.496      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.682      0.186      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:5:REGI\|s_Q " "     3.682      0.186      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:5:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.011 " "Data Arrival Time  :     4.011" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.682 " "Data Required Time :     3.682" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.329  " "Slack              :     0.329 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759293 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732324759293 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -0.796 " "Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -0.796" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732324759296 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is -0.796 (VIOLATED) " "Path #1: Recovery slack is -0.796 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:6:REGI\|dffg:\\G_NBit_Reg:26:REGI\|s_Q " "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:6:REGI\|dffg:\\G_NBit_Reg:26:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:19:REGI\|s_Q " "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:19:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.166      3.166  F        clock network delay " "    13.166      3.166  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.398      0.232     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:6:REGI\|dffg:\\G_NBit_Reg:26:REGI\|s_Q " "    13.398      0.232     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:6:REGI\|dffg:\\G_NBit_Reg:26:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.398      0.000 RR  CELL  g_REGFILE\|\\G_N_Reg:6:REGI\|\\G_NBit_Reg:26:REGI\|s_Q\|q " "    13.398      0.000 RR  CELL  g_REGFILE\|\\G_N_Reg:6:REGI\|\\G_NBit_Reg:26:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.116      0.718 RR    IC  g_REGFILE\|g_MUX_RT\|Mux5~0\|datab " "    14.116      0.718 RR    IC  g_REGFILE\|g_MUX_RT\|Mux5~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.477      0.361 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux5~0\|combout " "    14.477      0.361 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux5~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.066      0.589 RR    IC  g_REGFILE\|g_MUX_RT\|Mux5~1\|datad " "    15.066      0.589 RR    IC  g_REGFILE\|g_MUX_RT\|Mux5~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.221      0.155 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux5~1\|combout " "    15.221      0.155 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux5~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.829      0.608 RR    IC  g_REGFILE\|g_MUX_RT\|Mux5~2\|datad " "    15.829      0.608 RR    IC  g_REGFILE\|g_MUX_RT\|Mux5~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.984      0.155 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux5~2\|combout " "    15.984      0.155 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux5~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.220      0.236 RR    IC  g_REGFILE\|g_MUX_RT\|Mux5~3\|datab " "    16.220      0.236 RR    IC  g_REGFILE\|g_MUX_RT\|Mux5~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.622      0.402 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux5~3\|combout " "    16.622      0.402 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux5~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.491      1.869 RR    IC  g_REGFILE\|g_MUX_RT\|Mux5~19\|datab " "    18.491      1.869 RR    IC  g_REGFILE\|g_MUX_RT\|Mux5~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.893      0.402 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux5~19\|combout " "    18.893      0.402 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux5~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.098      0.205 RR    IC  forwardBrnch_MUX_B\|MUX3\|\\G_NBit_MUX:26:MUXI\|g_Or\|o_F~1\|datad " "    19.098      0.205 RR    IC  forwardBrnch_MUX_B\|MUX3\|\\G_NBit_MUX:26:MUXI\|g_Or\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.253      0.155 RR  CELL  forwardBrnch_MUX_B\|MUX3\|\\G_NBit_MUX:26:MUXI\|g_Or\|o_F~1\|combout " "    19.253      0.155 RR  CELL  forwardBrnch_MUX_B\|MUX3\|\\G_NBit_MUX:26:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.454      0.201 RR    IC  e_equalityModule\|Equal0~35\|datac " "    19.454      0.201 RR    IC  e_equalityModule\|Equal0~35\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.741      0.287 RR  CELL  e_equalityModule\|Equal0~35\|combout " "    19.741      0.287 RR  CELL  e_equalityModule\|Equal0~35\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.976      0.235 RR    IC  e_equalityModule\|Equal0~37\|dataa " "    19.976      0.235 RR    IC  e_equalityModule\|Equal0~37\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.405      0.429 RF  CELL  e_equalityModule\|Equal0~37\|combout " "    20.405      0.429 RF  CELL  e_equalityModule\|Equal0~37\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.127      0.722 FF    IC  e_equalityModule\|Equal0~41\|datac " "    21.127      0.722 FF    IC  e_equalityModule\|Equal0~41\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.408      0.281 FF  CELL  e_equalityModule\|Equal0~41\|combout " "    21.408      0.281 FF  CELL  e_equalityModule\|Equal0~41\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.636      0.228 FF    IC  g_FETCHLOGIC\|g_ADD\|o_F~0\|datad " "    21.636      0.228 FF    IC  g_FETCHLOGIC\|g_ADD\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.786      0.150 FR  CELL  g_FETCHLOGIC\|g_ADD\|o_F~0\|combout " "    21.786      0.150 FR  CELL  g_FETCHLOGIC\|g_ADD\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.061      0.275 RR    IC  comb~2\|datad " "    22.061      0.275 RR    IC  comb~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.216      0.155 RR  CELL  comb~2\|combout " "    22.216      0.155 RR  CELL  comb~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.023      0.807 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:19:REGI\|s_Q\|clrn " "    23.023      0.807 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:19:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.792      0.769 RF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:19:REGI\|s_Q " "    23.792      0.769 RF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:19:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.966      2.966  R        clock network delay " "    22.966      2.966  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.998      0.032           clock pessimism removed " "    22.998      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.978     -0.020           clock uncertainty " "    22.978     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.996      0.018     uTsu  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:19:REGI\|s_Q " "    22.996      0.018     uTsu  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:19:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.792 " "Data Arrival Time  :    23.792" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.996 " "Data Required Time :    22.996" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.796 (VIOLATED) " "Slack              :    -0.796 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759296 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732324759296 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.801 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.801" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732324759299 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 3.801  " "Path #1: Removal slack is 3.801 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|s_FlushIFID " "From Node    : hazardDetectionUnit:hazard_Detection\|s_FlushIFID" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q " "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.405      3.405  R        clock network delay " "     3.405      3.405  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.637      0.232     uTco  hazardDetectionUnit:hazard_Detection\|s_FlushIFID " "     3.637      0.232     uTco  hazardDetectionUnit:hazard_Detection\|s_FlushIFID" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.637      0.000 FF  CELL  hazard_Detection\|s_FlushIFID\|q " "     3.637      0.000 FF  CELL  hazard_Detection\|s_FlushIFID\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.106      0.469 FF    IC  hazard_Detection\|o_FlushIFID~0\|datad " "     4.106      0.469 FF    IC  hazard_Detection\|o_FlushIFID~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.226      0.120 FF  CELL  hazard_Detection\|o_FlushIFID~0\|combout " "     4.226      0.120 FF  CELL  hazard_Detection\|o_FlushIFID~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.174      1.948 FF    IC  comb~2\|datab " "     6.174      1.948 FF    IC  comb~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.485      0.311 FF  CELL  comb~2\|combout " "     6.485      0.311 FF  CELL  comb~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.800      0.315 FF    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:2:REGI\|s_Q\|clrn " "     6.800      0.315 FF    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:2:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.539      0.739 FR  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q " "     7.539      0.739 FR  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.560      3.560  R        clock network delay " "     3.560      3.560  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.552     -0.008           clock pessimism removed " "     3.552     -0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.552      0.000           clock uncertainty " "     3.552      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.738      0.186      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q " "     3.738      0.186      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.539 " "Data Arrival Time  :     7.539" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.738 " "Data Required Time :     3.738" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.801  " "Slack              :     3.801 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759299 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732324759299 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732324759300 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1732324759315 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1732324759615 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732324759732 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732324759732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.201 " "Worst-case setup slack is -2.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324759733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324759733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.201              -4.594 iCLK  " "   -2.201              -4.594 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324759733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732324759733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324759741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324759741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 iCLK  " "    0.306               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324759741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732324759741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.042 " "Worst-case recovery slack is 0.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324759746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324759746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042               0.000 iCLK  " "    0.042               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324759746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732324759746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.402 " "Worst-case removal slack is 3.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324759750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324759750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.402               0.000 iCLK  " "    3.402               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324759750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732324759750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.646 " "Worst-case minimum pulse width slack is 9.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324759752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324759752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.646               0.000 iCLK  " "    9.646               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324759752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732324759752 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732324759891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732324759891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732324759891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732324759891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.892 ns " "Worst Case Available Settling Time: 18.892 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732324759891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732324759891 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732324759891 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.201 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.201" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732324759901 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -2.201 (VIOLATED) " "Path #1: Setup slack is -2.201 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a9~portb_address_reg0 " "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a9~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot " "To Node      : hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.065      3.065  R        clock network delay " "     3.065      3.065  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.301      0.236     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a9~portb_address_reg0 " "     3.301      0.236     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a9~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.919      2.618 FR  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a9\|portbdataout\[7\] " "     5.919      2.618 FR  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a9\|portbdataout\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.297      0.378 RR    IC  IMem\|ram~53\|datad " "     6.297      0.378 RR    IC  IMem\|ram~53\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.441      0.144 RR  CELL  IMem\|ram~53\|combout " "     6.441      0.144 RR  CELL  IMem\|ram~53\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.462      1.021 RR    IC  forwarding_Unit\|process_label~5\|dataa " "     7.462      1.021 RR    IC  forwarding_Unit\|process_label~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.820      0.358 RR  CELL  forwarding_Unit\|process_label~5\|combout " "     7.820      0.358 RR  CELL  forwarding_Unit\|process_label~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.420      0.600 RR    IC  forwarding_Unit\|process_label~6\|datac " "     8.420      0.600 RR    IC  forwarding_Unit\|process_label~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.685      0.265 RR  CELL  forwarding_Unit\|process_label~6\|combout " "     8.685      0.265 RR  CELL  forwarding_Unit\|process_label~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.072      0.387 RR    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~0\|datac " "     9.072      0.387 RR    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.337      0.265 RR  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~0\|combout " "     9.337      0.265 RR  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.261      1.924 RR    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:25:MUXI\|g_Or\|o_F~1\|dataa " "    11.261      1.924 RR    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:25:MUXI\|g_Or\|o_F~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.619      0.358 RR  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:25:MUXI\|g_Or\|o_F~1\|combout " "    11.619      0.358 RR  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:25:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.828      0.209 RR    IC  e_equalityModule\|Equal0~34\|datad " "    11.828      0.209 RR    IC  e_equalityModule\|Equal0~34\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.972      0.144 RR  CELL  e_equalityModule\|Equal0~34\|combout " "    11.972      0.144 RR  CELL  e_equalityModule\|Equal0~34\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.253      1.281 RR    IC  e_equalityModule\|Equal0~37\|datab " "    13.253      1.281 RR    IC  e_equalityModule\|Equal0~37\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.647      0.394 RF  CELL  e_equalityModule\|Equal0~37\|combout " "    13.647      0.394 RF  CELL  e_equalityModule\|Equal0~37\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.293      0.646 FF    IC  e_equalityModule\|Equal0~41\|datac " "    14.293      0.646 FF    IC  e_equalityModule\|Equal0~41\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.545      0.252 FF  CELL  e_equalityModule\|Equal0~41\|combout " "    14.545      0.252 FF  CELL  e_equalityModule\|Equal0~41\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.752      0.207 FF    IC  g_FETCHLOGIC\|g_ADD\|o_F~0\|datad " "    14.752      0.207 FF    IC  g_FETCHLOGIC\|g_ADD\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.886      0.134 FR  CELL  g_FETCHLOGIC\|g_ADD\|o_F~0\|combout " "    14.886      0.134 FR  CELL  g_FETCHLOGIC\|g_ADD\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.136      0.250 RR    IC  hazard_Detection\|s_FlushIFID~4\|datad " "    15.136      0.250 RR    IC  hazard_Detection\|s_FlushIFID~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.280      0.144 RR  CELL  hazard_Detection\|s_FlushIFID~4\|combout " "    15.280      0.144 RR  CELL  hazard_Detection\|s_FlushIFID~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.280      0.000 RR    IC  hazard_Detection\|s_FlushIFIDnot\|d " "    15.280      0.000 RR    IC  hazard_Detection\|s_FlushIFIDnot\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.360      0.080 RR  CELL  hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot " "    15.360      0.080 RR  CELL  hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.132      3.132  F        clock network delay " "    13.132      3.132  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.160      0.028           clock pessimism removed " "    13.160      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.140     -0.020           clock uncertainty " "    13.140     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.159      0.019     uTsu  hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot " "    13.159      0.019     uTsu  hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.360 " "Data Arrival Time  :    15.360" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.159 " "Data Required Time :    13.159" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -2.201 (VIOLATED) " "Slack              :    -2.201 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759901 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732324759901 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.306 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.306" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732324759908 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.306  " "Path #1: Hold slack is 0.306 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:4:REGI\|s_Q " "From Node    : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:4:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:5:REGI\|s_Q " "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:5:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.712      2.712  R        clock network delay " "     2.712      2.712  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.925      0.213     uTco  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:4:REGI\|s_Q " "     2.925      0.213     uTco  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:4:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.925      0.000 RR  CELL  g_NBITREG_PC\|\\G_NBit_Reg0:4:REGI\|s_Q\|q " "     2.925      0.000 RR  CELL  g_NBITREG_PC\|\\G_NBit_Reg0:4:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.356      0.431 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_XOR2\|o_F\|datac " "     3.356      0.431 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_XOR2\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.592      0.236 RF  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_XOR2\|o_F\|combout " "     3.592      0.236 RF  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_XOR2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.592      0.000 FF    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:5:REGI\|s_Q\|d " "     3.592      0.000 FF    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:5:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.657      0.065 FF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:5:REGI\|s_Q " "     3.657      0.065 FF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:5:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.208      3.208  R        clock network delay " "     3.208      3.208  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.180     -0.028           clock pessimism removed " "     3.180     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.180      0.000           clock uncertainty " "     3.180      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.351      0.171      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:5:REGI\|s_Q " "     3.351      0.171      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:5:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.657 " "Data Arrival Time  :     3.657" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.351 " "Data Required Time :     3.351" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.306  " "Slack              :     0.306 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759908 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732324759908 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.042 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.042" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732324759911 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 0.042  " "Path #1: Recovery slack is 0.042 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:6:REGI\|dffg:\\G_NBit_Reg:26:REGI\|s_Q " "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:6:REGI\|dffg:\\G_NBit_Reg:26:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:19:REGI\|s_Q " "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:19:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.856      2.856  F        clock network delay " "    12.856      2.856  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.069      0.213     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:6:REGI\|dffg:\\G_NBit_Reg:26:REGI\|s_Q " "    13.069      0.213     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:6:REGI\|dffg:\\G_NBit_Reg:26:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.069      0.000 RR  CELL  g_REGFILE\|\\G_N_Reg:6:REGI\|\\G_NBit_Reg:26:REGI\|s_Q\|q " "    13.069      0.000 RR  CELL  g_REGFILE\|\\G_N_Reg:6:REGI\|\\G_NBit_Reg:26:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.746      0.677 RR    IC  g_REGFILE\|g_MUX_RT\|Mux5~0\|datab " "    13.746      0.677 RR    IC  g_REGFILE\|g_MUX_RT\|Mux5~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.077      0.331 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux5~0\|combout " "    14.077      0.331 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux5~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.635      0.558 RR    IC  g_REGFILE\|g_MUX_RT\|Mux5~1\|datad " "    14.635      0.558 RR    IC  g_REGFILE\|g_MUX_RT\|Mux5~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.779      0.144 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux5~1\|combout " "    14.779      0.144 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux5~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.360      0.581 RR    IC  g_REGFILE\|g_MUX_RT\|Mux5~2\|datad " "    15.360      0.581 RR    IC  g_REGFILE\|g_MUX_RT\|Mux5~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.504      0.144 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux5~2\|combout " "    15.504      0.144 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux5~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.724      0.220 RR    IC  g_REGFILE\|g_MUX_RT\|Mux5~3\|datab " "    15.724      0.220 RR    IC  g_REGFILE\|g_MUX_RT\|Mux5~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.088      0.364 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux5~3\|combout " "    16.088      0.364 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux5~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.835      1.747 RR    IC  g_REGFILE\|g_MUX_RT\|Mux5~19\|datab " "    17.835      1.747 RR    IC  g_REGFILE\|g_MUX_RT\|Mux5~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.199      0.364 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux5~19\|combout " "    18.199      0.364 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux5~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.388      0.189 RR    IC  forwardBrnch_MUX_B\|MUX3\|\\G_NBit_MUX:26:MUXI\|g_Or\|o_F~1\|datad " "    18.388      0.189 RR    IC  forwardBrnch_MUX_B\|MUX3\|\\G_NBit_MUX:26:MUXI\|g_Or\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.532      0.144 RR  CELL  forwardBrnch_MUX_B\|MUX3\|\\G_NBit_MUX:26:MUXI\|g_Or\|o_F~1\|combout " "    18.532      0.144 RR  CELL  forwardBrnch_MUX_B\|MUX3\|\\G_NBit_MUX:26:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.716      0.184 RR    IC  e_equalityModule\|Equal0~35\|datac " "    18.716      0.184 RR    IC  e_equalityModule\|Equal0~35\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.961      0.245 RF  CELL  e_equalityModule\|Equal0~35\|combout " "    18.961      0.245 RF  CELL  e_equalityModule\|Equal0~35\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.210      0.249 FF    IC  e_equalityModule\|Equal0~37\|dataa " "    19.210      0.249 FF    IC  e_equalityModule\|Equal0~37\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.570      0.360 FR  CELL  e_equalityModule\|Equal0~37\|combout " "    19.570      0.360 FR  CELL  e_equalityModule\|Equal0~37\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.252      0.682 RR    IC  e_equalityModule\|Equal0~41\|datac " "    20.252      0.682 RR    IC  e_equalityModule\|Equal0~41\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.515      0.263 RR  CELL  e_equalityModule\|Equal0~41\|combout " "    20.515      0.263 RR  CELL  e_equalityModule\|Equal0~41\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.703      0.188 RR    IC  g_FETCHLOGIC\|g_ADD\|o_F~0\|datad " "    20.703      0.188 RR    IC  g_FETCHLOGIC\|g_ADD\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.847      0.144 RR  CELL  g_FETCHLOGIC\|g_ADD\|o_F~0\|combout " "    20.847      0.144 RR  CELL  g_FETCHLOGIC\|g_ADD\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.097      0.250 RR    IC  comb~2\|datad " "    21.097      0.250 RR    IC  comb~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.241      0.144 RR  CELL  comb~2\|combout " "    21.241      0.144 RR  CELL  comb~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.991      0.750 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:19:REGI\|s_Q\|clrn " "    21.991      0.750 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:19:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.681      0.690 RF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:19:REGI\|s_Q " "    22.681      0.690 RF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:19:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.696      2.696  R        clock network delay " "    22.696      2.696  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.724      0.028           clock pessimism removed " "    22.724      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.704     -0.020           clock uncertainty " "    22.704     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.723      0.019     uTsu  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:19:REGI\|s_Q " "    22.723      0.019     uTsu  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:19:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    22.681 " "Data Arrival Time  :    22.681" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.723 " "Data Required Time :    22.723" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.042  " "Slack              :     0.042 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759911 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732324759911 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.402 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.402" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732324759914 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 3.402  " "Path #1: Removal slack is 3.402 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|s_FlushIFID " "From Node    : hazardDetectionUnit:hazard_Detection\|s_FlushIFID" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q " "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.096      3.096  R        clock network delay " "     3.096      3.096  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.309      0.213     uTco  hazardDetectionUnit:hazard_Detection\|s_FlushIFID " "     3.309      0.213     uTco  hazardDetectionUnit:hazard_Detection\|s_FlushIFID" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.309      0.000 FF  CELL  hazard_Detection\|s_FlushIFID\|q " "     3.309      0.000 FF  CELL  hazard_Detection\|s_FlushIFID\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.727      0.418 FF    IC  hazard_Detection\|o_FlushIFID~0\|datad " "     3.727      0.418 FF    IC  hazard_Detection\|o_FlushIFID~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.832      0.105 FF  CELL  hazard_Detection\|o_FlushIFID~0\|combout " "     3.832      0.105 FF  CELL  hazard_Detection\|o_FlushIFID~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.580      1.748 FF    IC  comb~2\|datab " "     5.580      1.748 FF    IC  comb~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.856      0.276 FF  CELL  comb~2\|combout " "     5.856      0.276 FF  CELL  comb~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.141      0.285 FF    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:2:REGI\|s_Q\|clrn " "     6.141      0.285 FF    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:2:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.804      0.663 FR  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q " "     6.804      0.663 FR  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.238      3.238  R        clock network delay " "     3.238      3.238  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.231     -0.007           clock pessimism removed " "     3.231     -0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.231      0.000           clock uncertainty " "     3.231      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.402      0.171      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q " "     3.402      0.171      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.804 " "Data Arrival Time  :     6.804" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.402 " "Data Required Time :     3.402" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.402  " "Slack              :     3.402 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324759914 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732324759914 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732324759915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.917 " "Worst-case setup slack is 3.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324760013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324760013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.917               0.000 iCLK  " "    3.917               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324760013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732324760013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.135 " "Worst-case hold slack is 0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324760021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324760021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 iCLK  " "    0.135               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324760021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732324760021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.227 " "Worst-case recovery slack is 4.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324760026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324760026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.227               0.000 iCLK  " "    4.227               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324760026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732324760026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.810 " "Worst-case removal slack is 1.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324760031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324760031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.810               0.000 iCLK  " "    1.810               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324760031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732324760031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.371 " "Worst-case minimum pulse width slack is 9.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324760034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324760034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.371               0.000 iCLK  " "    9.371               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732324760034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732324760034 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732324760145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732324760145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732324760145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732324760145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 24.202 ns " "Worst Case Available Settling Time: 24.202 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732324760145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732324760145 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732324760145 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.917 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.917" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732324760155 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.917  " "Path #1: Setup slack is 3.917 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a0~portb_address_reg0 " "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a0~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot " "To Node      : hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.808      1.808  R        clock network delay " "     1.808      1.808  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.936      0.128     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a0~portb_address_reg0 " "     1.936      0.128     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a0~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.086      1.150 RF  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[7\] " "     3.086      1.150 RF  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.487      0.401 FF    IC  IMem\|ram~51\|datac " "     3.487      0.401 FF    IC  IMem\|ram~51\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.620      0.133 FF  CELL  IMem\|ram~51\|combout " "     3.620      0.133 FF  CELL  IMem\|ram~51\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.488      0.868 FF    IC  g_REGFILE\|g_MUX_RS\|Mux8~4\|datad " "     4.488      0.868 FF    IC  g_REGFILE\|g_MUX_RS\|Mux8~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.551      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux8~4\|combout " "     4.551      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux8~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.891      0.340 FF    IC  g_REGFILE\|g_MUX_RS\|Mux8~5\|dataa " "     4.891      0.340 FF    IC  g_REGFILE\|g_MUX_RS\|Mux8~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.095      0.204 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux8~5\|combout " "     5.095      0.204 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux8~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.228      0.133 FF    IC  g_REGFILE\|g_MUX_RS\|Mux8~8\|datab " "     5.228      0.133 FF    IC  g_REGFILE\|g_MUX_RS\|Mux8~8\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.435      0.207 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux8~8\|combout " "     5.435      0.207 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux8~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.517      1.082 FF    IC  g_REGFILE\|g_MUX_RS\|Mux8~19\|datab " "     6.517      1.082 FF    IC  g_REGFILE\|g_MUX_RS\|Mux8~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.709      0.192 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux8~19\|combout " "     6.709      0.192 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux8~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.818      0.109 FF    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:23:MUXI\|g_Or\|o_F~1\|datad " "     6.818      0.109 FF    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:23:MUXI\|g_Or\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.881      0.063 FF  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:23:MUXI\|g_Or\|o_F~1\|combout " "     6.881      0.063 FF  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:23:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.003      0.122 FF    IC  e_equalityModule\|Equal0~31\|datad " "     7.003      0.122 FF    IC  e_equalityModule\|Equal0~31\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.066      0.063 FF  CELL  e_equalityModule\|Equal0~31\|combout " "     7.066      0.063 FF  CELL  e_equalityModule\|Equal0~31\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.419      0.353 FF    IC  e_equalityModule\|Equal0~32\|datac " "     7.419      0.353 FF    IC  e_equalityModule\|Equal0~32\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.552      0.133 FF  CELL  e_equalityModule\|Equal0~32\|combout " "     7.552      0.133 FF  CELL  e_equalityModule\|Equal0~32\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.683      0.131 FF    IC  e_equalityModule\|Equal0~41\|datab " "     7.683      0.131 FF    IC  e_equalityModule\|Equal0~41\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.857      0.174 FF  CELL  e_equalityModule\|Equal0~41\|combout " "     7.857      0.174 FF  CELL  e_equalityModule\|Equal0~41\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.965      0.108 FF    IC  g_FETCHLOGIC\|g_ADD\|o_F~0\|datad " "     7.965      0.108 FF    IC  g_FETCHLOGIC\|g_ADD\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.028      0.063 FF  CELL  g_FETCHLOGIC\|g_ADD\|o_F~0\|combout " "     8.028      0.063 FF  CELL  g_FETCHLOGIC\|g_ADD\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.177      0.149 FF    IC  hazard_Detection\|s_FlushIFID~4\|datad " "     8.177      0.149 FF    IC  hazard_Detection\|s_FlushIFID~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.240      0.063 FF  CELL  hazard_Detection\|s_FlushIFID~4\|combout " "     8.240      0.063 FF  CELL  hazard_Detection\|s_FlushIFID~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.240      0.000 FF    IC  hazard_Detection\|s_FlushIFIDnot\|d " "     8.240      0.000 FF    IC  hazard_Detection\|s_FlushIFIDnot\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.290      0.050 FF  CELL  hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot " "     8.290      0.050 FF  CELL  hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.201      2.201  F        clock network delay " "    12.201      2.201  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.220      0.019           clock pessimism removed " "    12.220      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.200     -0.020           clock uncertainty " "    12.200     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.207      0.007     uTsu  hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot " "    12.207      0.007     uTsu  hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.290 " "Data Arrival Time  :     8.290" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.207 " "Data Required Time :    12.207" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.917  " "Slack              :     3.917 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760155 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732324760155 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.135 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.135" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732324760162 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.135  " "Path #1: Hold slack is 0.135 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:4:REGI\|s_Q " "From Node    : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:4:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:5:REGI\|s_Q " "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:5:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.596      1.596  R        clock network delay " "     1.596      1.596  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.701      0.105     uTco  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:4:REGI\|s_Q " "     1.701      0.105     uTco  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:4:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.701      0.000 RR  CELL  g_NBITREG_PC\|\\G_NBit_Reg0:4:REGI\|s_Q\|q " "     1.701      0.000 RR  CELL  g_NBITREG_PC\|\\G_NBit_Reg0:4:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.904      0.203 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_XOR2\|o_F\|datac " "     1.904      0.203 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_XOR2\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.029      0.125 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_XOR2\|o_F\|combout " "     2.029      0.125 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_XOR2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.029      0.000 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:5:REGI\|s_Q\|d " "     2.029      0.000 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:5:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.060      0.031 RR  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:5:REGI\|s_Q " "     2.060      0.031 RR  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:5:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.861      1.861  R        clock network delay " "     1.861      1.861  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.841     -0.020           clock pessimism removed " "     1.841     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.841      0.000           clock uncertainty " "     1.841      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.925      0.084      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:5:REGI\|s_Q " "     1.925      0.084      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:5:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.060 " "Data Arrival Time  :     2.060" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.925 " "Data Required Time :     1.925" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.135  " "Slack              :     0.135 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760162 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732324760162 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.227 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.227" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732324760165 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.227  " "Path #1: Recovery slack is 4.227 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:28:REGI\|dffg:\\G_NBit_Reg:26:REGI\|s_Q " "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:28:REGI\|dffg:\\G_NBit_Reg:26:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:19:REGI\|s_Q " "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:19:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.057      2.057  F        clock network delay " "    12.057      2.057  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.162      0.105     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:28:REGI\|dffg:\\G_NBit_Reg:26:REGI\|s_Q " "    12.162      0.105     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:28:REGI\|dffg:\\G_NBit_Reg:26:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.162      0.000 FF  CELL  g_REGFILE\|\\G_N_Reg:28:REGI\|\\G_NBit_Reg:26:REGI\|s_Q\|q " "    12.162      0.000 FF  CELL  g_REGFILE\|\\G_N_Reg:28:REGI\|\\G_NBit_Reg:26:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.893      0.731 FF    IC  g_REGFILE\|g_MUX_RS\|Mux5~14\|datac " "    12.893      0.731 FF    IC  g_REGFILE\|g_MUX_RS\|Mux5~14\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.026      0.133 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux5~14\|combout " "    13.026      0.133 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux5~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.597      0.571 FF    IC  g_REGFILE\|g_MUX_RS\|Mux5~15\|datad " "    13.597      0.571 FF    IC  g_REGFILE\|g_MUX_RS\|Mux5~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.660      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux5~15\|combout " "    13.660      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux5~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.768      0.108 FF    IC  g_REGFILE\|g_MUX_RS\|Mux5~18\|datad " "    13.768      0.108 FF    IC  g_REGFILE\|g_MUX_RS\|Mux5~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.831      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux5~18\|combout " "    13.831      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux5~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.390      0.559 FF    IC  g_REGFILE\|g_MUX_RS\|Mux5~19\|datad " "    14.390      0.559 FF    IC  g_REGFILE\|g_MUX_RS\|Mux5~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.453      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux5~19\|combout " "    14.453      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux5~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.273      0.820 FF    IC  e_equalityModule\|Equal0~35\|datad " "    15.273      0.820 FF    IC  e_equalityModule\|Equal0~35\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.345      0.072 FR  CELL  e_equalityModule\|Equal0~35\|combout " "    15.345      0.072 FR  CELL  e_equalityModule\|Equal0~35\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.448      0.103 RR    IC  e_equalityModule\|Equal0~37\|dataa " "    15.448      0.103 RR    IC  e_equalityModule\|Equal0~37\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.644      0.196 RF  CELL  e_equalityModule\|Equal0~37\|combout " "    15.644      0.196 RF  CELL  e_equalityModule\|Equal0~37\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.031      0.387 FF    IC  e_equalityModule\|Equal0~41\|datac " "    16.031      0.387 FF    IC  e_equalityModule\|Equal0~41\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.164      0.133 FF  CELL  e_equalityModule\|Equal0~41\|combout " "    16.164      0.133 FF  CELL  e_equalityModule\|Equal0~41\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.272      0.108 FF    IC  g_FETCHLOGIC\|g_ADD\|o_F~0\|datad " "    16.272      0.108 FF    IC  g_FETCHLOGIC\|g_ADD\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.335      0.063 FF  CELL  g_FETCHLOGIC\|g_ADD\|o_F~0\|combout " "    16.335      0.063 FF  CELL  g_FETCHLOGIC\|g_ADD\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.483      0.148 FF    IC  comb~2\|datad " "    16.483      0.148 FF    IC  comb~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.546      0.063 FF  CELL  comb~2\|combout " "    16.546      0.063 FF  CELL  comb~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.972      0.426 FF    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:19:REGI\|s_Q\|clrn " "    16.972      0.426 FF    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:19:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.363      0.391 FR  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:19:REGI\|s_Q " "    17.363      0.391 FR  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:19:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.584      1.584  R        clock network delay " "    21.584      1.584  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.603      0.019           clock pessimism removed " "    21.603      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.583     -0.020           clock uncertainty " "    21.583     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.590      0.007     uTsu  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:19:REGI\|s_Q " "    21.590      0.007     uTsu  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:19:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.363 " "Data Arrival Time  :    17.363" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.590 " "Data Required Time :    21.590" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.227  " "Slack              :     4.227 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760165 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732324760165 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.810 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.810" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732324760168 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.810  " "Path #1: Removal slack is 1.810 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|s_FlushIFID " "From Node    : hazardDetectionUnit:hazard_Detection\|s_FlushIFID" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q " "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.797      1.797  R        clock network delay " "     1.797      1.797  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.902      0.105     uTco  hazardDetectionUnit:hazard_Detection\|s_FlushIFID " "     1.902      0.105     uTco  hazardDetectionUnit:hazard_Detection\|s_FlushIFID" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.902      0.000 RR  CELL  hazard_Detection\|s_FlushIFID\|q " "     1.902      0.000 RR  CELL  hazard_Detection\|s_FlushIFID\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.089      0.187 RR    IC  hazard_Detection\|o_FlushIFID~0\|datad " "     2.089      0.187 RR    IC  hazard_Detection\|o_FlushIFID~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.154      0.065 RR  CELL  hazard_Detection\|o_FlushIFID~0\|combout " "     2.154      0.065 RR  CELL  hazard_Detection\|o_FlushIFID~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.105      0.951 RR    IC  comb~2\|datab " "     3.105      0.951 RR    IC  comb~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.265      0.160 RR  CELL  comb~2\|combout " "     3.265      0.160 RR  CELL  comb~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.395      0.130 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:2:REGI\|s_Q\|clrn " "     3.395      0.130 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:2:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.761      0.366 RF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q " "     3.761      0.366 RF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.872      1.872  R        clock network delay " "     1.872      1.872  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.867     -0.005           clock pessimism removed " "     1.867     -0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.867      0.000           clock uncertainty " "     1.867      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.951      0.084      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q " "     1.951      0.084      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.761 " "Data Arrival Time  :     3.761" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.951 " "Data Required Time :     1.951" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.810  " "Slack              :     1.810 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732324760168 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732324760168 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732324760405 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732324760418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "964 " "Peak virtual memory: 964 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732324760476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 19:19:20 2024 " "Processing ended: Fri Nov 22 19:19:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732324760476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732324760476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732324760476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1732324760476 ""}
