[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   1778       tick       4721767       1928874       1875459       4721767 
      2   1778       tick       6469571       2748233       2731472       6469571 
      3   1778       tick       6983338       2967641       2947037       6983338 
      4   1778       tick       6740275       2865998       2843503       6740275 
      5   1778       tick       6735940       2862627       2841958       6735940 
      6   1778       tick       6721065       2859253       2840248       6721065 
      7   1778       tick       6730759       2861839       2842334       6730759 
      8   1778       tick       6720658       2859337       2835734       6720658 
      9   1778       tick       6738564       2862424       2841493       6738564 
     10   1778       tick       6736755       2862830       2843648       6736755 
     11   1778       tick       6742158       2862946       2845745       6742158 
     12   1778       tick       6730753       2860821       2840006       6730753 
     13   1778       tick       6737338       2863240       2846179       6737338 
     14   1778       tick       6731413       2861073       2838233       6731413 
     15   1778       tick       6742555       2864091       2843551       6742555 
     16   1778       tick       6688783       2845151       2805318       6688783 
     17   1778       tick       6680187       2844479       2803207       6680187 
     18   1778       tick       6691512       2846582       2807363       6691512 
     19   1778       exit       2408007       1021897       1012469       2408007 
