{
  "module_name": "ctxgf100.c",
  "hash_id": "a0fb0459413d79acc021dd211ae4a8b9a18ab8f78c4f59e43c8c41eca0d22276",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/engine/gr/ctxgf100.c",
  "human_readable_source": " \n#include \"ctxgf100.h\"\n\n#include <subdev/fb.h>\n#include <subdev/mc.h>\n#include <subdev/timer.h>\n#include <engine/fifo.h>\n\n \n\nstatic const struct gf100_gr_init\ngf100_grctx_init_icmd_0[] = {\n\t{ 0x001000,   1, 0x01, 0x00000004 },\n\t{ 0x0000a9,   1, 0x01, 0x0000ffff },\n\t{ 0x000038,   1, 0x01, 0x0fac6881 },\n\t{ 0x00003d,   1, 0x01, 0x00000001 },\n\t{ 0x0000e8,   8, 0x01, 0x00000400 },\n\t{ 0x000078,   8, 0x01, 0x00000300 },\n\t{ 0x000050,   1, 0x01, 0x00000011 },\n\t{ 0x000058,   8, 0x01, 0x00000008 },\n\t{ 0x000208,   8, 0x01, 0x00000001 },\n\t{ 0x000081,   1, 0x01, 0x00000001 },\n\t{ 0x000085,   1, 0x01, 0x00000004 },\n\t{ 0x000088,   1, 0x01, 0x00000400 },\n\t{ 0x000090,   1, 0x01, 0x00000300 },\n\t{ 0x000098,   1, 0x01, 0x00001001 },\n\t{ 0x0000e3,   1, 0x01, 0x00000001 },\n\t{ 0x0000da,   1, 0x01, 0x00000001 },\n\t{ 0x0000f8,   1, 0x01, 0x00000003 },\n\t{ 0x0000fa,   1, 0x01, 0x00000001 },\n\t{ 0x00009f,   4, 0x01, 0x0000ffff },\n\t{ 0x0000b1,   1, 0x01, 0x00000001 },\n\t{ 0x0000b2,  40, 0x01, 0x00000000 },\n\t{ 0x000210,   8, 0x01, 0x00000040 },\n\t{ 0x000218,   8, 0x01, 0x0000c080 },\n\t{ 0x0000ad,   1, 0x01, 0x0000013e },\n\t{ 0x0000e1,   1, 0x01, 0x00000010 },\n\t{ 0x000290,  16, 0x01, 0x00000000 },\n\t{ 0x0003b0,  16, 0x01, 0x00000000 },\n\t{ 0x0002a0,  16, 0x01, 0x00000000 },\n\t{ 0x000420,  16, 0x01, 0x00000000 },\n\t{ 0x0002b0,  16, 0x01, 0x00000000 },\n\t{ 0x000430,  16, 0x01, 0x00000000 },\n\t{ 0x0002c0,  16, 0x01, 0x00000000 },\n\t{ 0x0004d0,  16, 0x01, 0x00000000 },\n\t{ 0x000720,  16, 0x01, 0x00000000 },\n\t{ 0x0008c0,  16, 0x01, 0x00000000 },\n\t{ 0x000890,  16, 0x01, 0x00000000 },\n\t{ 0x0008e0,  16, 0x01, 0x00000000 },\n\t{ 0x0008a0,  16, 0x01, 0x00000000 },\n\t{ 0x0008f0,  16, 0x01, 0x00000000 },\n\t{ 0x00094c,   1, 0x01, 0x000000ff },\n\t{ 0x00094d,   1, 0x01, 0xffffffff },\n\t{ 0x00094e,   1, 0x01, 0x00000002 },\n\t{ 0x0002ec,   1, 0x01, 0x00000001 },\n\t{ 0x000303,   1, 0x01, 0x00000001 },\n\t{ 0x0002e6,   1, 0x01, 0x00000001 },\n\t{ 0x000466,   1, 0x01, 0x00000052 },\n\t{ 0x000301,   1, 0x01, 0x3f800000 },\n\t{ 0x000304,   1, 0x01, 0x30201000 },\n\t{ 0x000305,   1, 0x01, 0x70605040 },\n\t{ 0x000306,   1, 0x01, 0xb8a89888 },\n\t{ 0x000307,   1, 0x01, 0xf8e8d8c8 },\n\t{ 0x00030a,   1, 0x01, 0x00ffff00 },\n\t{ 0x00030b,   1, 0x01, 0x0000001a },\n\t{ 0x00030c,   1, 0x01, 0x00000001 },\n\t{ 0x000318,   1, 0x01, 0x00000001 },\n\t{ 0x000340,   1, 0x01, 0x00000000 },\n\t{ 0x000375,   1, 0x01, 0x00000001 },\n\t{ 0x000351,   1, 0x01, 0x00000100 },\n\t{ 0x00037d,   1, 0x01, 0x00000006 },\n\t{ 0x0003a0,   1, 0x01, 0x00000002 },\n\t{ 0x0003aa,   1, 0x01, 0x00000001 },\n\t{ 0x0003a9,   1, 0x01, 0x00000001 },\n\t{ 0x000380,   1, 0x01, 0x00000001 },\n\t{ 0x000360,   1, 0x01, 0x00000040 },\n\t{ 0x000366,   2, 0x01, 0x00000000 },\n\t{ 0x000368,   1, 0x01, 0x00001fff },\n\t{ 0x000370,   2, 0x01, 0x00000000 },\n\t{ 0x000372,   1, 0x01, 0x003fffff },\n\t{ 0x00037a,   1, 0x01, 0x00000012 },\n\t{ 0x0005e0,   5, 0x01, 0x00000022 },\n\t{ 0x000619,   1, 0x01, 0x00000003 },\n\t{ 0x000811,   1, 0x01, 0x00000003 },\n\t{ 0x000812,   1, 0x01, 0x00000004 },\n\t{ 0x000813,   1, 0x01, 0x00000006 },\n\t{ 0x000814,   1, 0x01, 0x00000008 },\n\t{ 0x000815,   1, 0x01, 0x0000000b },\n\t{ 0x000800,   6, 0x01, 0x00000001 },\n\t{ 0x000632,   1, 0x01, 0x00000001 },\n\t{ 0x000633,   1, 0x01, 0x00000002 },\n\t{ 0x000634,   1, 0x01, 0x00000003 },\n\t{ 0x000635,   1, 0x01, 0x00000004 },\n\t{ 0x000654,   1, 0x01, 0x3f800000 },\n\t{ 0x000657,   1, 0x01, 0x3f800000 },\n\t{ 0x000655,   2, 0x01, 0x3f800000 },\n\t{ 0x0006cd,   1, 0x01, 0x3f800000 },\n\t{ 0x0007f5,   1, 0x01, 0x3f800000 },\n\t{ 0x0007dc,   1, 0x01, 0x39291909 },\n\t{ 0x0007dd,   1, 0x01, 0x79695949 },\n\t{ 0x0007de,   1, 0x01, 0xb9a99989 },\n\t{ 0x0007df,   1, 0x01, 0xf9e9d9c9 },\n\t{ 0x0007e8,   1, 0x01, 0x00003210 },\n\t{ 0x0007e9,   1, 0x01, 0x00007654 },\n\t{ 0x0007ea,   1, 0x01, 0x00000098 },\n\t{ 0x0007ec,   1, 0x01, 0x39291909 },\n\t{ 0x0007ed,   1, 0x01, 0x79695949 },\n\t{ 0x0007ee,   1, 0x01, 0xb9a99989 },\n\t{ 0x0007ef,   1, 0x01, 0xf9e9d9c9 },\n\t{ 0x0007f0,   1, 0x01, 0x00003210 },\n\t{ 0x0007f1,   1, 0x01, 0x00007654 },\n\t{ 0x0007f2,   1, 0x01, 0x00000098 },\n\t{ 0x0005a5,   1, 0x01, 0x00000001 },\n\t{ 0x000980, 128, 0x01, 0x00000000 },\n\t{ 0x000468,   1, 0x01, 0x00000004 },\n\t{ 0x00046c,   1, 0x01, 0x00000001 },\n\t{ 0x000470,  96, 0x01, 0x00000000 },\n\t{ 0x000510,  16, 0x01, 0x3f800000 },\n\t{ 0x000520,   1, 0x01, 0x000002b6 },\n\t{ 0x000529,   1, 0x01, 0x00000001 },\n\t{ 0x000530,  16, 0x01, 0xffff0000 },\n\t{ 0x000585,   1, 0x01, 0x0000003f },\n\t{ 0x000576,   1, 0x01, 0x00000003 },\n\t{ 0x000586,   1, 0x01, 0x00000040 },\n\t{ 0x000582,   2, 0x01, 0x00000080 },\n\t{ 0x0005c2,   1, 0x01, 0x00000001 },\n\t{ 0x000638,   2, 0x01, 0x00000001 },\n\t{ 0x00063a,   1, 0x01, 0x00000002 },\n\t{ 0x00063b,   2, 0x01, 0x00000001 },\n\t{ 0x00063d,   1, 0x01, 0x00000002 },\n\t{ 0x00063e,   1, 0x01, 0x00000001 },\n\t{ 0x0008b8,   8, 0x01, 0x00000001 },\n\t{ 0x000900,   8, 0x01, 0x00000001 },\n\t{ 0x000908,   8, 0x01, 0x00000002 },\n\t{ 0x000910,  16, 0x01, 0x00000001 },\n\t{ 0x000920,   8, 0x01, 0x00000002 },\n\t{ 0x000928,   8, 0x01, 0x00000001 },\n\t{ 0x000648,   9, 0x01, 0x00000001 },\n\t{ 0x000658,   1, 0x01, 0x0000000f },\n\t{ 0x0007ff,   1, 0x01, 0x0000000a },\n\t{ 0x00066a,   1, 0x01, 0x40000000 },\n\t{ 0x00066b,   1, 0x01, 0x10000000 },\n\t{ 0x00066c,   2, 0x01, 0xffff0000 },\n\t{ 0x0007af,   2, 0x01, 0x00000008 },\n\t{ 0x0007f6,   1, 0x01, 0x00000001 },\n\t{ 0x0006b2,   1, 0x01, 0x00000055 },\n\t{ 0x0007ad,   1, 0x01, 0x00000003 },\n\t{ 0x000937,   1, 0x01, 0x00000001 },\n\t{ 0x000971,   1, 0x01, 0x00000008 },\n\t{ 0x000972,   1, 0x01, 0x00000040 },\n\t{ 0x000973,   1, 0x01, 0x0000012c },\n\t{ 0x00097c,   1, 0x01, 0x00000040 },\n\t{ 0x000979,   1, 0x01, 0x00000003 },\n\t{ 0x000975,   1, 0x01, 0x00000020 },\n\t{ 0x000976,   1, 0x01, 0x00000001 },\n\t{ 0x000977,   1, 0x01, 0x00000020 },\n\t{ 0x000978,   1, 0x01, 0x00000001 },\n\t{ 0x000957,   1, 0x01, 0x00000003 },\n\t{ 0x00095e,   1, 0x01, 0x20164010 },\n\t{ 0x00095f,   1, 0x01, 0x00000020 },\n\t{ 0x000683,   1, 0x01, 0x00000006 },\n\t{ 0x000685,   1, 0x01, 0x003fffff },\n\t{ 0x000687,   1, 0x01, 0x00000c48 },\n\t{ 0x0006a0,   1, 0x01, 0x00000005 },\n\t{ 0x000840,   1, 0x01, 0x00300008 },\n\t{ 0x000841,   1, 0x01, 0x04000080 },\n\t{ 0x000842,   1, 0x01, 0x00300008 },\n\t{ 0x000843,   1, 0x01, 0x04000080 },\n\t{ 0x000818,   8, 0x01, 0x00000000 },\n\t{ 0x000848,  16, 0x01, 0x00000000 },\n\t{ 0x000738,   1, 0x01, 0x00000000 },\n\t{ 0x0006aa,   1, 0x01, 0x00000001 },\n\t{ 0x0006ab,   1, 0x01, 0x00000002 },\n\t{ 0x0006ac,   1, 0x01, 0x00000080 },\n\t{ 0x0006ad,   2, 0x01, 0x00000100 },\n\t{ 0x0006b1,   1, 0x01, 0x00000011 },\n\t{ 0x0006bb,   1, 0x01, 0x000000cf },\n\t{ 0x0006ce,   1, 0x01, 0x2a712488 },\n\t{ 0x000739,   1, 0x01, 0x4085c000 },\n\t{ 0x00073a,   1, 0x01, 0x00000080 },\n\t{ 0x000786,   1, 0x01, 0x80000100 },\n\t{ 0x00073c,   1, 0x01, 0x00010100 },\n\t{ 0x00073d,   1, 0x01, 0x02800000 },\n\t{ 0x000787,   1, 0x01, 0x000000cf },\n\t{ 0x00078c,   1, 0x01, 0x00000008 },\n\t{ 0x000792,   1, 0x01, 0x00000001 },\n\t{ 0x000794,   3, 0x01, 0x00000001 },\n\t{ 0x000797,   1, 0x01, 0x000000cf },\n\t{ 0x000836,   1, 0x01, 0x00000001 },\n\t{ 0x00079a,   1, 0x01, 0x00000002 },\n\t{ 0x000833,   1, 0x01, 0x04444480 },\n\t{ 0x0007a1,   1, 0x01, 0x00000001 },\n\t{ 0x0007a3,   3, 0x01, 0x00000001 },\n\t{ 0x000831,   1, 0x01, 0x00000004 },\n\t{ 0x00080c,   1, 0x01, 0x00000002 },\n\t{ 0x00080d,   2, 0x01, 0x00000100 },\n\t{ 0x00080f,   1, 0x01, 0x00000001 },\n\t{ 0x000823,   1, 0x01, 0x00000002 },\n\t{ 0x000824,   2, 0x01, 0x00000100 },\n\t{ 0x000826,   1, 0x01, 0x00000001 },\n\t{ 0x00095d,   1, 0x01, 0x00000001 },\n\t{ 0x00082b,   1, 0x01, 0x00000004 },\n\t{ 0x000942,   1, 0x01, 0x00010001 },\n\t{ 0x000943,   1, 0x01, 0x00000001 },\n\t{ 0x000944,   1, 0x01, 0x00000022 },\n\t{ 0x0007c5,   1, 0x01, 0x00010001 },\n\t{ 0x000834,   1, 0x01, 0x00000001 },\n\t{ 0x0007c7,   1, 0x01, 0x00000001 },\n\t{ 0x00c1b0,   8, 0x01, 0x0000000f },\n\t{ 0x00c1b8,   1, 0x01, 0x0fac6881 },\n\t{ 0x00c1b9,   1, 0x01, 0x00fac688 },\n\t{ 0x01e100,   1, 0x01, 0x00000001 },\n\t{ 0x001000,   1, 0x01, 0x00000002 },\n\t{ 0x0006aa,   1, 0x01, 0x00000001 },\n\t{ 0x0006ad,   2, 0x01, 0x00000100 },\n\t{ 0x0006b1,   1, 0x01, 0x00000011 },\n\t{ 0x00078c,   1, 0x01, 0x00000008 },\n\t{ 0x000792,   1, 0x01, 0x00000001 },\n\t{ 0x000794,   3, 0x01, 0x00000001 },\n\t{ 0x000797,   1, 0x01, 0x000000cf },\n\t{ 0x00079a,   1, 0x01, 0x00000002 },\n\t{ 0x000833,   1, 0x01, 0x04444480 },\n\t{ 0x0007a1,   1, 0x01, 0x00000001 },\n\t{ 0x0007a3,   3, 0x01, 0x00000001 },\n\t{ 0x000831,   1, 0x01, 0x00000004 },\n\t{ 0x01e100,   1, 0x01, 0x00000001 },\n\t{ 0x001000,   1, 0x01, 0x00000014 },\n\t{ 0x000351,   1, 0x01, 0x00000100 },\n\t{ 0x000957,   1, 0x01, 0x00000003 },\n\t{ 0x00095d,   1, 0x01, 0x00000001 },\n\t{ 0x00082b,   1, 0x01, 0x00000004 },\n\t{ 0x000942,   1, 0x01, 0x00010001 },\n\t{ 0x000943,   1, 0x01, 0x00000001 },\n\t{ 0x0007c5,   1, 0x01, 0x00010001 },\n\t{ 0x000834,   1, 0x01, 0x00000001 },\n\t{ 0x0007c7,   1, 0x01, 0x00000001 },\n\t{ 0x01e100,   1, 0x01, 0x00000001 },\n\t{ 0x001000,   1, 0x01, 0x00000001 },\n\t{ 0x00080c,   1, 0x01, 0x00000002 },\n\t{ 0x00080d,   2, 0x01, 0x00000100 },\n\t{ 0x00080f,   1, 0x01, 0x00000001 },\n\t{ 0x000823,   1, 0x01, 0x00000002 },\n\t{ 0x000824,   2, 0x01, 0x00000100 },\n\t{ 0x000826,   1, 0x01, 0x00000001 },\n\t{ 0x01e100,   1, 0x01, 0x00000001 },\n\t{}\n};\n\nconst struct gf100_gr_pack\ngf100_grctx_pack_icmd[] = {\n\t{ gf100_grctx_init_icmd_0 },\n\t{}\n};\n\nstatic const struct gf100_gr_init\ngf100_grctx_init_9097_0[] = {\n\t{ 0x000800,   8, 0x40, 0x00000000 },\n\t{ 0x000804,   8, 0x40, 0x00000000 },\n\t{ 0x000808,   8, 0x40, 0x00000400 },\n\t{ 0x00080c,   8, 0x40, 0x00000300 },\n\t{ 0x000810,   1, 0x04, 0x000000cf },\n\t{ 0x000850,   7, 0x40, 0x00000000 },\n\t{ 0x000814,   8, 0x40, 0x00000040 },\n\t{ 0x000818,   8, 0x40, 0x00000001 },\n\t{ 0x00081c,   8, 0x40, 0x00000000 },\n\t{ 0x000820,   8, 0x40, 0x00000000 },\n\t{ 0x002700,   8, 0x20, 0x00000000 },\n\t{ 0x002704,   8, 0x20, 0x00000000 },\n\t{ 0x002708,   8, 0x20, 0x00000000 },\n\t{ 0x00270c,   8, 0x20, 0x00000000 },\n\t{ 0x002710,   8, 0x20, 0x00014000 },\n\t{ 0x002714,   8, 0x20, 0x00000040 },\n\t{ 0x001c00,  16, 0x10, 0x00000000 },\n\t{ 0x001c04,  16, 0x10, 0x00000000 },\n\t{ 0x001c08,  16, 0x10, 0x00000000 },\n\t{ 0x001c0c,  16, 0x10, 0x00000000 },\n\t{ 0x001d00,  16, 0x10, 0x00000000 },\n\t{ 0x001d04,  16, 0x10, 0x00000000 },\n\t{ 0x001d08,  16, 0x10, 0x00000000 },\n\t{ 0x001d0c,  16, 0x10, 0x00000000 },\n\t{ 0x001f00,  16, 0x08, 0x00000000 },\n\t{ 0x001f04,  16, 0x08, 0x00000000 },\n\t{ 0x001f80,  16, 0x08, 0x00000000 },\n\t{ 0x001f84,  16, 0x08, 0x00000000 },\n\t{ 0x002200,   5, 0x10, 0x00000022 },\n\t{ 0x002000,   1, 0x04, 0x00000000 },\n\t{ 0x002040,   1, 0x04, 0x00000011 },\n\t{ 0x002080,   1, 0x04, 0x00000020 },\n\t{ 0x0020c0,   1, 0x04, 0x00000030 },\n\t{ 0x002100,   1, 0x04, 0x00000040 },\n\t{ 0x002140,   1, 0x04, 0x00000051 },\n\t{ 0x00200c,   6, 0x40, 0x00000001 },\n\t{ 0x002010,   1, 0x04, 0x00000000 },\n\t{ 0x002050,   1, 0x04, 0x00000000 },\n\t{ 0x002090,   1, 0x04, 0x00000001 },\n\t{ 0x0020d0,   1, 0x04, 0x00000002 },\n\t{ 0x002110,   1, 0x04, 0x00000003 },\n\t{ 0x002150,   1, 0x04, 0x00000004 },\n\t{ 0x000380,   4, 0x20, 0x00000000 },\n\t{ 0x000384,   4, 0x20, 0x00000000 },\n\t{ 0x000388,   4, 0x20, 0x00000000 },\n\t{ 0x00038c,   4, 0x20, 0x00000000 },\n\t{ 0x000700,   4, 0x10, 0x00000000 },\n\t{ 0x000704,   4, 0x10, 0x00000000 },\n\t{ 0x000708,   4, 0x10, 0x00000000 },\n\t{ 0x002800, 128, 0x04, 0x00000000 },\n\t{ 0x000a00,  16, 0x20, 0x00000000 },\n\t{ 0x000a04,  16, 0x20, 0x00000000 },\n\t{ 0x000a08,  16, 0x20, 0x00000000 },\n\t{ 0x000a0c,  16, 0x20, 0x00000000 },\n\t{ 0x000a10,  16, 0x20, 0x00000000 },\n\t{ 0x000a14,  16, 0x20, 0x00000000 },\n\t{ 0x000c00,  16, 0x10, 0x00000000 },\n\t{ 0x000c04,  16, 0x10, 0x00000000 },\n\t{ 0x000c08,  16, 0x10, 0x00000000 },\n\t{ 0x000c0c,  16, 0x10, 0x3f800000 },\n\t{ 0x000d00,   8, 0x08, 0xffff0000 },\n\t{ 0x000d04,   8, 0x08, 0xffff0000 },\n\t{ 0x000e00,  16, 0x10, 0x00000000 },\n\t{ 0x000e04,  16, 0x10, 0xffff0000 },\n\t{ 0x000e08,  16, 0x10, 0xffff0000 },\n\t{ 0x000d40,   4, 0x08, 0x00000000 },\n\t{ 0x000d44,   4, 0x08, 0x00000000 },\n\t{ 0x001e00,   8, 0x20, 0x00000001 },\n\t{ 0x001e04,   8, 0x20, 0x00000001 },\n\t{ 0x001e08,   8, 0x20, 0x00000002 },\n\t{ 0x001e0c,   8, 0x20, 0x00000001 },\n\t{ 0x001e10,   8, 0x20, 0x00000001 },\n\t{ 0x001e14,   8, 0x20, 0x00000002 },\n\t{ 0x001e18,   8, 0x20, 0x00000001 },\n\t{ 0x003400, 128, 0x04, 0x00000000 },\n\t{ 0x00030c,   1, 0x04, 0x00000001 },\n\t{ 0x001944,   1, 0x04, 0x00000000 },\n\t{ 0x001514,   1, 0x04, 0x00000000 },\n\t{ 0x000d68,   1, 0x04, 0x0000ffff },\n\t{ 0x00121c,   1, 0x04, 0x0fac6881 },\n\t{ 0x000fac,   1, 0x04, 0x00000001 },\n\t{ 0x001538,   1, 0x04, 0x00000001 },\n\t{ 0x000fe0,   2, 0x04, 0x00000000 },\n\t{ 0x000fe8,   1, 0x04, 0x00000014 },\n\t{ 0x000fec,   1, 0x04, 0x00000040 },\n\t{ 0x000ff0,   1, 0x04, 0x00000000 },\n\t{ 0x00179c,   1, 0x04, 0x00000000 },\n\t{ 0x001228,   1, 0x04, 0x00000400 },\n\t{ 0x00122c,   1, 0x04, 0x00000300 },\n\t{ 0x001230,   1, 0x04, 0x00010001 },\n\t{ 0x0007f8,   1, 0x04, 0x00000000 },\n\t{ 0x0015b4,   1, 0x04, 0x00000001 },\n\t{ 0x0015cc,   1, 0x04, 0x00000000 },\n\t{ 0x001534,   1, 0x04, 0x00000000 },\n\t{ 0x000fb0,   1, 0x04, 0x00000000 },\n\t{ 0x0015d0,   1, 0x04, 0x00000000 },\n\t{ 0x00153c,   1, 0x04, 0x00000000 },\n\t{ 0x0016b4,   1, 0x04, 0x00000003 },\n\t{ 0x000fbc,   4, 0x04, 0x0000ffff },\n\t{ 0x000df8,   2, 0x04, 0x00000000 },\n\t{ 0x001948,   1, 0x04, 0x00000000 },\n\t{ 0x001970,   1, 0x04, 0x00000001 },\n\t{ 0x00161c,   1, 0x04, 0x000009f0 },\n\t{ 0x000dcc,   1, 0x04, 0x00000010 },\n\t{ 0x00163c,   1, 0x04, 0x00000000 },\n\t{ 0x0015e4,   1, 0x04, 0x00000000 },\n\t{ 0x001160,  32, 0x04, 0x25e00040 },\n\t{ 0x001880,  32, 0x04, 0x00000000 },\n\t{ 0x000f84,   2, 0x04, 0x00000000 },\n\t{ 0x0017c8,   2, 0x04, 0x00000000 },\n\t{ 0x0017d0,   1, 0x04, 0x000000ff },\n\t{ 0x0017d4,   1, 0x04, 0xffffffff },\n\t{ 0x0017d8,   1, 0x04, 0x00000002 },\n\t{ 0x0017dc,   1, 0x04, 0x00000000 },\n\t{ 0x0015f4,   2, 0x04, 0x00000000 },\n\t{ 0x001434,   2, 0x04, 0x00000000 },\n\t{ 0x000d74,   1, 0x04, 0x00000000 },\n\t{ 0x000dec,   1, 0x04, 0x00000001 },\n\t{ 0x0013a4,   1, 0x04, 0x00000000 },\n\t{ 0x001318,   1, 0x04, 0x00000001 },\n\t{ 0x001644,   1, 0x04, 0x00000000 },\n\t{ 0x000748,   1, 0x04, 0x00000000 },\n\t{ 0x000de8,   1, 0x04, 0x00000000 },\n\t{ 0x001648,   1, 0x04, 0x00000000 },\n\t{ 0x0012a4,   1, 0x04, 0x00000000 },\n\t{ 0x001120,   4, 0x04, 0x00000000 },\n\t{ 0x001118,   1, 0x04, 0x00000000 },\n\t{ 0x00164c,   1, 0x04, 0x00000000 },\n\t{ 0x001658,   1, 0x04, 0x00000000 },\n\t{ 0x001910,   1, 0x04, 0x00000290 },\n\t{ 0x001518,   1, 0x04, 0x00000000 },\n\t{ 0x00165c,   1, 0x04, 0x00000001 },\n\t{ 0x001520,   1, 0x04, 0x00000000 },\n\t{ 0x001604,   1, 0x04, 0x00000000 },\n\t{ 0x001570,   1, 0x04, 0x00000000 },\n\t{ 0x0013b0,   2, 0x04, 0x3f800000 },\n\t{ 0x00020c,   1, 0x04, 0x00000000 },\n\t{ 0x001670,   1, 0x04, 0x30201000 },\n\t{ 0x001674,   1, 0x04, 0x70605040 },\n\t{ 0x001678,   1, 0x04, 0xb8a89888 },\n\t{ 0x00167c,   1, 0x04, 0xf8e8d8c8 },\n\t{ 0x00166c,   1, 0x04, 0x00000000 },\n\t{ 0x001680,   1, 0x04, 0x00ffff00 },\n\t{ 0x0012d0,   1, 0x04, 0x00000003 },\n\t{ 0x0012d4,   1, 0x04, 0x00000002 },\n\t{ 0x001684,   2, 0x04, 0x00000000 },\n\t{ 0x000dac,   2, 0x04, 0x00001b02 },\n\t{ 0x000db4,   1, 0x04, 0x00000000 },\n\t{ 0x00168c,   1, 0x04, 0x00000000 },\n\t{ 0x0015bc,   1, 0x04, 0x00000000 },\n\t{ 0x00156c,   1, 0x04, 0x00000000 },\n\t{ 0x00187c,   1, 0x04, 0x00000000 },\n\t{ 0x001110,   1, 0x04, 0x00000001 },\n\t{ 0x000dc0,   3, 0x04, 0x00000000 },\n\t{ 0x001234,   1, 0x04, 0x00000000 },\n\t{ 0x001690,   1, 0x04, 0x00000000 },\n\t{ 0x0012ac,   1, 0x04, 0x00000001 },\n\t{ 0x0002c4,   1, 0x04, 0x00000000 },\n\t{ 0x000790,   5, 0x04, 0x00000000 },\n\t{ 0x00077c,   1, 0x04, 0x00000000 },\n\t{ 0x001000,   1, 0x04, 0x00000010 },\n\t{ 0x0010fc,   1, 0x04, 0x00000000 },\n\t{ 0x001290,   1, 0x04, 0x00000000 },\n\t{ 0x000218,   1, 0x04, 0x00000010 },\n\t{ 0x0012d8,   1, 0x04, 0x00000000 },\n\t{ 0x0012dc,   1, 0x04, 0x00000010 },\n\t{ 0x000d94,   1, 0x04, 0x00000001 },\n\t{ 0x00155c,   2, 0x04, 0x00000000 },\n\t{ 0x001564,   1, 0x04, 0x00001fff },\n\t{ 0x001574,   2, 0x04, 0x00000000 },\n\t{ 0x00157c,   1, 0x04, 0x003fffff },\n\t{ 0x001354,   1, 0x04, 0x00000000 },\n\t{ 0x001664,   1, 0x04, 0x00000000 },\n\t{ 0x001610,   1, 0x04, 0x00000012 },\n\t{ 0x001608,   2, 0x04, 0x00000000 },\n\t{ 0x00162c,   1, 0x04, 0x00000003 },\n\t{ 0x000210,   1, 0x04, 0x00000000 },\n\t{ 0x000320,   1, 0x04, 0x00000000 },\n\t{ 0x000324,   6, 0x04, 0x3f800000 },\n\t{ 0x000750,   1, 0x04, 0x00000000 },\n\t{ 0x000760,   1, 0x04, 0x39291909 },\n\t{ 0x000764,   1, 0x04, 0x79695949 },\n\t{ 0x000768,   1, 0x04, 0xb9a99989 },\n\t{ 0x00076c,   1, 0x04, 0xf9e9d9c9 },\n\t{ 0x000770,   1, 0x04, 0x30201000 },\n\t{ 0x000774,   1, 0x04, 0x70605040 },\n\t{ 0x000778,   1, 0x04, 0x00009080 },\n\t{ 0x000780,   1, 0x04, 0x39291909 },\n\t{ 0x000784,   1, 0x04, 0x79695949 },\n\t{ 0x000788,   1, 0x04, 0xb9a99989 },\n\t{ 0x00078c,   1, 0x04, 0xf9e9d9c9 },\n\t{ 0x0007d0,   1, 0x04, 0x30201000 },\n\t{ 0x0007d4,   1, 0x04, 0x70605040 },\n\t{ 0x0007d8,   1, 0x04, 0x00009080 },\n\t{ 0x00037c,   1, 0x04, 0x00000001 },\n\t{ 0x000740,   2, 0x04, 0x00000000 },\n\t{ 0x002600,   1, 0x04, 0x00000000 },\n\t{ 0x001918,   1, 0x04, 0x00000000 },\n\t{ 0x00191c,   1, 0x04, 0x00000900 },\n\t{ 0x001920,   1, 0x04, 0x00000405 },\n\t{ 0x001308,   1, 0x04, 0x00000001 },\n\t{ 0x001924,   1, 0x04, 0x00000000 },\n\t{ 0x0013ac,   1, 0x04, 0x00000000 },\n\t{ 0x00192c,   1, 0x04, 0x00000001 },\n\t{ 0x00193c,   1, 0x04, 0x00002c1c },\n\t{ 0x000d7c,   1, 0x04, 0x00000000 },\n\t{ 0x000f8c,   1, 0x04, 0x00000000 },\n\t{ 0x0002c0,   1, 0x04, 0x00000001 },\n\t{ 0x001510,   1, 0x04, 0x00000000 },\n\t{ 0x001940,   1, 0x04, 0x00000000 },\n\t{ 0x000ff4,   2, 0x04, 0x00000000 },\n\t{ 0x00194c,   2, 0x04, 0x00000000 },\n\t{ 0x001968,   1, 0x04, 0x00000000 },\n\t{ 0x001590,   1, 0x04, 0x0000003f },\n\t{ 0x0007e8,   4, 0x04, 0x00000000 },\n\t{ 0x00196c,   1, 0x04, 0x00000011 },\n\t{ 0x00197c,   1, 0x04, 0x00000000 },\n\t{ 0x000fcc,   2, 0x04, 0x00000000 },\n\t{ 0x0002d8,   1, 0x04, 0x00000040 },\n\t{ 0x001980,   1, 0x04, 0x00000080 },\n\t{ 0x001504,   1, 0x04, 0x00000080 },\n\t{ 0x001984,   1, 0x04, 0x00000000 },\n\t{ 0x000300,   1, 0x04, 0x00000001 },\n\t{ 0x0013a8,   1, 0x04, 0x00000000 },\n\t{ 0x0012ec,   1, 0x04, 0x00000000 },\n\t{ 0x001310,   1, 0x04, 0x00000000 },\n\t{ 0x001314,   1, 0x04, 0x00000001 },\n\t{ 0x001380,   1, 0x04, 0x00000000 },\n\t{ 0x001384,   4, 0x04, 0x00000001 },\n\t{ 0x001394,   1, 0x04, 0x00000000 },\n\t{ 0x00139c,   1, 0x04, 0x00000000 },\n\t{ 0x001398,   1, 0x04, 0x00000000 },\n\t{ 0x001594,   1, 0x04, 0x00000000 },\n\t{ 0x001598,   4, 0x04, 0x00000001 },\n\t{ 0x000f54,   3, 0x04, 0x00000000 },\n\t{ 0x0019bc,   1, 0x04, 0x00000000 },\n\t{ 0x000f9c,   2, 0x04, 0x00000000 },\n\t{ 0x0012cc,   1, 0x04, 0x00000000 },\n\t{ 0x0012e8,   1, 0x04, 0x00000000 },\n\t{ 0x00130c,   1, 0x04, 0x00000001 },\n\t{ 0x001360,   8, 0x04, 0x00000000 },\n\t{ 0x00133c,   2, 0x04, 0x00000001 },\n\t{ 0x001344,   1, 0x04, 0x00000002 },\n\t{ 0x001348,   2, 0x04, 0x00000001 },\n\t{ 0x001350,   1, 0x04, 0x00000002 },\n\t{ 0x001358,   1, 0x04, 0x00000001 },\n\t{ 0x0012e4,   1, 0x04, 0x00000000 },\n\t{ 0x00131c,   4, 0x04, 0x00000000 },\n\t{ 0x0019c0,   1, 0x04, 0x00000000 },\n\t{ 0x001140,   1, 0x04, 0x00000000 },\n\t{ 0x0019c4,   1, 0x04, 0x00000000 },\n\t{ 0x0019c8,   1, 0x04, 0x00001500 },\n\t{ 0x00135c,   1, 0x04, 0x00000000 },\n\t{ 0x000f90,   1, 0x04, 0x00000000 },\n\t{ 0x0019e0,   8, 0x04, 0x00000001 },\n\t{ 0x0019cc,   1, 0x04, 0x00000001 },\n\t{ 0x0015b8,   1, 0x04, 0x00000000 },\n\t{ 0x001a00,   1, 0x04, 0x00001111 },\n\t{ 0x001a04,   7, 0x04, 0x00000000 },\n\t{ 0x000d6c,   2, 0x04, 0xffff0000 },\n\t{ 0x0010f8,   1, 0x04, 0x00001010 },\n\t{ 0x000d80,   5, 0x04, 0x00000000 },\n\t{ 0x000da0,   1, 0x04, 0x00000000 },\n\t{ 0x001508,   1, 0x04, 0x80000000 },\n\t{ 0x00150c,   1, 0x04, 0x40000000 },\n\t{ 0x001668,   1, 0x04, 0x00000000 },\n\t{ 0x000318,   2, 0x04, 0x00000008 },\n\t{ 0x000d9c,   1, 0x04, 0x00000001 },\n\t{ 0x0007dc,   1, 0x04, 0x00000000 },\n\t{ 0x00074c,   1, 0x04, 0x00000055 },\n\t{ 0x001420,   1, 0x04, 0x00000003 },\n\t{ 0x0017bc,   2, 0x04, 0x00000000 },\n\t{ 0x0017c4,   1, 0x04, 0x00000001 },\n\t{ 0x001008,   1, 0x04, 0x00000008 },\n\t{ 0x00100c,   1, 0x04, 0x00000040 },\n\t{ 0x001010,   1, 0x04, 0x0000012c },\n\t{ 0x000d60,   1, 0x04, 0x00000040 },\n\t{ 0x00075c,   1, 0x04, 0x00000003 },\n\t{ 0x001018,   1, 0x04, 0x00000020 },\n\t{ 0x00101c,   1, 0x04, 0x00000001 },\n\t{ 0x001020,   1, 0x04, 0x00000020 },\n\t{ 0x001024,   1, 0x04, 0x00000001 },\n\t{ 0x001444,   3, 0x04, 0x00000000 },\n\t{ 0x000360,   1, 0x04, 0x20164010 },\n\t{ 0x000364,   1, 0x04, 0x00000020 },\n\t{ 0x000368,   1, 0x04, 0x00000000 },\n\t{ 0x000de4,   1, 0x04, 0x00000000 },\n\t{ 0x000204,   1, 0x04, 0x00000006 },\n\t{ 0x000208,   1, 0x04, 0x00000000 },\n\t{ 0x0002cc,   1, 0x04, 0x003fffff },\n\t{ 0x0002d0,   1, 0x04, 0x00000c48 },\n\t{ 0x001220,   1, 0x04, 0x00000005 },\n\t{ 0x000fdc,   1, 0x04, 0x00000000 },\n\t{ 0x000f98,   1, 0x04, 0x00300008 },\n\t{ 0x001284,   1, 0x04, 0x04000080 },\n\t{ 0x001450,   1, 0x04, 0x00300008 },\n\t{ 0x001454,   1, 0x04, 0x04000080 },\n\t{ 0x000214,   1, 0x04, 0x00000000 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngf100_grctx_init_902d_0[] = {\n\t{ 0x000200,   1, 0x04, 0x000000cf },\n\t{ 0x000204,   1, 0x04, 0x00000001 },\n\t{ 0x000208,   1, 0x04, 0x00000020 },\n\t{ 0x00020c,   1, 0x04, 0x00000001 },\n\t{ 0x000210,   1, 0x04, 0x00000000 },\n\t{ 0x000214,   1, 0x04, 0x00000080 },\n\t{ 0x000218,   2, 0x04, 0x00000100 },\n\t{ 0x000220,   2, 0x04, 0x00000000 },\n\t{ 0x000230,   1, 0x04, 0x000000cf },\n\t{ 0x000234,   1, 0x04, 0x00000001 },\n\t{ 0x000238,   1, 0x04, 0x00000020 },\n\t{ 0x00023c,   1, 0x04, 0x00000001 },\n\t{ 0x000244,   1, 0x04, 0x00000080 },\n\t{ 0x000248,   2, 0x04, 0x00000100 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngf100_grctx_init_9039_0[] = {\n\t{ 0x00030c,   3, 0x04, 0x00000000 },\n\t{ 0x000320,   1, 0x04, 0x00000000 },\n\t{ 0x000238,   2, 0x04, 0x00000000 },\n\t{ 0x000318,   2, 0x04, 0x00000000 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngf100_grctx_init_90c0_0[] = {\n\t{ 0x00270c,   8, 0x20, 0x00000000 },\n\t{ 0x00030c,   1, 0x04, 0x00000001 },\n\t{ 0x001944,   1, 0x04, 0x00000000 },\n\t{ 0x000758,   1, 0x04, 0x00000100 },\n\t{ 0x0002c4,   1, 0x04, 0x00000000 },\n\t{ 0x000790,   5, 0x04, 0x00000000 },\n\t{ 0x00077c,   1, 0x04, 0x00000000 },\n\t{ 0x000204,   3, 0x04, 0x00000000 },\n\t{ 0x000214,   1, 0x04, 0x00000000 },\n\t{ 0x00024c,   1, 0x04, 0x00000000 },\n\t{ 0x000d94,   1, 0x04, 0x00000001 },\n\t{ 0x001608,   2, 0x04, 0x00000000 },\n\t{ 0x001664,   1, 0x04, 0x00000000 },\n\t{}\n};\n\nconst struct gf100_gr_pack\ngf100_grctx_pack_mthd[] = {\n\t{ gf100_grctx_init_9097_0, 0x9097 },\n\t{ gf100_grctx_init_902d_0, 0x902d },\n\t{ gf100_grctx_init_9039_0, 0x9039 },\n\t{ gf100_grctx_init_90c0_0, 0x90c0 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngf100_grctx_init_main_0[] = {\n\t{ 0x400204,   2, 0x04, 0x00000000 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngf100_grctx_init_fe_0[] = {\n\t{ 0x404004,  11, 0x04, 0x00000000 },\n\t{ 0x404044,   1, 0x04, 0x00000000 },\n\t{ 0x404094,  13, 0x04, 0x00000000 },\n\t{ 0x4040c8,   1, 0x04, 0xf0000087 },\n\t{ 0x4040d0,   6, 0x04, 0x00000000 },\n\t{ 0x4040e8,   1, 0x04, 0x00001000 },\n\t{ 0x4040f8,   1, 0x04, 0x00000000 },\n\t{ 0x404130,   2, 0x04, 0x00000000 },\n\t{ 0x404138,   1, 0x04, 0x20000040 },\n\t{ 0x404150,   1, 0x04, 0x0000002e },\n\t{ 0x404154,   1, 0x04, 0x00000400 },\n\t{ 0x404158,   1, 0x04, 0x00000200 },\n\t{ 0x404164,   1, 0x04, 0x00000055 },\n\t{ 0x404168,   1, 0x04, 0x00000000 },\n\t{ 0x404174,   3, 0x04, 0x00000000 },\n\t{ 0x404200,   8, 0x04, 0x00000000 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngf100_grctx_init_pri_0[] = {\n\t{ 0x404404,  14, 0x04, 0x00000000 },\n\t{ 0x404460,   2, 0x04, 0x00000000 },\n\t{ 0x404468,   1, 0x04, 0x00ffffff },\n\t{ 0x40446c,   1, 0x04, 0x00000000 },\n\t{ 0x404480,   1, 0x04, 0x00000001 },\n\t{ 0x404498,   1, 0x04, 0x00000001 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngf100_grctx_init_memfmt_0[] = {\n\t{ 0x404604,   1, 0x04, 0x00000015 },\n\t{ 0x404608,   1, 0x04, 0x00000000 },\n\t{ 0x40460c,   1, 0x04, 0x00002e00 },\n\t{ 0x404610,   1, 0x04, 0x00000100 },\n\t{ 0x404618,   8, 0x04, 0x00000000 },\n\t{ 0x404638,   1, 0x04, 0x00000004 },\n\t{ 0x40463c,   8, 0x04, 0x00000000 },\n\t{ 0x40465c,   1, 0x04, 0x007f0100 },\n\t{ 0x404660,   7, 0x04, 0x00000000 },\n\t{ 0x40467c,   1, 0x04, 0x00000002 },\n\t{ 0x404680,   8, 0x04, 0x00000000 },\n\t{ 0x4046a0,   1, 0x04, 0x007f0080 },\n\t{ 0x4046a4,  18, 0x04, 0x00000000 },\n\t{ 0x4046f0,   2, 0x04, 0x00000000 },\n\t{ 0x404700,  13, 0x04, 0x00000000 },\n\t{ 0x404734,   1, 0x04, 0x00000100 },\n\t{ 0x404738,   8, 0x04, 0x00000000 },\n\t{}\n};\n\nstatic const struct gf100_gr_init\ngf100_grctx_init_ds_0[] = {\n\t{ 0x405800,   1, 0x04, 0x078000bf },\n\t{ 0x405830,   1, 0x04, 0x02180000 },\n\t{ 0x405834,   2, 0x04, 0x00000000 },\n\t{ 0x405854,   1, 0x04, 0x00000000 },\n\t{ 0x405870,   4, 0x04, 0x00000001 },\n\t{ 0x405a00,   2, 0x04, 0x00000000 },\n\t{ 0x405a18,   1, 0x04, 0x00000000 },\n\t{}\n};\n\nstatic const struct gf100_gr_init\ngf100_grctx_init_pd_0[] = {\n\t{ 0x406020,   1, 0x04, 0x000103c1 },\n\t{ 0x406028,   4, 0x04, 0x00000001 },\n\t{ 0x4064a8,   1, 0x04, 0x00000000 },\n\t{ 0x4064ac,   1, 0x04, 0x00003fff },\n\t{ 0x4064b4,   2, 0x04, 0x00000000 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngf100_grctx_init_rstr2d_0[] = {\n\t{ 0x407804,   1, 0x04, 0x00000023 },\n\t{ 0x40780c,   1, 0x04, 0x0a418820 },\n\t{ 0x407810,   1, 0x04, 0x062080e6 },\n\t{ 0x407814,   1, 0x04, 0x020398a4 },\n\t{ 0x407818,   1, 0x04, 0x0e629062 },\n\t{ 0x40781c,   1, 0x04, 0x0a418820 },\n\t{ 0x407820,   1, 0x04, 0x000000e6 },\n\t{ 0x4078bc,   1, 0x04, 0x00000103 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngf100_grctx_init_scc_0[] = {\n\t{ 0x408000,   2, 0x04, 0x00000000 },\n\t{ 0x408008,   1, 0x04, 0x00000018 },\n\t{ 0x40800c,   2, 0x04, 0x00000000 },\n\t{ 0x408014,   1, 0x04, 0x00000069 },\n\t{ 0x408018,   1, 0x04, 0xe100e100 },\n\t{ 0x408064,   1, 0x04, 0x00000000 },\n\t{}\n};\n\nstatic const struct gf100_gr_init\ngf100_grctx_init_be_0[] = {\n\t{ 0x408800,   1, 0x04, 0x02802a3c },\n\t{ 0x408804,   1, 0x04, 0x00000040 },\n\t{ 0x408808,   1, 0x04, 0x0003e00d },\n\t{ 0x408900,   1, 0x04, 0x3080b801 },\n\t{ 0x408904,   1, 0x04, 0x02000001 },\n\t{ 0x408908,   1, 0x04, 0x00c80929 },\n\t{ 0x408980,   1, 0x04, 0x0000011d },\n\t{}\n};\n\nconst struct gf100_gr_pack\ngf100_grctx_pack_hub[] = {\n\t{ gf100_grctx_init_main_0 },\n\t{ gf100_grctx_init_fe_0 },\n\t{ gf100_grctx_init_pri_0 },\n\t{ gf100_grctx_init_memfmt_0 },\n\t{ gf100_grctx_init_ds_0 },\n\t{ gf100_grctx_init_pd_0 },\n\t{ gf100_grctx_init_rstr2d_0 },\n\t{ gf100_grctx_init_scc_0 },\n\t{ gf100_grctx_init_be_0 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngf100_grctx_init_gpc_unk_0[] = {\n\t{ 0x418380,   1, 0x04, 0x00000016 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngf100_grctx_init_prop_0[] = {\n\t{ 0x418400,   1, 0x04, 0x38004e00 },\n\t{ 0x418404,   1, 0x04, 0x71e0ffff },\n\t{ 0x418408,   1, 0x04, 0x00000000 },\n\t{ 0x41840c,   1, 0x04, 0x00001008 },\n\t{ 0x418410,   1, 0x04, 0x0fff0fff },\n\t{ 0x418414,   1, 0x04, 0x00200fff },\n\t{ 0x418450,   6, 0x04, 0x00000000 },\n\t{ 0x418468,   1, 0x04, 0x00000001 },\n\t{ 0x41846c,   2, 0x04, 0x00000000 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngf100_grctx_init_gpc_unk_1[] = {\n\t{ 0x418600,   1, 0x04, 0x0000001f },\n\t{ 0x418684,   1, 0x04, 0x0000000f },\n\t{ 0x418700,   1, 0x04, 0x00000002 },\n\t{ 0x418704,   1, 0x04, 0x00000080 },\n\t{ 0x418708,   1, 0x04, 0x00000000 },\n\t{ 0x41870c,   1, 0x04, 0x07c80000 },\n\t{ 0x418710,   1, 0x04, 0x00000000 },\n\t{}\n};\n\nstatic const struct gf100_gr_init\ngf100_grctx_init_setup_0[] = {\n\t{ 0x418800,   1, 0x04, 0x0006860a },\n\t{ 0x418808,   3, 0x04, 0x00000000 },\n\t{ 0x418828,   1, 0x04, 0x00008442 },\n\t{ 0x418830,   1, 0x04, 0x00000001 },\n\t{ 0x4188d8,   1, 0x04, 0x00000008 },\n\t{ 0x4188e0,   1, 0x04, 0x01000000 },\n\t{ 0x4188e8,   5, 0x04, 0x00000000 },\n\t{ 0x4188fc,   1, 0x04, 0x00100000 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngf100_grctx_init_zcull_0[] = {\n\t{ 0x41891c,   1, 0x04, 0x00ff00ff },\n\t{ 0x418924,   1, 0x04, 0x00000000 },\n\t{ 0x418928,   1, 0x04, 0x00ffff00 },\n\t{ 0x41892c,   1, 0x04, 0x0000ff00 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngf100_grctx_init_crstr_0[] = {\n\t{ 0x418b00,   1, 0x04, 0x00000000 },\n\t{ 0x418b08,   1, 0x04, 0x0a418820 },\n\t{ 0x418b0c,   1, 0x04, 0x062080e6 },\n\t{ 0x418b10,   1, 0x04, 0x020398a4 },\n\t{ 0x418b14,   1, 0x04, 0x0e629062 },\n\t{ 0x418b18,   1, 0x04, 0x0a418820 },\n\t{ 0x418b1c,   1, 0x04, 0x000000e6 },\n\t{ 0x418bb8,   1, 0x04, 0x00000103 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngf100_grctx_init_gpm_0[] = {\n\t{ 0x418c08,   1, 0x04, 0x00000001 },\n\t{ 0x418c10,   8, 0x04, 0x00000000 },\n\t{ 0x418c80,   1, 0x04, 0x20200004 },\n\t{ 0x418c8c,   1, 0x04, 0x00000001 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngf100_grctx_init_gcc_0[] = {\n\t{ 0x419000,   1, 0x04, 0x00000780 },\n\t{ 0x419004,   2, 0x04, 0x00000000 },\n\t{ 0x419014,   1, 0x04, 0x00000004 },\n\t{}\n};\n\nconst struct gf100_gr_pack\ngf100_grctx_pack_gpc_0[] = {\n\t{ gf100_grctx_init_gpc_unk_0 },\n\t{ gf100_grctx_init_prop_0 },\n\t{ gf100_grctx_init_gpc_unk_1 },\n\t{ gf100_grctx_init_setup_0 },\n\t{ gf100_grctx_init_zcull_0 },\n\t{}\n};\n\nconst struct gf100_gr_pack\ngf100_grctx_pack_gpc_1[] = {\n\t{ gf100_grctx_init_crstr_0 },\n\t{ gf100_grctx_init_gpm_0 },\n\t{ gf100_grctx_init_gcc_0 },\n\t{}\n};\n\nstatic const struct gf100_gr_init\ngf100_grctx_init_zcullr_0[] = {\n\t{ 0x418a00,   3, 0x04, 0x00000000 },\n\t{ 0x418a0c,   1, 0x04, 0x00010000 },\n\t{ 0x418a10,   3, 0x04, 0x00000000 },\n\t{ 0x418a20,   3, 0x04, 0x00000000 },\n\t{ 0x418a2c,   1, 0x04, 0x00010000 },\n\t{ 0x418a30,   3, 0x04, 0x00000000 },\n\t{ 0x418a40,   3, 0x04, 0x00000000 },\n\t{ 0x418a4c,   1, 0x04, 0x00010000 },\n\t{ 0x418a50,   3, 0x04, 0x00000000 },\n\t{ 0x418a60,   3, 0x04, 0x00000000 },\n\t{ 0x418a6c,   1, 0x04, 0x00010000 },\n\t{ 0x418a70,   3, 0x04, 0x00000000 },\n\t{ 0x418a80,   3, 0x04, 0x00000000 },\n\t{ 0x418a8c,   1, 0x04, 0x00010000 },\n\t{ 0x418a90,   3, 0x04, 0x00000000 },\n\t{ 0x418aa0,   3, 0x04, 0x00000000 },\n\t{ 0x418aac,   1, 0x04, 0x00010000 },\n\t{ 0x418ab0,   3, 0x04, 0x00000000 },\n\t{ 0x418ac0,   3, 0x04, 0x00000000 },\n\t{ 0x418acc,   1, 0x04, 0x00010000 },\n\t{ 0x418ad0,   3, 0x04, 0x00000000 },\n\t{ 0x418ae0,   3, 0x04, 0x00000000 },\n\t{ 0x418aec,   1, 0x04, 0x00010000 },\n\t{ 0x418af0,   3, 0x04, 0x00000000 },\n\t{}\n};\n\nconst struct gf100_gr_pack\ngf100_grctx_pack_zcull[] = {\n\t{ gf100_grctx_init_zcullr_0 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngf100_grctx_init_pe_0[] = {\n\t{ 0x419818,   1, 0x04, 0x00000000 },\n\t{ 0x41983c,   1, 0x04, 0x00038bc7 },\n\t{ 0x419848,   1, 0x04, 0x00000000 },\n\t{ 0x419864,   1, 0x04, 0x0000012a },\n\t{ 0x419888,   1, 0x04, 0x00000000 },\n\t{}\n};\n\nstatic const struct gf100_gr_init\ngf100_grctx_init_tex_0[] = {\n\t{ 0x419a00,   1, 0x04, 0x000001f0 },\n\t{ 0x419a04,   1, 0x04, 0x00000001 },\n\t{ 0x419a08,   1, 0x04, 0x00000023 },\n\t{ 0x419a0c,   1, 0x04, 0x00020000 },\n\t{ 0x419a10,   1, 0x04, 0x00000000 },\n\t{ 0x419a14,   1, 0x04, 0x00000200 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngf100_grctx_init_wwdx_0[] = {\n\t{ 0x419b00,   1, 0x04, 0x0a418820 },\n\t{ 0x419b04,   1, 0x04, 0x062080e6 },\n\t{ 0x419b08,   1, 0x04, 0x020398a4 },\n\t{ 0x419b0c,   1, 0x04, 0x0e629062 },\n\t{ 0x419b10,   1, 0x04, 0x0a418820 },\n\t{ 0x419b14,   1, 0x04, 0x000000e6 },\n\t{ 0x419bd0,   1, 0x04, 0x00900103 },\n\t{ 0x419be0,   1, 0x04, 0x00000001 },\n\t{ 0x419be4,   1, 0x04, 0x00000000 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngf100_grctx_init_mpc_0[] = {\n\t{ 0x419c00,   1, 0x04, 0x00000002 },\n\t{ 0x419c04,   1, 0x04, 0x00000006 },\n\t{ 0x419c08,   1, 0x04, 0x00000002 },\n\t{ 0x419c20,   1, 0x04, 0x00000000 },\n\t{}\n};\n\nstatic const struct gf100_gr_init\ngf100_grctx_init_l1c_0[] = {\n\t{ 0x419cb0,   1, 0x04, 0x00060048 },\n\t{ 0x419ce8,   1, 0x04, 0x00000000 },\n\t{ 0x419cf4,   1, 0x04, 0x00000183 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngf100_grctx_init_tpccs_0[] = {\n\t{ 0x419d20,   1, 0x04, 0x02180000 },\n\t{ 0x419d24,   1, 0x04, 0x00001fff },\n\t{}\n};\n\nstatic const struct gf100_gr_init\ngf100_grctx_init_sm_0[] = {\n\t{ 0x419e04,   3, 0x04, 0x00000000 },\n\t{ 0x419e10,   1, 0x04, 0x00000002 },\n\t{ 0x419e44,   1, 0x04, 0x001beff2 },\n\t{ 0x419e48,   1, 0x04, 0x00000000 },\n\t{ 0x419e4c,   1, 0x04, 0x0000000f },\n\t{ 0x419e50,  17, 0x04, 0x00000000 },\n\t{ 0x419e98,   1, 0x04, 0x00000000 },\n\t{ 0x419f50,   2, 0x04, 0x00000000 },\n\t{}\n};\n\nconst struct gf100_gr_pack\ngf100_grctx_pack_tpc[] = {\n\t{ gf100_grctx_init_pe_0 },\n\t{ gf100_grctx_init_tex_0 },\n\t{ gf100_grctx_init_wwdx_0 },\n\t{ gf100_grctx_init_mpc_0 },\n\t{ gf100_grctx_init_l1c_0 },\n\t{ gf100_grctx_init_tpccs_0 },\n\t{ gf100_grctx_init_sm_0 },\n\t{}\n};\n\n \n\nvoid\ngf100_grctx_patch_wr32(struct gf100_gr_chan *chan, u32 addr, u32 data)\n{\n\tif (unlikely(!chan->mmio)) {\n\t\tnvkm_wr32(chan->gr->base.engine.subdev.device, addr, data);\n\t\treturn;\n\t}\n\n\tnvkm_wo32(chan->mmio, chan->mmio_nr++ * 4, addr);\n\tnvkm_wo32(chan->mmio, chan->mmio_nr++ * 4, data);\n}\n\nvoid\ngf100_grctx_generate_r419cb8(struct gf100_gr *gr)\n{\n\tstruct nvkm_device *device = gr->base.engine.subdev.device;\n\tnvkm_mask(device, 0x419cb8, 0x00007c00, 0x00000000);\n}\n\nvoid\ngf100_grctx_generate_bundle(struct gf100_gr_chan *chan, u64 addr, u32 size)\n{\n\tgf100_grctx_patch_wr32(chan, 0x408004, addr >> 8);\n\tgf100_grctx_patch_wr32(chan, 0x408008, 0x80000000 | (size >> 8));\n\tgf100_grctx_patch_wr32(chan, 0x418808, addr >> 8);\n\tgf100_grctx_patch_wr32(chan, 0x41880c, 0x80000000 | (size >> 8));\n}\n\nvoid\ngf100_grctx_generate_pagepool(struct gf100_gr_chan *chan, u64 addr)\n{\n\tgf100_grctx_patch_wr32(chan, 0x40800c, addr >> 8);\n\tgf100_grctx_patch_wr32(chan, 0x408010, 0x80000000);\n\tgf100_grctx_patch_wr32(chan, 0x419004, addr >> 8);\n\tgf100_grctx_patch_wr32(chan, 0x419008, 0x00000000);\n}\n\nvoid\ngf100_grctx_generate_attrib(struct gf100_gr_chan *chan)\n{\n\tstruct gf100_gr *gr = chan->gr;\n\tconst struct gf100_grctx_func *grctx = gr->func->grctx;\n\tconst u32 attrib = grctx->attrib_nr;\n\tint gpc, tpc;\n\tu32 bo = 0;\n\n\tgf100_grctx_patch_wr32(chan, 0x405830, (attrib << 16));\n\n\tfor (gpc = 0; gpc < gr->gpc_nr; gpc++) {\n\t\tfor (tpc = 0; tpc < gr->tpc_nr[gpc]; tpc++) {\n\t\t\tconst u32 o = TPC_UNIT(gpc, tpc, 0x0520);\n\n\t\t\tgf100_grctx_patch_wr32(chan, o, (attrib << 16) | bo);\n\t\t\tbo += grctx->attrib_nr_max;\n\t\t}\n\t}\n}\n\nvoid\ngf100_grctx_generate_attrib_cb(struct gf100_gr_chan *chan, u64 addr, u32 size)\n{\n\tgf100_grctx_patch_wr32(chan, 0x418810, 0x80000000 | addr >> 12);\n\tgf100_grctx_patch_wr32(chan, 0x419848, 0x10000000 | addr >> 12);\n}\n\nu32\ngf100_grctx_generate_attrib_cb_size(struct gf100_gr *gr)\n{\n\tconst struct gf100_grctx_func *grctx = gr->func->grctx;\n\n\treturn 0x20 * (grctx->attrib_nr_max + grctx->alpha_nr_max) * gr->tpc_total;\n}\n\nvoid\ngf100_grctx_generate_unkn(struct gf100_gr *gr)\n{\n}\n\nvoid\ngf100_grctx_generate_r4060a8(struct gf100_gr *gr)\n{\n\tstruct nvkm_device *device = gr->base.engine.subdev.device;\n\tconst u8 gpcmax = nvkm_rd32(device, 0x022430);\n\tconst u8 tpcmax = nvkm_rd32(device, 0x022434) * gpcmax;\n\tint i, j, sm = 0;\n\tu32 data;\n\n\tfor (i = 0; i < DIV_ROUND_UP(tpcmax, 4); i++) {\n\t\tfor (data = 0, j = 0; j < 4; j++) {\n\t\t\tif (sm < gr->sm_nr)\n\t\t\t\tdata |= gr->sm[sm++].gpc << (j * 8);\n\t\t\telse\n\t\t\t\tdata |= 0x1f << (j * 8);\n\t\t}\n\t\tnvkm_wr32(device, 0x4060a8 + (i * 4), data);\n\t}\n}\n\nvoid\ngf100_grctx_generate_rop_mapping(struct gf100_gr *gr)\n{\n\tstruct nvkm_device *device = gr->base.engine.subdev.device;\n\tu32 data[6] = {}, data2[2] = {};\n\tu8  shift, ntpcv;\n\tint i;\n\n\t \n\tfor (i = 0; i < 32; i++)\n\t\tdata[i / 6] |= (gr->tile[i] & 0x07) << ((i % 6) * 5);\n\n\t \n\tshift = 0;\n\tntpcv = gr->tpc_total;\n\twhile (!(ntpcv & (1 << 4))) {\n\t\tntpcv <<= 1;\n\t\tshift++;\n\t}\n\n\tdata2[0]  = (ntpcv << 16);\n\tdata2[0] |= (shift << 21);\n\tdata2[0] |= (((1 << (0 + 5)) % ntpcv) << 24);\n\tfor (i = 1; i < 7; i++)\n\t\tdata2[1] |= ((1 << (i + 5)) % ntpcv) << ((i - 1) * 5);\n\n\t \n\tnvkm_wr32(device, 0x418bb8, (gr->tpc_total << 8) |\n\t\t\t\t     gr->screen_tile_row_offset);\n\tfor (i = 0; i < 6; i++)\n\t\tnvkm_wr32(device, 0x418b08 + (i * 4), data[i]);\n\n\t \n\tnvkm_wr32(device, 0x419bd0, (gr->tpc_total << 8) |\n\t\t\t\t     gr->screen_tile_row_offset | data2[0]);\n\tnvkm_wr32(device, 0x419be4, data2[1]);\n\tfor (i = 0; i < 6; i++)\n\t\tnvkm_wr32(device, 0x419b00 + (i * 4), data[i]);\n\n\t \n\tnvkm_wr32(device, 0x4078bc, (gr->tpc_total << 8) |\n\t\t\t\t     gr->screen_tile_row_offset);\n\tfor (i = 0; i < 6; i++)\n\t\tnvkm_wr32(device, 0x40780c + (i * 4), data[i]);\n}\n\nvoid\ngf100_grctx_generate_max_ways_evict(struct gf100_gr *gr)\n{\n\tstruct nvkm_device *device = gr->base.engine.subdev.device;\n\tu32 fbps = nvkm_rd32(device, 0x121c74);\n\tif (fbps == 1)\n\t\tnvkm_mask(device, 0x17e91c, 0x001f0000, 0x00090000);\n}\n\nstatic const u32\ngf100_grctx_alpha_beta_map[17][32] = {\n\t[1] = {\n\t\t1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t},\n\t[2] = {\n\t\t1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t},\n\t\n\t[4] = {\n\t\t1, 1, 1, 1, 1, 1, 1, 1,\n\t\t2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2,\n\t\t3, 3, 3, 3, 3, 3, 3, 3,\n\t},\n\t\n\t\n\t[7] = {\n\t\t1, 1, 1, 1,\n\t\t2, 2, 2, 2, 2, 2,\n\t\t3, 3, 3, 3, 3, 3,\n\t\t4, 4, 4, 4, 4, 4,\n\t\t5, 5, 5, 5, 5, 5,\n\t\t6, 6, 6, 6,\n\t},\n\t[8] = {\n\t\t1, 1, 1,\n\t\t2, 2, 2, 2, 2,\n\t\t3, 3, 3, 3, 3,\n\t\t4, 4, 4, 4, 4, 4,\n\t\t5, 5, 5, 5, 5,\n\t\t6, 6, 6, 6, 6,\n\t\t7, 7, 7,\n\t},\n\t\n\t\n\t[11] = {\n\t\t1, 1,\n\t\t2, 2, 2, 2,\n\t\t3, 3, 3,\n\t\t4, 4, 4, 4,\n\t\t5, 5, 5,\n\t\t6, 6, 6,\n\t\t7, 7, 7, 7,\n\t\t8, 8, 8,\n\t\t9, 9, 9, 9,\n\t\t10, 10,\n\t},\n\t\n\t\n\t[14] = {\n\t\t1, 1,\n\t\t2, 2,\n\t\t3, 3, 3,\n\t\t4, 4, 4,\n\t\t5, 5,\n\t\t6, 6, 6,\n\t\t7, 7,\n\t\t8, 8, 8,\n\t\t9, 9,\n\t\t10, 10, 10,\n\t\t11, 11, 11,\n\t\t12, 12,\n\t\t13, 13,\n\t},\n\t[15] = {\n\t\t1, 1,\n\t\t2, 2,\n\t\t3, 3,\n\t\t4, 4, 4,\n\t\t5, 5,\n\t\t6, 6, 6,\n\t\t7, 7,\n\t\t8, 8,\n\t\t9, 9, 9,\n\t\t10, 10,\n\t\t11, 11, 11,\n\t\t12, 12,\n\t\t13, 13,\n\t\t14, 14,\n\t},\n\t[16] = {\n\t\t1, 1,\n\t\t2, 2,\n\t\t3, 3,\n\t\t4, 4,\n\t\t5, 5,\n\t\t6, 6, 6,\n\t\t7, 7,\n\t\t8, 8,\n\t\t9, 9,\n\t\t10, 10, 10,\n\t\t11, 11,\n\t\t12, 12,\n\t\t13, 13,\n\t\t14, 14,\n\t\t15, 15,\n\t},\n};\n\nvoid\ngf100_grctx_generate_alpha_beta_tables(struct gf100_gr *gr)\n{\n\tstruct nvkm_subdev *subdev = &gr->base.engine.subdev;\n\tstruct nvkm_device *device = subdev->device;\n\tint i, gpc;\n\n\tfor (i = 0; i < 32; i++) {\n\t\tu32 atarget = gf100_grctx_alpha_beta_map[gr->tpc_total][i];\n\t\tu32 abits[GPC_MAX] = {}, amask = 0, bmask = 0;\n\n\t\tif (!atarget) {\n\t\t\tnvkm_warn(subdev, \"missing alpha/beta mapping table\\n\");\n\t\t\tatarget = max_t(u32, gr->tpc_total * i / 32, 1);\n\t\t}\n\n\t\twhile (atarget) {\n\t\t\tfor (gpc = 0; atarget && gpc < gr->gpc_nr; gpc++) {\n\t\t\t\tif (abits[gpc] < gr->tpc_nr[gpc]) {\n\t\t\t\t\tabits[gpc]++;\n\t\t\t\t\tatarget--;\n\t\t\t\t}\n\t\t\t}\n\t\t}\n\n\t\tfor (gpc = 0; gpc < gr->gpc_nr; gpc++) {\n\t\t\tu32 bbits = gr->tpc_nr[gpc] - abits[gpc];\n\t\t\tamask |= ((1 << abits[gpc]) - 1) << (gpc * 8);\n\t\t\tbmask |= ((1 << bbits) - 1) << abits[gpc] << (gpc * 8);\n\t\t}\n\n\t\tnvkm_wr32(device, 0x406800 + (i * 0x20), amask);\n\t\tnvkm_wr32(device, 0x406c00 + (i * 0x20), bmask);\n\t}\n}\n\nvoid\ngf100_grctx_generate_tpc_nr(struct gf100_gr *gr, int gpc)\n{\n\tstruct nvkm_device *device = gr->base.engine.subdev.device;\n\tnvkm_wr32(device, GPC_UNIT(gpc, 0x0c08), gr->tpc_nr[gpc]);\n\tnvkm_wr32(device, GPC_UNIT(gpc, 0x0c8c), gr->tpc_nr[gpc]);\n}\n\nvoid\ngf100_grctx_generate_sm_id(struct gf100_gr *gr, int gpc, int tpc, int sm)\n{\n\tstruct nvkm_device *device = gr->base.engine.subdev.device;\n\tnvkm_wr32(device, TPC_UNIT(gpc, tpc, 0x698), sm);\n\tnvkm_wr32(device, TPC_UNIT(gpc, tpc, 0x4e8), sm);\n\tnvkm_wr32(device, GPC_UNIT(gpc, 0x0c10 + tpc * 4), sm);\n\tnvkm_wr32(device, TPC_UNIT(gpc, tpc, 0x088), sm);\n}\n\nvoid\ngf100_grctx_generate_floorsweep(struct gf100_gr *gr)\n{\n\tconst struct gf100_grctx_func *func = gr->func->grctx;\n\tint sm;\n\n\tfor (sm = 0; sm < gr->sm_nr; sm++) {\n\t\tfunc->sm_id(gr, gr->sm[sm].gpc, gr->sm[sm].tpc, sm);\n\t\tif (func->tpc_nr)\n\t\t\tfunc->tpc_nr(gr, gr->sm[sm].gpc);\n\t}\n\n\tgf100_gr_init_num_tpc_per_gpc(gr, false, true);\n\tif (!func->skip_pd_num_tpc_per_gpc)\n\t\tgf100_gr_init_num_tpc_per_gpc(gr, true, false);\n\n\tif (func->r4060a8)\n\t\tfunc->r4060a8(gr);\n\n\tfunc->rop_mapping(gr);\n\n\tif (func->alpha_beta_tables)\n\t\tfunc->alpha_beta_tables(gr);\n\tif (func->max_ways_evict)\n\t\tfunc->max_ways_evict(gr);\n\tif (func->dist_skip_table)\n\t\tfunc->dist_skip_table(gr);\n\tif (func->r406500)\n\t\tfunc->r406500(gr);\n\tif (func->gpc_tpc_nr)\n\t\tfunc->gpc_tpc_nr(gr);\n\tif (func->r419f78)\n\t\tfunc->r419f78(gr);\n\tif (func->tpc_mask)\n\t\tfunc->tpc_mask(gr);\n\tif (func->smid_config)\n\t\tfunc->smid_config(gr);\n}\n\nvoid\ngf100_grctx_generate_main(struct gf100_gr_chan *chan)\n{\n\tstruct gf100_gr *gr = chan->gr;\n\tstruct nvkm_device *device = gr->base.engine.subdev.device;\n\tconst struct gf100_grctx_func *grctx = gr->func->grctx;\n\tu32 idle_timeout;\n\n\tnvkm_mc_unk260(device, 0);\n\n\tif (!gr->sw_ctx) {\n\t\tgf100_gr_mmio(gr, grctx->hub);\n\t\tgf100_gr_mmio(gr, grctx->gpc_0);\n\t\tgf100_gr_mmio(gr, grctx->zcull);\n\t\tgf100_gr_mmio(gr, grctx->gpc_1);\n\t\tgf100_gr_mmio(gr, grctx->tpc);\n\t\tgf100_gr_mmio(gr, grctx->ppc);\n\t} else {\n\t\tgf100_gr_mmio(gr, gr->sw_ctx);\n\t}\n\n\tif (gr->func->init_419bd8)\n\t\tgr->func->init_419bd8(gr);\n\tif (grctx->r419ea8)\n\t\tgrctx->r419ea8(gr);\n\n\tgf100_gr_wait_idle(gr);\n\n\tidle_timeout = nvkm_mask(device, 0x404154, 0xffffffff, 0x00000000);\n\n\tgrctx->pagepool(chan, chan->pagepool->addr);\n\tgrctx->bundle(chan, chan->bundle_cb->addr, grctx->bundle_size);\n\tgrctx->attrib_cb(chan, chan->attrib_cb->addr, grctx->attrib_cb_size(gr));\n\tgrctx->attrib(chan);\n\tif (grctx->patch_ltc)\n\t\tgrctx->patch_ltc(chan);\n\tif (grctx->unknown_size)\n\t\tgrctx->unknown(chan, chan->unknown->addr, grctx->unknown_size);\n\tgrctx->unkn(gr);\n\n\tgf100_grctx_generate_floorsweep(gr);\n\n\tgf100_gr_wait_idle(gr);\n\n\tif (grctx->r400088) grctx->r400088(gr, false);\n\n\tif (gr->bundle)\n\t\tgf100_gr_icmd(gr, gr->bundle);\n\telse\n\t\tgf100_gr_icmd(gr, grctx->icmd);\n\n\tif (gr->bundle_veid)\n\t\tgf100_gr_icmd(gr, gr->bundle_veid);\n\telse\n\t\tgf100_gr_icmd(gr, grctx->sw_veid_bundle_init);\n\n\tif (gr->bundle64)\n\t\tgf100_gr_icmd(gr, gr->bundle64);\n\telse\n\tif (grctx->sw_bundle64_init)\n\t\tgf100_gr_icmd(gr, grctx->sw_bundle64_init);\n\n\tif (grctx->r400088) grctx->r400088(gr, true);\n\n\tnvkm_wr32(device, 0x404154, idle_timeout);\n\n\tif (gr->method)\n\t\tgf100_gr_mthd(gr, gr->method);\n\telse\n\t\tgf100_gr_mthd(gr, grctx->mthd);\n\tnvkm_mc_unk260(device, 1);\n\n\tif (grctx->r419cb8)\n\t\tgrctx->r419cb8(gr);\n\tif (grctx->r418800)\n\t\tgrctx->r418800(gr);\n\tif (grctx->r419eb0)\n\t\tgrctx->r419eb0(gr);\n\tif (grctx->r419e00)\n\t\tgrctx->r419e00(gr);\n\tif (grctx->r418e94)\n\t\tgrctx->r418e94(gr);\n\tif (grctx->r419a3c)\n\t\tgrctx->r419a3c(gr);\n\tif (grctx->r408840)\n\t\tgrctx->r408840(gr);\n\tif (grctx->r419c0c)\n\t\tgrctx->r419c0c(gr);\n\n\tgf100_gr_wait_idle(gr);\n}\n\n#define CB_RESERVED 0x80000\n\nint\ngf100_grctx_generate(struct gf100_gr *gr, struct gf100_gr_chan *chan, struct nvkm_gpuobj *inst)\n{\n\tconst struct gf100_grctx_func *grctx = gr->func->grctx;\n\tstruct nvkm_subdev *subdev = &gr->base.engine.subdev;\n\tstruct nvkm_device *device = subdev->device;\n\tstruct nvkm_memory *data = NULL;\n\tstruct nvkm_vma *ctx = NULL;\n\tint ret, i;\n\tu64 addr;\n\n\t \n\tnvkm_wr32(device, 0x404170, 0x00000012);\n\tnvkm_msec(device, 2000,\n\t\tif (!(nvkm_rd32(device, 0x404170) & 0x00000010))\n\t\t\tbreak;\n\t);\n\n\tif (grctx->unkn88c)\n\t\tgrctx->unkn88c(gr, true);\n\n\t \n\tgr->func->fecs.reset(gr);\n\n\tif (grctx->unkn88c)\n\t\tgrctx->unkn88c(gr, false);\n\n\t \n\tnvkm_wr32(device, 0x404170, 0x00000010);\n\tnvkm_msec(device, 2000,\n\t\tif (!(nvkm_rd32(device, 0x404170) & 0x00000010))\n\t\t\tbreak;\n\t);\n\n\t \n\tnvkm_wr32(device, 0x40802c, 0x00000001);\n\n\t \n\tret = nvkm_memory_new(device, NVKM_MEM_TARGET_INST,\n\t\t\t      CB_RESERVED + gr->size, 0, true, &data);\n\tif (ret)\n\t\tgoto done;\n\n\tret = nvkm_vmm_get(chan->vmm, 0, nvkm_memory_size(data), &ctx);\n\tif (ret)\n\t\tgoto done;\n\n\tret = nvkm_memory_map(data, 0, chan->vmm, ctx, NULL, 0);\n\tif (ret)\n\t\tgoto done;\n\n\t \n\tnvkm_kmap(inst);\n\tnvkm_wo32(inst, 0x0210, lower_32_bits(ctx->addr + CB_RESERVED) | 4);\n\tnvkm_wo32(inst, 0x0214, upper_32_bits(ctx->addr + CB_RESERVED));\n\tnvkm_done(inst);\n\n\t \n\taddr = inst->addr >> 12;\n\tif (gr->firmware) {\n\t\tret = gf100_gr_fecs_bind_pointer(gr, 0x80000000 | addr);\n\t\tif (ret)\n\t\t\tgoto done_inst;\n\n\t\tnvkm_kmap(data);\n\t\tnvkm_wo32(data, 0x1c, 1);\n\t\tnvkm_wo32(data, 0x20, 0);\n\t\tnvkm_wo32(data, 0x28, 0);\n\t\tnvkm_wo32(data, 0x2c, 0);\n\t\tnvkm_done(data);\n\t} else {\n\t\tnvkm_wr32(device, 0x409840, 0x80000000);\n\t\tnvkm_wr32(device, 0x409500, 0x80000000 | addr);\n\t\tnvkm_wr32(device, 0x409504, 0x00000001);\n\t\tnvkm_msec(device, 2000,\n\t\t\tif (nvkm_rd32(device, 0x409800) & 0x80000000)\n\t\t\t\tbreak;\n\t\t);\n\t}\n\n\tgrctx->main(chan);\n\n\tif (!gr->firmware) {\n\t\t \n\t\tnvkm_mask(device, 0x409b04, 0x80000000, 0x00000000);\n\t\tnvkm_wr32(device, 0x409000, 0x00000100);\n\t\tif (nvkm_msec(device, 2000,\n\t\t\tif (!(nvkm_rd32(device, 0x409b00) & 0x80000000))\n\t\t\t\tbreak;\n\t\t) < 0) {\n\t\t\tret = -EBUSY;\n\t\t\tgoto done_inst;\n\t\t}\n\t} else {\n\t\tret = gf100_gr_fecs_wfi_golden_save(gr, 0x80000000 | addr);\n\t\tif (ret)\n\t\t\tgoto done_inst;\n\n\t\tnvkm_mask(device, 0x409b00, 0x80000000, 0x00000000);\n\t}\n\n\tgr->data = kmalloc(gr->size, GFP_KERNEL);\n\tif (gr->data) {\n\t\tnvkm_kmap(data);\n\t\tfor (i = 0; i < gr->size; i += 4)\n\t\t\tgr->data[i / 4] = nvkm_ro32(data, CB_RESERVED + i);\n\t\tnvkm_done(data);\n\t\tret = 0;\n\t} else {\n\t\tret = -ENOMEM;\n\t}\n\ndone_inst:\n\tnvkm_kmap(inst);\n\tnvkm_wo32(inst, 0x0210, 0);\n\tnvkm_wo32(inst, 0x0214, 0);\n\tnvkm_done(inst);\ndone:\n\tnvkm_vmm_put(chan->vmm, &ctx);\n\tnvkm_memory_unref(&data);\n\treturn ret;\n}\n\nconst struct gf100_grctx_func\ngf100_grctx = {\n\t.main  = gf100_grctx_generate_main,\n\t.unkn  = gf100_grctx_generate_unkn,\n\t.hub   = gf100_grctx_pack_hub,\n\t.gpc_0 = gf100_grctx_pack_gpc_0,\n\t.gpc_1 = gf100_grctx_pack_gpc_1,\n\t.zcull = gf100_grctx_pack_zcull,\n\t.tpc   = gf100_grctx_pack_tpc,\n\t.icmd  = gf100_grctx_pack_icmd,\n\t.mthd  = gf100_grctx_pack_mthd,\n\t.bundle = gf100_grctx_generate_bundle,\n\t.bundle_size = 0x1800,\n\t.pagepool = gf100_grctx_generate_pagepool,\n\t.pagepool_size = 0x8000,\n\t.attrib_cb_size = gf100_grctx_generate_attrib_cb_size,\n\t.attrib_cb = gf100_grctx_generate_attrib_cb,\n\t.attrib = gf100_grctx_generate_attrib,\n\t.attrib_nr_max = 0x324,\n\t.attrib_nr = 0x218,\n\t.sm_id = gf100_grctx_generate_sm_id,\n\t.tpc_nr = gf100_grctx_generate_tpc_nr,\n\t.r4060a8 = gf100_grctx_generate_r4060a8,\n\t.rop_mapping = gf100_grctx_generate_rop_mapping,\n\t.alpha_beta_tables = gf100_grctx_generate_alpha_beta_tables,\n\t.max_ways_evict = gf100_grctx_generate_max_ways_evict,\n\t.r419cb8 = gf100_grctx_generate_r419cb8,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}