<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:31:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 262144 has been inferred" OldID="for.inc56.load.29," ID="dataseq" BundleName="gmem0" VarName="data" LoopLoc="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:31:19" LoopName="VITIS_LOOP_31_1" ParentFunc="nms" Length="262144" Direction="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32:26" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="if.then143.store.0" BundleName="gmem1" VarName="out" LoopLoc="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32:26" LoopName="VITIS_LOOP_32_2" ParentFunc="nms"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32:26" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="if.else148.store.0" BundleName="gmem1" VarName="out" LoopLoc="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32:26" LoopName="VITIS_LOOP_32_2" ParentFunc="nms"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32:26" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 262144 x 16bit words has been widened by 32: 8192 x 512bit words" OldID="dataseq," ID="wseq" BundleName="gmem0" VarName="data" LoopLoc="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:32:26" LoopName="VITIS_LOOP_32_2" ParentFunc="nms" Length="8192" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/nms.cpp:31:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 8192 and bit width 512 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" Length="8192" Width="512" Direction="read"/>
</VitisHLS:BurstInfo>

