// Seed: 905587358
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout tri1 id_3;
  assign module_1.id_6 = 0;
  output wire id_2;
  input wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input wand id_2,
    output wor id_3,
    input supply0 id_4,
    output uwire id_5,
    input supply0 id_6,
    output tri id_7,
    output wor id_8,
    input wire id_9,
    input uwire id_10,
    input supply0 id_11,
    input wire id_12,
    input wand id_13,
    input supply0 id_14
);
  tri0 id_16 = -1;
  logic [1 : -1] id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17
  );
  wire id_18;
  ;
  wire id_19;
endmodule
