Analysis & Synthesis report for lab8
Mon Apr 29 15:31:13 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |lab8|GameLogic:game|state
 11. State Machine - |lab8|lab8_soc:nios_system|lab8_soc_sdram:sdram|m_next
 12. State Machine - |lab8|lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state
 13. State Machine - |lab8|lab8_soc:nios_system|lab8_soc_sdram:sdram|i_next
 14. State Machine - |lab8|lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state
 15. State Machine - |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 23. Source assignments for lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 24. Source assignments for lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 25. Source assignments for lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 26. Source assignments for lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 27. Source assignments for lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 28. Source assignments for lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 29. Source assignments for lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 30. Source assignments for lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 31. Source assignments for lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 32. Source assignments for lab8_soc:nios_system|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_sqg1:auto_generated
 33. Source assignments for lab8_soc:nios_system|lab8_soc_sdram:sdram
 34. Source assignments for lab8_soc:nios_system|lab8_soc_sdram_pll:sdram_pll
 35. Source assignments for lab8_soc:nios_system|lab8_soc_sdram_pll:sdram_pll|lab8_soc_sdram_pll_stdsync_sv6:stdsync2|lab8_soc_sdram_pll_dffpipe_l2c:dffpipe3
 36. Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_demux:cmd_demux
 37. Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 38. Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux
 39. Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 40. Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 41. Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003
 42. Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004
 43. Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005
 44. Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_006
 45. Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_007
 46. Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_008
 47. Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_009
 48. Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_010
 49. Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_011
 50. Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_012
 51. Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_013
 52. Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 53. Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 54. Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 55. Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 56. Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 57. Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 58. Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 59. Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 60. Source assignments for lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 61. Source assignments for lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 62. Source assignments for lab8_soc:nios_system|altera_reset_controller:rst_controller_001
 63. Source assignments for lab8_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 64. Source assignments for lab8_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 65. Source assignments for lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 66. Source assignments for lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 67. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo
 68. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo
 69. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a
 70. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 71. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b
 72. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 73. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 74. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram
 75. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 76. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 77. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 78. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 79. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 80. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy
 81. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_onchip_memory2_0:onchip_memory2_0
 82. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 83. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 84. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 85. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 86. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 87. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 88. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator
 89. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 90. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 91. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator
 92. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator
 93. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator
 94. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator
 95. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator
 96. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator
 97. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator
 98. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator
 99. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
100. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
101. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
102. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
103. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
104. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
105. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
106. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
107. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
108. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
109. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
110. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent
111. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
112. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo
113. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
114. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
115. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
116. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
117. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
118. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
119. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
120. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accum_s1_agent
121. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accum_s1_agent|altera_merlin_burst_uncompressor:uncompressor
122. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo
123. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent
124. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor
125. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo
126. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent
127. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor
128. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo
129. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent
130. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor
131. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo
132. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent
133. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor
134. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo
135. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent
136. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor
137. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo
138. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent
139. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor
140. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo
141. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent
142. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor
143. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo
144. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router:router|lab8_soc_mm_interconnect_0_router_default_decode:the_default_decode
145. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_001:router_001|lab8_soc_mm_interconnect_0_router_001_default_decode:the_default_decode
146. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_002|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
147. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_003|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
148. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_004|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
149. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_005|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
150. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_006|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
151. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_007|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
152. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_008|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_009|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_010|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_011|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_012|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_013|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_014|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_015|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
161. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
162. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
163. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
164. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb
165. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
166. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb
167. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
168. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb
169. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
170. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb
171. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
172. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
173. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
174. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
175. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
176. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
177. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
178. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
179. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
180. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
181. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
182. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
183. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
184. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
185. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
186. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
187. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
188. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
189. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
190. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
191. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
192. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
193. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
194. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
195. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
196. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
197. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
198. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
199. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
200. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
201. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
202. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
203. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
204. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
205. Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
206. Parameter Settings for User Entity Instance: lab8_soc:nios_system|altera_reset_controller:rst_controller
207. Parameter Settings for User Entity Instance: lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
208. Parameter Settings for User Entity Instance: lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
209. Parameter Settings for User Entity Instance: lab8_soc:nios_system|altera_reset_controller:rst_controller_001
210. Parameter Settings for User Entity Instance: lab8_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
211. Parameter Settings for User Entity Instance: lab8_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
212. Parameter Settings for User Entity Instance: lab8_soc:nios_system|altera_reset_controller:rst_controller_002
213. Parameter Settings for User Entity Instance: lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
214. Parameter Settings for User Entity Instance: lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
215. Parameter Settings for User Entity Instance: vga_clk:vga_clk_instance|altpll:altpll_component
216. Parameter Settings for User Entity Instance: VGA_controller:vga_controller_instance
217. Parameter Settings for User Entity Instance: isText:text|font_rom:FR
218. Parameter Settings for Inferred Entity Instance: next_grid_mapper:ngmap|lpm_divide:Mod0
219. Parameter Settings for Inferred Entity Instance: next_grid_mapper:ngmap|lpm_divide:Mod1
220. Parameter Settings for Inferred Entity Instance: swap_block_mapper:sbmap|lpm_divide:Div0
221. Parameter Settings for Inferred Entity Instance: swap_block_mapper:sbmap|lpm_divide:Div1
222. Parameter Settings for Inferred Entity Instance: GameLogic:game|lpm_divide:Mod0
223. Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Div6
224. Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Mod8
225. Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Div2
226. Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Mod2
227. Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Div3
228. Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Mod3
229. Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Div4
230. Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Mod4
231. Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Mod5
232. Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Div5
233. Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Mod6
234. Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Mod7
235. Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Div1
236. Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Mod1
237. Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Div0
238. Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Mod0
239. Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Mod10
240. Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Div7
241. Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Mod9
242. Parameter Settings for Inferred Entity Instance: scoreKeeper:sk|lpm_divide:Div0
243. scfifo Parameter Settings by Entity Instance
244. altsyncram Parameter Settings by Entity Instance
245. altpll Parameter Settings by Entity Instance
246. Port Connectivity Checks: "Block:block0"
247. Port Connectivity Checks: "Block:block1"
248. Port Connectivity Checks: "Block:block2"
249. Port Connectivity Checks: "Block:block3"
250. Port Connectivity Checks: "Block:block4"
251. Port Connectivity Checks: "Block:block5"
252. Port Connectivity Checks: "Block:block6"
253. Port Connectivity Checks: "Block:block7"
254. Port Connectivity Checks: "Block:block8"
255. Port Connectivity Checks: "Block:block9"
256. Port Connectivity Checks: "Block:block10"
257. Port Connectivity Checks: "Block:block11"
258. Port Connectivity Checks: "Block:block12"
259. Port Connectivity Checks: "Block:block13"
260. Port Connectivity Checks: "Block:block14"
261. Port Connectivity Checks: "Block:block15"
262. Port Connectivity Checks: "Block:block16"
263. Port Connectivity Checks: "Block:block17"
264. Port Connectivity Checks: "Block:block18"
265. Port Connectivity Checks: "Block:block19"
266. Port Connectivity Checks: "Block:block21"
267. Port Connectivity Checks: "Row:row21"
268. Port Connectivity Checks: "lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
269. Port Connectivity Checks: "lab8_soc:nios_system|altera_reset_controller:rst_controller_002"
270. Port Connectivity Checks: "lab8_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
271. Port Connectivity Checks: "lab8_soc:nios_system|altera_reset_controller:rst_controller_001"
272. Port Connectivity Checks: "lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
273. Port Connectivity Checks: "lab8_soc:nios_system|altera_reset_controller:rst_controller"
274. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
275. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
276. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
277. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
278. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
279. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
280. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
281. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_003|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode"
282. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_002|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
283. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_001:router_001|lab8_soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
284. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router:router|lab8_soc_mm_interconnect_0_router_default_decode:the_default_decode"
285. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo"
286. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent"
287. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo"
288. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent"
289. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo"
290. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent"
291. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo"
292. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent"
293. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo"
294. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent"
295. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo"
296. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent"
297. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo"
298. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent"
299. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo"
300. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accum_s1_agent"
301. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
302. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
303. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
304. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
305. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
306. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo"
307. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent"
308. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
309. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
310. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
311. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
312. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
313. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
314. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
315. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
316. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator"
317. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator"
318. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator"
319. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator"
320. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator"
321. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator"
322. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"
323. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator"
324. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
325. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
326. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
327. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
328. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
329. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
330. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
331. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
332. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_sdram_pll:sdram_pll|lab8_soc_sdram_pll_altpll_lqa2:sd1"
333. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_sdram_pll:sdram_pll"
334. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module"
335. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_onchip_memory2_0:onchip_memory2_0"
336. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy"
337. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
338. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
339. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib"
340. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
341. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab8_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
342. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace"
343. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk"
344. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk"
345. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug"
346. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci"
347. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_test_bench:the_lab8_soc_nios2_gen2_0_cpu_test_bench"
348. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0"
349. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic"
350. Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0"
351. Port Connectivity Checks: "lab8_soc:nios_system"
352. Post-Synthesis Netlist Statistics for Top Partition
353. Elapsed Time Per Partition
354. Analysis & Synthesis Messages
355. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 29 15:31:13 2019       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; lab8                                        ;
; Top-level Entity Name              ; lab8                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 25,345                                      ;
;     Total combinational functions  ; 23,946                                      ;
;     Dedicated logic registers      ; 3,565                                       ;
; Total registers                    ; 3565                                        ;
; Total pins                         ; 128                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 11,392                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; lab8               ; lab8               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                              ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                               ; Library     ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; font_rom.sv                                                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/font_rom.sv                                                                                   ;             ;
; SpriteSVs/tetris_I.sv                                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/SpriteSVs/tetris_I.sv                                                                         ;             ;
; lab8_soc/synthesis/lab8_soc.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/lab8_soc.v                                                                 ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_reset_controller.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_reset_controller.v                                       ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_reset_synchronizer.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v                                     ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv                                          ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v                                    ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v                  ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                      ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                 ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv                       ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv                           ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv                     ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv                         ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv                       ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv                           ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv                     ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv                         ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv                        ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv                        ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv                        ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv                            ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv                                   ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv                               ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv                              ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v                                         ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v                                            ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_sdram.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v                                                ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v                                         ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v                                           ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v                                      ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.hex                                   ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v                                     ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v                                         ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v                                     ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v                     ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                        ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v                          ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_keycode.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_keycode.v                                              ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v                                          ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_accum.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_accum.v                                                ; lab8_soc    ;
; hpi_io_intf.sv                                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/hpi_io_intf.sv                                                                                ;             ;
; VGA_controller.sv                                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/VGA_controller.sv                                                                             ;             ;
; lab8.sv                                                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv                                                                                       ;             ;
; HexDriver.sv                                                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/HexDriver.sv                                                                                  ;             ;
; Color_Mapper.sv                                                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/Color_Mapper.sv                                                                               ;             ;
; vga_clk.v                                                                                     ; yes             ; User Wizard-Generated File                   ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/vga_clk.v                                                                                     ;             ;
; block.sv                                                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/block.sv                                                                                      ;             ;
; Row.sv                                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/Row.sv                                                                                        ;             ;
; GameLogic.sv                                                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/GameLogic.sv                                                                                  ;             ;
; next_Block.sv                                                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/next_Block.sv                                                                                 ;             ;
; mapper.sv                                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/mapper.sv                                                                                     ;             ;
; block_mapper.sv                                                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/block_mapper.sv                                                                               ;             ;
; grid_mapper.sv                                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/grid_mapper.sv                                                                                ;             ;
; block_actions.sv                                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/block_actions.sv                                                                              ;             ;
; centerTracker.sv                                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/centerTracker.sv                                                                              ;             ;
; write_mux.sv                                                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/write_mux.sv                                                                                  ;             ;
; shift_row_LUT.sv                                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/shift_row_LUT.sv                                                                              ;             ;
; Speed_select.sv                                                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/Speed_select.sv                                                                               ;             ;
; rand_num_gen.sv                                                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/rand_num_gen.sv                                                                               ;             ;
; aux_grid_mapper.sv                                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/aux_grid_mapper.sv                                                                            ;             ;
; next_block_mapper.sv                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/next_block_mapper.sv                                                                          ;             ;
; swap_block.sv                                                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/swap_block.sv                                                                                 ;             ;
; scoreKeeper.sv                                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/scoreKeeper.sv                                                                                ;             ;
; letter_map.sv                                                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv                                                                                 ;             ;
; isText.sv                                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/isText.sv                                                                                     ;             ;
; scfifo.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf                                                                                                          ;             ;
; a_regfifo.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                       ;             ;
; a_dpfifo.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                        ;             ;
; a_i2fifo.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                        ;             ;
; a_fffifo.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                        ;             ;
; a_f2fifo.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                        ;             ;
; aglobal180.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                                                                      ;             ;
; db/scfifo_jr21.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/scfifo_jr21.tdf                                                                            ;             ;
; db/a_dpfifo_l011.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/a_dpfifo_l011.tdf                                                                          ;             ;
; db/a_fefifo_7cf.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/a_fefifo_7cf.tdf                                                                           ;             ;
; db/cntr_do7.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/cntr_do7.tdf                                                                               ;             ;
; db/altsyncram_nio1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/altsyncram_nio1.tdf                                                                        ;             ;
; db/cntr_1ob.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/cntr_1ob.tdf                                                                               ;             ;
; alt_jtag_atlantic.v                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                 ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                   ;             ;
; altsyncram.tdf                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                      ;             ;
; stratix_ram_block.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                               ;             ;
; lpm_mux.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                         ;             ;
; lpm_decode.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                      ;             ;
; a_rdenreg.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                       ;             ;
; altrom.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                                                                                          ;             ;
; altram.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                                                                                                          ;             ;
; altdpram.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                                                                                        ;             ;
; db/altsyncram_6mc1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/altsyncram_6mc1.tdf                                                                        ;             ;
; altera_std_synchronizer.v                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                           ;             ;
; db/altsyncram_ac71.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/altsyncram_ac71.tdf                                                                        ;             ;
; sld_virtual_jtag_basic.v                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                            ;             ;
; db/altsyncram_sqg1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/altsyncram_sqg1.tdf                                                                        ;             ;
; altpll.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                                                                                                          ;             ;
; stratix_pll.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                     ;             ;
; stratixii_pll.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                                   ;             ;
; cycloneii_pll.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                                   ;             ;
; db/vga_clk_altpll.v                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/vga_clk_altpll.v                                                                           ;             ;
; sld_hub.vhd                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                         ; altera_sld  ;
; db/ip/sld2dead247/alt_sld_fab.v                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/ip/sld2dead247/alt_sld_fab.v                                                               ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v                                        ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                    ;             ;
; sld_rom_sr.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                      ;             ;
; lpm_divide.tdf                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                                      ;             ;
; abs_divider.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/abs_divider.inc                                                                                                     ;             ;
; sign_div_unsign.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                                 ;             ;
; db/lpm_divide_0bm.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/lpm_divide_0bm.tdf                                                                         ;             ;
; db/sign_div_unsign_llh.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/sign_div_unsign_llh.tdf                                                                    ;             ;
; db/alt_u_div_u6f.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_u6f.tdf                                                                          ;             ;
; db/add_sub_7pc.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/add_sub_7pc.tdf                                                                            ;             ;
; db/add_sub_8pc.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/add_sub_8pc.tdf                                                                            ;             ;
; db/lpm_divide_tim.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/lpm_divide_tim.tdf                                                                         ;             ;
; db/lpm_divide_cqo.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/lpm_divide_cqo.tdf                                                                         ;             ;
; db/abs_divider_4dg.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/abs_divider_4dg.tdf                                                                        ;             ;
; db/alt_u_div_6af.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_6af.tdf                                                                          ;             ;
; db/lpm_abs_i0a.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/lpm_abs_i0a.tdf                                                                            ;             ;
; db/lpm_divide_3jm.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/lpm_divide_3jm.tdf                                                                         ;             ;
; db/sign_div_unsign_rlh.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/sign_div_unsign_rlh.tdf                                                                    ;             ;
; db/alt_u_div_a7f.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_a7f.tdf                                                                          ;             ;
; db/lpm_divide_3bm.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/lpm_divide_3bm.tdf                                                                         ;             ;
; db/sign_div_unsign_olh.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/sign_div_unsign_olh.tdf                                                                    ;             ;
; db/alt_u_div_47f.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf                                                                          ;             ;
; db/lpm_divide_dkm.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/lpm_divide_dkm.tdf                                                                         ;             ;
; db/sign_div_unsign_5nh.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/sign_div_unsign_5nh.tdf                                                                    ;             ;
; db/alt_u_div_u9f.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_u9f.tdf                                                                          ;             ;
; db/lpm_divide_0jm.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/lpm_divide_0jm.tdf                                                                         ;             ;
; db/lpm_divide_hkm.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/lpm_divide_hkm.tdf                                                                         ;             ;
; db/sign_div_unsign_9nh.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/sign_div_unsign_9nh.tdf                                                                    ;             ;
; db/alt_u_div_7af.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_7af.tdf                                                                          ;             ;
; db/lpm_divide_kkm.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/lpm_divide_kkm.tdf                                                                         ;             ;
; db/sign_div_unsign_cnh.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/sign_div_unsign_cnh.tdf                                                                    ;             ;
; db/alt_u_div_caf.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_caf.tdf                                                                          ;             ;
; db/lpm_divide_p0p.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/lpm_divide_p0p.tdf                                                                         ;             ;
; db/abs_divider_kbg.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/abs_divider_kbg.tdf                                                                        ;             ;
; db/alt_u_div_67f.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_67f.tdf                                                                          ;             ;
; db/lpm_abs_2v9.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/lpm_abs_2v9.tdf                                                                            ;             ;
; db/lpm_divide_g9m.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/lpm_divide_g9m.tdf                                                                         ;             ;
; db/sign_div_unsign_5kh.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/sign_div_unsign_5kh.tdf                                                                    ;             ;
; db/alt_u_div_u3f.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_u3f.tdf                                                                          ;             ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 25,345         ;
;                                             ;                ;
; Total combinational functions               ; 23946          ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 12057          ;
;     -- 3 input functions                    ; 5179           ;
;     -- <=2 input functions                  ; 6710           ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 18822          ;
;     -- arithmetic mode                      ; 5124           ;
;                                             ;                ;
; Total registers                             ; 3565           ;
;     -- Dedicated logic registers            ; 3565           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 128            ;
; Total memory bits                           ; 11392          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1904           ;
; Total fan-out                               ; 89790          ;
; Average fan-out                             ; 3.21           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                        ; Entity Name                                      ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; |lab8                                                                                                                                   ; 23946 (4)           ; 3565 (662)                ; 11392       ; 0            ; 0       ; 0         ; 128  ; 0            ; |lab8                                                                                                                                                                                                                                                                                                                                                                                                                      ; lab8                                             ; work         ;
;    |Block:block0|                                                                                                                       ; 17 (17)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block0                                                                                                                                                                                                                                                                                                                                                                                                         ; Block                                            ; work         ;
;    |Block:block10|                                                                                                                      ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block10                                                                                                                                                                                                                                                                                                                                                                                                        ; Block                                            ; work         ;
;    |Block:block11|                                                                                                                      ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block11                                                                                                                                                                                                                                                                                                                                                                                                        ; Block                                            ; work         ;
;    |Block:block12|                                                                                                                      ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block12                                                                                                                                                                                                                                                                                                                                                                                                        ; Block                                            ; work         ;
;    |Block:block13|                                                                                                                      ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block13                                                                                                                                                                                                                                                                                                                                                                                                        ; Block                                            ; work         ;
;    |Block:block14|                                                                                                                      ; 11 (11)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block14                                                                                                                                                                                                                                                                                                                                                                                                        ; Block                                            ; work         ;
;    |Block:block15|                                                                                                                      ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block15                                                                                                                                                                                                                                                                                                                                                                                                        ; Block                                            ; work         ;
;    |Block:block16|                                                                                                                      ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block16                                                                                                                                                                                                                                                                                                                                                                                                        ; Block                                            ; work         ;
;    |Block:block17|                                                                                                                      ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block17                                                                                                                                                                                                                                                                                                                                                                                                        ; Block                                            ; work         ;
;    |Block:block18|                                                                                                                      ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block18                                                                                                                                                                                                                                                                                                                                                                                                        ; Block                                            ; work         ;
;    |Block:block19|                                                                                                                      ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block19                                                                                                                                                                                                                                                                                                                                                                                                        ; Block                                            ; work         ;
;    |Block:block1|                                                                                                                       ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block1                                                                                                                                                                                                                                                                                                                                                                                                         ; Block                                            ; work         ;
;    |Block:block20|                                                                                                                      ; 24 (24)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block20                                                                                                                                                                                                                                                                                                                                                                                                        ; Block                                            ; work         ;
;    |Block:block21|                                                                                                                      ; 24 (24)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block21                                                                                                                                                                                                                                                                                                                                                                                                        ; Block                                            ; work         ;
;    |Block:block2|                                                                                                                       ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block2                                                                                                                                                                                                                                                                                                                                                                                                         ; Block                                            ; work         ;
;    |Block:block3|                                                                                                                       ; 11 (11)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block3                                                                                                                                                                                                                                                                                                                                                                                                         ; Block                                            ; work         ;
;    |Block:block4|                                                                                                                       ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block4                                                                                                                                                                                                                                                                                                                                                                                                         ; Block                                            ; work         ;
;    |Block:block5|                                                                                                                       ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block5                                                                                                                                                                                                                                                                                                                                                                                                         ; Block                                            ; work         ;
;    |Block:block6|                                                                                                                       ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block6                                                                                                                                                                                                                                                                                                                                                                                                         ; Block                                            ; work         ;
;    |Block:block7|                                                                                                                       ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block7                                                                                                                                                                                                                                                                                                                                                                                                         ; Block                                            ; work         ;
;    |Block:block8|                                                                                                                       ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block8                                                                                                                                                                                                                                                                                                                                                                                                         ; Block                                            ; work         ;
;    |Block:block9|                                                                                                                       ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Block:block9                                                                                                                                                                                                                                                                                                                                                                                                         ; Block                                            ; work         ;
;    |GameLogic:game|                                                                                                                     ; 1635 (350)          ; 62 (62)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|GameLogic:game                                                                                                                                                                                                                                                                                                                                                                                                       ; GameLogic                                        ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 1268 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|GameLogic:game|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                                                                       ; lpm_divide                                       ; work         ;
;          |lpm_divide_cqo:auto_generated|                                                                                                ; 1268 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|GameLogic:game|lpm_divide:Mod0|lpm_divide_cqo:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; lpm_divide_cqo                                   ; work         ;
;             |abs_divider_4dg:divider|                                                                                                   ; 1268 (32)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|GameLogic:game|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                                                                                                                                                 ; abs_divider_4dg                                  ; work         ;
;                |alt_u_div_6af:divider|                                                                                                  ; 1153 (1149)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|GameLogic:game|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                                                                                                                                                                                                                                                                                           ; alt_u_div_6af                                    ; work         ;
;                   |add_sub_8pc:add_sub_1|                                                                                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|GameLogic:game|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                                                                                                                                                                                                                                                                     ; add_sub_8pc                                      ; work         ;
;                |lpm_abs_i0a:my_abs_den|                                                                                                 ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|GameLogic:game|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                                                                                                                                                                                                                                                                                                          ; lpm_abs_i0a                                      ; work         ;
;                |lpm_abs_i0a:my_abs_num|                                                                                                 ; 50 (50)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|GameLogic:game|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                                                                                                                                                                                          ; lpm_abs_i0a                                      ; work         ;
;       |shift_row_LUT:LUT|                                                                                                               ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|GameLogic:game|shift_row_LUT:LUT                                                                                                                                                                                                                                                                                                                                                                                     ; shift_row_LUT                                    ; work         ;
;    |HexDriver:hex_inst_0|                                                                                                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|HexDriver:hex_inst_0                                                                                                                                                                                                                                                                                                                                                                                                 ; HexDriver                                        ; work         ;
;    |HexDriver:hex_inst_1|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|HexDriver:hex_inst_1                                                                                                                                                                                                                                                                                                                                                                                                 ; HexDriver                                        ; work         ;
;    |Row:row00|                                                                                                                          ; 14 (14)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row00                                                                                                                                                                                                                                                                                                                                                                                                            ; Row                                              ; work         ;
;    |Row:row01|                                                                                                                          ; 14 (14)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row01                                                                                                                                                                                                                                                                                                                                                                                                            ; Row                                              ; work         ;
;    |Row:row02|                                                                                                                          ; 14 (14)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row02                                                                                                                                                                                                                                                                                                                                                                                                            ; Row                                              ; work         ;
;    |Row:row03|                                                                                                                          ; 14 (14)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row03                                                                                                                                                                                                                                                                                                                                                                                                            ; Row                                              ; work         ;
;    |Row:row04|                                                                                                                          ; 14 (14)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row04                                                                                                                                                                                                                                                                                                                                                                                                            ; Row                                              ; work         ;
;    |Row:row05|                                                                                                                          ; 14 (14)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row05                                                                                                                                                                                                                                                                                                                                                                                                            ; Row                                              ; work         ;
;    |Row:row06|                                                                                                                          ; 14 (14)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row06                                                                                                                                                                                                                                                                                                                                                                                                            ; Row                                              ; work         ;
;    |Row:row07|                                                                                                                          ; 14 (14)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row07                                                                                                                                                                                                                                                                                                                                                                                                            ; Row                                              ; work         ;
;    |Row:row08|                                                                                                                          ; 14 (14)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row08                                                                                                                                                                                                                                                                                                                                                                                                            ; Row                                              ; work         ;
;    |Row:row09|                                                                                                                          ; 14 (14)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row09                                                                                                                                                                                                                                                                                                                                                                                                            ; Row                                              ; work         ;
;    |Row:row10|                                                                                                                          ; 14 (14)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row10                                                                                                                                                                                                                                                                                                                                                                                                            ; Row                                              ; work         ;
;    |Row:row11|                                                                                                                          ; 14 (14)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row11                                                                                                                                                                                                                                                                                                                                                                                                            ; Row                                              ; work         ;
;    |Row:row12|                                                                                                                          ; 14 (14)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row12                                                                                                                                                                                                                                                                                                                                                                                                            ; Row                                              ; work         ;
;    |Row:row13|                                                                                                                          ; 14 (14)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row13                                                                                                                                                                                                                                                                                                                                                                                                            ; Row                                              ; work         ;
;    |Row:row14|                                                                                                                          ; 14 (14)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row14                                                                                                                                                                                                                                                                                                                                                                                                            ; Row                                              ; work         ;
;    |Row:row15|                                                                                                                          ; 14 (14)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row15                                                                                                                                                                                                                                                                                                                                                                                                            ; Row                                              ; work         ;
;    |Row:row16|                                                                                                                          ; 14 (14)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row16                                                                                                                                                                                                                                                                                                                                                                                                            ; Row                                              ; work         ;
;    |Row:row17|                                                                                                                          ; 14 (14)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row17                                                                                                                                                                                                                                                                                                                                                                                                            ; Row                                              ; work         ;
;    |Row:row18|                                                                                                                          ; 14 (14)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row18                                                                                                                                                                                                                                                                                                                                                                                                            ; Row                                              ; work         ;
;    |Row:row19|                                                                                                                          ; 14 (14)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row19                                                                                                                                                                                                                                                                                                                                                                                                            ; Row                                              ; work         ;
;    |Row:row20|                                                                                                                          ; 14 (14)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row20                                                                                                                                                                                                                                                                                                                                                                                                            ; Row                                              ; work         ;
;    |Row:row21|                                                                                                                          ; 14 (14)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Row:row21                                                                                                                                                                                                                                                                                                                                                                                                            ; Row                                              ; work         ;
;    |Speed_select:ss|                                                                                                                    ; 45 (45)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Speed_select:ss                                                                                                                                                                                                                                                                                                                                                                                                      ; Speed_select                                     ; work         ;
;    |VGA_controller:vga_controller_instance|                                                                                             ; 60 (60)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|VGA_controller:vga_controller_instance                                                                                                                                                                                                                                                                                                                                                                               ; VGA_controller                                   ; work         ;
;    |block_actions:act|                                                                                                                  ; 7816 (7816)         ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|block_actions:act                                                                                                                                                                                                                                                                                                                                                                                                    ; block_actions                                    ; work         ;
;    |block_mapper:bmap|                                                                                                                  ; 158 (158)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|block_mapper:bmap                                                                                                                                                                                                                                                                                                                                                                                                    ; block_mapper                                     ; work         ;
;    |centerTracker:center|                                                                                                               ; 358 (358)           ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|centerTracker:center                                                                                                                                                                                                                                                                                                                                                                                                 ; centerTracker                                    ; work         ;
;    |color_mapper:color_instance|                                                                                                        ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|color_mapper:color_instance                                                                                                                                                                                                                                                                                                                                                                                          ; color_mapper                                     ; work         ;
;    |fibonacci_lfsr:randomn|                                                                                                             ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|fibonacci_lfsr:randomn                                                                                                                                                                                                                                                                                                                                                                                               ; fibonacci_lfsr                                   ; work         ;
;    |grid_mapper:gmap|                                                                                                                   ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|grid_mapper:gmap                                                                                                                                                                                                                                                                                                                                                                                                     ; grid_mapper                                      ; work         ;
;    |hpi_io_intf:hpi_io_inst|                                                                                                            ; 38 (38)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|hpi_io_intf:hpi_io_inst                                                                                                                                                                                                                                                                                                                                                                                              ; hpi_io_intf                                      ; work         ;
;    |isText:text|                                                                                                                        ; 9426 (1002)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text                                                                                                                                                                                                                                                                                                                                                                                                          ; isText                                           ; work         ;
;       |letter_map:lm|                                                                                                                   ; 8424 (512)          ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm                                                                                                                                                                                                                                                                                                                                                                                            ; letter_map                                       ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 763 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide                                       ; work         ;
;             |lpm_divide_kkm:auto_generated|                                                                                             ; 763 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div0|lpm_divide_kkm:auto_generated                                                                                                                                                                                                                                                                                                                                              ; lpm_divide_kkm                                   ; work         ;
;                |sign_div_unsign_cnh:divider|                                                                                            ; 763 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_cnh:divider                                                                                                                                                                                                                                                                                                                  ; sign_div_unsign_cnh                              ; work         ;
;                   |alt_u_div_caf:divider|                                                                                               ; 763 (763)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div0|lpm_divide_kkm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_caf:divider                                                                                                                                                                                                                                                                                            ; alt_u_div_caf                                    ; work         ;
;          |lpm_divide:Div1|                                                                                                              ; 767 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide                                       ; work         ;
;             |lpm_divide_hkm:auto_generated|                                                                                             ; 767 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div1|lpm_divide_hkm:auto_generated                                                                                                                                                                                                                                                                                                                                              ; lpm_divide_hkm                                   ; work         ;
;                |sign_div_unsign_9nh:divider|                                                                                            ; 767 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div1|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                                                                                                  ; sign_div_unsign_9nh                              ; work         ;
;                   |alt_u_div_7af:divider|                                                                                               ; 767 (767)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div1|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_7af:divider                                                                                                                                                                                                                                                                                            ; alt_u_div_7af                                    ; work         ;
;          |lpm_divide:Div2|                                                                                                              ; 681 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div2                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide                                       ; work         ;
;             |lpm_divide_dkm:auto_generated|                                                                                             ; 681 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div2|lpm_divide_dkm:auto_generated                                                                                                                                                                                                                                                                                                                                              ; lpm_divide_dkm                                   ; work         ;
;                |sign_div_unsign_5nh:divider|                                                                                            ; 681 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider                                                                                                                                                                                                                                                                                                                  ; sign_div_unsign_5nh                              ; work         ;
;                   |alt_u_div_u9f:divider|                                                                                               ; 681 (681)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider                                                                                                                                                                                                                                                                                            ; alt_u_div_u9f                                    ; work         ;
;          |lpm_divide:Div3|                                                                                                              ; 553 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div3                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide                                       ; work         ;
;             |lpm_divide_3jm:auto_generated|                                                                                             ; 553 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div3|lpm_divide_3jm:auto_generated                                                                                                                                                                                                                                                                                                                                              ; lpm_divide_3jm                                   ; work         ;
;                |sign_div_unsign_rlh:divider|                                                                                            ; 553 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div3|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                                                                                                                                  ; sign_div_unsign_rlh                              ; work         ;
;                   |alt_u_div_a7f:divider|                                                                                               ; 553 (553)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div3|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                                                                                                                                                                                                                                                            ; alt_u_div_a7f                                    ; work         ;
;          |lpm_divide:Div4|                                                                                                              ; 362 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div4                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide                                       ; work         ;
;             |lpm_divide_0jm:auto_generated|                                                                                             ; 362 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div4|lpm_divide_0jm:auto_generated                                                                                                                                                                                                                                                                                                                                              ; lpm_divide_0jm                                   ; work         ;
;                |sign_div_unsign_olh:divider|                                                                                            ; 362 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div4|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                                                                                  ; sign_div_unsign_olh                              ; work         ;
;                   |alt_u_div_47f:divider|                                                                                               ; 362 (362)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div4|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                                                                                                                                                                                                                                                                            ; alt_u_div_47f                                    ; work         ;
;          |lpm_divide:Div5|                                                                                                              ; 367 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div5                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide                                       ; work         ;
;             |lpm_divide_0jm:auto_generated|                                                                                             ; 367 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div5|lpm_divide_0jm:auto_generated                                                                                                                                                                                                                                                                                                                                              ; lpm_divide_0jm                                   ; work         ;
;                |sign_div_unsign_olh:divider|                                                                                            ; 367 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div5|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                                                                                  ; sign_div_unsign_olh                              ; work         ;
;                   |alt_u_div_47f:divider|                                                                                               ; 367 (367)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div5|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                                                                                                                                                                                                                                                                            ; alt_u_div_47f                                    ; work         ;
;          |lpm_divide:Div6|                                                                                                              ; 553 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div6                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide                                       ; work         ;
;             |lpm_divide_3jm:auto_generated|                                                                                             ; 553 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div6|lpm_divide_3jm:auto_generated                                                                                                                                                                                                                                                                                                                                              ; lpm_divide_3jm                                   ; work         ;
;                |sign_div_unsign_rlh:divider|                                                                                            ; 553 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div6|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                                                                                                                                  ; sign_div_unsign_rlh                              ; work         ;
;                   |alt_u_div_a7f:divider|                                                                                               ; 553 (553)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div6|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                                                                                                                                                                                                                                                            ; alt_u_div_a7f                                    ; work         ;
;          |lpm_divide:Div7|                                                                                                              ; 368 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div7                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide                                       ; work         ;
;             |lpm_divide_0jm:auto_generated|                                                                                             ; 368 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div7|lpm_divide_0jm:auto_generated                                                                                                                                                                                                                                                                                                                                              ; lpm_divide_0jm                                   ; work         ;
;                |sign_div_unsign_olh:divider|                                                                                            ; 368 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div7|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                                                                                  ; sign_div_unsign_olh                              ; work         ;
;                   |alt_u_div_47f:divider|                                                                                               ; 368 (368)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Div7|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                                                                                                                                                                                                                                                                            ; alt_u_div_47f                                    ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 178 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide                                       ; work         ;
;             |lpm_divide_3bm:auto_generated|                                                                                             ; 178 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod0|lpm_divide_3bm:auto_generated                                                                                                                                                                                                                                                                                                                                              ; lpm_divide_3bm                                   ; work         ;
;                |sign_div_unsign_olh:divider|                                                                                            ; 178 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                                                                                  ; sign_div_unsign_olh                              ; work         ;
;                   |alt_u_div_47f:divider|                                                                                               ; 178 (178)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                                                                                                                                                                                                                                                                            ; alt_u_div_47f                                    ; work         ;
;          |lpm_divide:Mod10|                                                                                                             ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod10                                                                                                                                                                                                                                                                                                                                                                           ; lpm_divide                                       ; work         ;
;             |lpm_divide_3bm:auto_generated|                                                                                             ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod10|lpm_divide_3bm:auto_generated                                                                                                                                                                                                                                                                                                                                             ; lpm_divide_3bm                                   ; work         ;
;                |sign_div_unsign_olh:divider|                                                                                            ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod10|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                                                                                 ; sign_div_unsign_olh                              ; work         ;
;                   |alt_u_div_47f:divider|                                                                                               ; 371 (371)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod10|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                                                                                                                                                                                                                                                                           ; alt_u_div_47f                                    ; work         ;
;          |lpm_divide:Mod1|                                                                                                              ; 220 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide                                       ; work         ;
;             |lpm_divide_3bm:auto_generated|                                                                                             ; 220 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod1|lpm_divide_3bm:auto_generated                                                                                                                                                                                                                                                                                                                                              ; lpm_divide_3bm                                   ; work         ;
;                |sign_div_unsign_olh:divider|                                                                                            ; 220 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                                                                                  ; sign_div_unsign_olh                              ; work         ;
;                   |alt_u_div_47f:divider|                                                                                               ; 220 (220)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                                                                                                                                                                                                                                                                            ; alt_u_div_47f                                    ; work         ;
;          |lpm_divide:Mod2|                                                                                                              ; 276 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide                                       ; work         ;
;             |lpm_divide_3bm:auto_generated|                                                                                             ; 276 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod2|lpm_divide_3bm:auto_generated                                                                                                                                                                                                                                                                                                                                              ; lpm_divide_3bm                                   ; work         ;
;                |sign_div_unsign_olh:divider|                                                                                            ; 276 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                                                                                  ; sign_div_unsign_olh                              ; work         ;
;                   |alt_u_div_47f:divider|                                                                                               ; 276 (276)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                                                                                                                                                                                                                                                                            ; alt_u_div_47f                                    ; work         ;
;          |lpm_divide:Mod3|                                                                                                              ; 318 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod3                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide                                       ; work         ;
;             |lpm_divide_3bm:auto_generated|                                                                                             ; 318 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod3|lpm_divide_3bm:auto_generated                                                                                                                                                                                                                                                                                                                                              ; lpm_divide_3bm                                   ; work         ;
;                |sign_div_unsign_olh:divider|                                                                                            ; 318 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                                                                                  ; sign_div_unsign_olh                              ; work         ;
;                   |alt_u_div_47f:divider|                                                                                               ; 318 (318)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                                                                                                                                                                                                                                                                            ; alt_u_div_47f                                    ; work         ;
;          |lpm_divide:Mod4|                                                                                                              ; 360 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod4                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide                                       ; work         ;
;             |lpm_divide_3bm:auto_generated|                                                                                             ; 360 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod4|lpm_divide_3bm:auto_generated                                                                                                                                                                                                                                                                                                                                              ; lpm_divide_3bm                                   ; work         ;
;                |sign_div_unsign_olh:divider|                                                                                            ; 360 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                                                                                  ; sign_div_unsign_olh                              ; work         ;
;                   |alt_u_div_47f:divider|                                                                                               ; 360 (360)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                                                                                                                                                                                                                                                                            ; alt_u_div_47f                                    ; work         ;
;          |lpm_divide:Mod5|                                                                                                              ; 367 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod5                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide                                       ; work         ;
;             |lpm_divide_3bm:auto_generated|                                                                                             ; 367 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod5|lpm_divide_3bm:auto_generated                                                                                                                                                                                                                                                                                                                                              ; lpm_divide_3bm                                   ; work         ;
;                |sign_div_unsign_olh:divider|                                                                                            ; 367 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                                                                                  ; sign_div_unsign_olh                              ; work         ;
;                   |alt_u_div_47f:divider|                                                                                               ; 367 (367)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                                                                                                                                                                                                                                                                            ; alt_u_div_47f                                    ; work         ;
;          |lpm_divide:Mod6|                                                                                                              ; 360 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod6                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide                                       ; work         ;
;             |lpm_divide_3bm:auto_generated|                                                                                             ; 360 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod6|lpm_divide_3bm:auto_generated                                                                                                                                                                                                                                                                                                                                              ; lpm_divide_3bm                                   ; work         ;
;                |sign_div_unsign_olh:divider|                                                                                            ; 360 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                                                                                  ; sign_div_unsign_olh                              ; work         ;
;                   |alt_u_div_47f:divider|                                                                                               ; 360 (360)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                                                                                                                                                                                                                                                                            ; alt_u_div_47f                                    ; work         ;
;          |lpm_divide:Mod7|                                                                                                              ; 370 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod7                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide                                       ; work         ;
;             |lpm_divide_3bm:auto_generated|                                                                                             ; 370 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod7|lpm_divide_3bm:auto_generated                                                                                                                                                                                                                                                                                                                                              ; lpm_divide_3bm                                   ; work         ;
;                |sign_div_unsign_olh:divider|                                                                                            ; 370 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod7|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                                                                                  ; sign_div_unsign_olh                              ; work         ;
;                   |alt_u_div_47f:divider|                                                                                               ; 370 (370)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod7|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                                                                                                                                                                                                                                                                            ; alt_u_div_47f                                    ; work         ;
;          |lpm_divide:Mod8|                                                                                                              ; 318 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod8                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide                                       ; work         ;
;             |lpm_divide_3bm:auto_generated|                                                                                             ; 318 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod8|lpm_divide_3bm:auto_generated                                                                                                                                                                                                                                                                                                                                              ; lpm_divide_3bm                                   ; work         ;
;                |sign_div_unsign_olh:divider|                                                                                            ; 318 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod8|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                                                                                  ; sign_div_unsign_olh                              ; work         ;
;                   |alt_u_div_47f:divider|                                                                                               ; 318 (318)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod8|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                                                                                                                                                                                                                                                                            ; alt_u_div_47f                                    ; work         ;
;          |lpm_divide:Mod9|                                                                                                              ; 360 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod9                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide                                       ; work         ;
;             |lpm_divide_3bm:auto_generated|                                                                                             ; 360 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod9|lpm_divide_3bm:auto_generated                                                                                                                                                                                                                                                                                                                                              ; lpm_divide_3bm                                   ; work         ;
;                |sign_div_unsign_olh:divider|                                                                                            ; 360 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                                                                                  ; sign_div_unsign_olh                              ; work         ;
;                   |alt_u_div_47f:divider|                                                                                               ; 360 (360)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|isText:text|letter_map:lm|lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                                                                                                                                                                                                                                                                            ; alt_u_div_47f                                    ; work         ;
;    |lab8_soc:nios_system|                                                                                                               ; 2346 (0)            ; 2018 (0)                  ; 11392       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system                                                                                                                                                                                                                                                                                                                                                                                                 ; lab8_soc                                         ; lab8_soc     ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                          ; lab8_soc     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                        ; lab8_soc     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                        ; lab8_soc     ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                          ; lab8_soc     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                        ; lab8_soc     ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                          ; lab8_soc     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                        ; lab8_soc     ;
;       |lab8_soc_jtag_uart_0:jtag_uart_0|                                                                                                ; 139 (36)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                ; lab8_soc_jtag_uart_0                             ; lab8_soc     ;
;          |alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|                                                                     ; 52 (52)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                       ; alt_jtag_atlantic                                ; work         ;
;          |lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                ; lab8_soc_jtag_uart_0_scfifo_r                    ; lab8_soc     ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                   ; scfifo                                           ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                        ; scfifo_jr21                                      ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                   ; a_dpfifo_l011                                    ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                           ; a_fefifo_7cf                                     ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                      ; cntr_do7                                         ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                           ; altsyncram_nio1                                  ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                             ; cntr_1ob                                         ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                   ; cntr_1ob                                         ; work         ;
;          |lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                ; lab8_soc_jtag_uart_0_scfifo_w                    ; lab8_soc     ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                   ; scfifo                                           ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                        ; scfifo_jr21                                      ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                   ; a_dpfifo_l011                                    ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                           ; a_fefifo_7cf                                     ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                      ; cntr_do7                                         ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                           ; altsyncram_nio1                                  ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                             ; cntr_1ob                                         ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                   ; cntr_1ob                                         ; work         ;
;       |lab8_soc_keycode:keycode|                                                                                                        ; 11 (11)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_keycode:keycode                                                                                                                                                                                                                                                                                                                                                                        ; lab8_soc_keycode                                 ; lab8_soc     ;
;       |lab8_soc_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 755 (0)             ; 907 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                    ; lab8_soc_mm_interconnect_0                       ; lab8_soc     ;
;          |altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|                                                                                ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|                                                                      ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|                                                                           ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|                                                                         ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|                                                                            ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|                                                                        ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|                                                                            ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 189 (189)           ; 330 (330)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 42 (42)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 6 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab8_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab8_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab8_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab8_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 3 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab8_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab8_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab8_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab8_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab8_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab8_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab8_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab8_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4 (0)               ; 136 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_handshake_clock_crosser         ; lab8_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 136 (132)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                          ; altera_avalon_st_clock_crosser                   ; lab8_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                    ; lab8_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                    ; lab8_soc     ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                       ; lab8_soc     ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                ; altera_merlin_master_translator                  ; lab8_soc     ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                         ; altera_merlin_master_translator                  ; lab8_soc     ;
;          |altera_merlin_slave_agent:accum_s1_agent|                                                                                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accum_s1_agent                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                        ; lab8_soc     ;
;          |altera_merlin_slave_agent:keycode_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; lab8_soc     ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                        ; lab8_soc     ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                        ; lab8_soc     ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; lab8_soc     ;
;          |altera_merlin_slave_translator:accum_s1_translator|                                                                           ; 7 (7)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 11 (11)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:keycode_s1_translator|                                                                         ; 5 (5)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:otg_hpi_address_s1_translator|                                                                 ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:otg_hpi_cs_s1_translator|                                                                      ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:otg_hpi_data_s1_translator|                                                                    ; 5 (5)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:otg_hpi_r_s1_translator|                                                                       ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:otg_hpi_reset_s1_translator|                                                                   ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:otg_hpi_w_s1_translator|                                                                       ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                                ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                               ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                     ; lab8_soc_mm_interconnect_0_cmd_demux             ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                             ; lab8_soc_mm_interconnect_0_cmd_demux_001         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                           ; 11 (7)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                 ; lab8_soc_mm_interconnect_0_cmd_mux_001           ; lab8_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                           ; 55 (51)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                 ; lab8_soc_mm_interconnect_0_cmd_mux_001           ; lab8_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                           ; 11 (7)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                                                 ; lab8_soc_mm_interconnect_0_cmd_mux_001           ; lab8_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                           ; 47 (43)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                                                                 ; lab8_soc_mm_interconnect_0_cmd_mux_001           ; lab8_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|                                                                           ; 67 (63)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                                                                                                                 ; lab8_soc_mm_interconnect_0_cmd_mux_001           ; lab8_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|                                                                           ; 10 (6)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006                                                                                                                                                                                                                                                                                                 ; lab8_soc_mm_interconnect_0_cmd_mux_001           ; lab8_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_router:router|                                                                                     ; 28 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                           ; lab8_soc_mm_interconnect_0_router                ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_router_001:router_001|                                                                             ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                   ; lab8_soc_mm_interconnect_0_router_001            ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_router_003:router_007|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_007                                                                                                                                                                                                                                                                                                   ; lab8_soc_mm_interconnect_0_router_003            ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                             ; lab8_soc_mm_interconnect_0_rsp_demux_001         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                             ; lab8_soc_mm_interconnect_0_rsp_demux_001         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                                             ; lab8_soc_mm_interconnect_0_rsp_demux_001         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                                                                                                                                             ; lab8_soc_mm_interconnect_0_rsp_demux_001         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                   ; 71 (71)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                         ; lab8_soc_mm_interconnect_0_rsp_mux               ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                           ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                 ; lab8_soc_mm_interconnect_0_rsp_mux_001           ; lab8_soc     ;
;       |lab8_soc_nios2_gen2_0:nios2_gen2_0|                                                                                              ; 1013 (0)            ; 587 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                              ; lab8_soc_nios2_gen2_0                            ; lab8_soc     ;
;          |lab8_soc_nios2_gen2_0_cpu:cpu|                                                                                                ; 1013 (724)          ; 587 (318)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                ; lab8_soc_nios2_gen2_0_cpu                        ; lab8_soc     ;
;             |lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|                                               ; 289 (35)            ; 269 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                    ; lab8_soc_nios2_gen2_0_cpu_nios2_oci              ; lab8_soc     ;
;                |lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|                        ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                    ; lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper    ; lab8_soc     ;
;                   |lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|                       ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk     ; lab8_soc     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                          ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                          ; work         ;
;                   |lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|                             ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck                                                            ; lab8_soc_nios2_gen2_0_cpu_debug_slave_tck        ; lab8_soc     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                          ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                          ; work         ;
;                   |sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy|                                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy                                                                                   ; sld_virtual_jtag_basic                           ; work         ;
;                |lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|                              ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                          ; lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg       ; lab8_soc     ;
;                |lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break|                                ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                            ; lab8_soc_nios2_gen2_0_cpu_nios2_oci_break        ; lab8_soc     ;
;                |lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|                                ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                            ; lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug        ; lab8_soc     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                        ; altera_std_synchronizer                          ; work         ;
;                |lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|                                      ; 114 (114)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                  ; lab8_soc_nios2_gen2_0_cpu_nios2_ocimem           ; lab8_soc     ;
;                   |lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|                              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module   ; lab8_soc     ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                       ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                  ; work         ;
;             |lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|                                ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                     ; lab8_soc_nios2_gen2_0_cpu_register_bank_a_module ; lab8_soc     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                       ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                            ; altsyncram_6mc1                                  ; work         ;
;             |lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|                                ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                     ; lab8_soc_nios2_gen2_0_cpu_register_bank_b_module ; lab8_soc     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                       ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                            ; altsyncram_6mc1                                  ; work         ;
;       |lab8_soc_onchip_memory2_0:onchip_memory2_0|                                                                                      ; 1 (1)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                      ; lab8_soc_onchip_memory2_0                        ; lab8_soc     ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                            ; altsyncram                                       ; work         ;
;             |altsyncram_sqg1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_sqg1:auto_generated                                                                                                                                                                                                                                                                                             ; altsyncram_sqg1                                  ; work         ;
;       |lab8_soc_otg_hpi_address:otg_hpi_address|                                                                                        ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_otg_hpi_address:otg_hpi_address                                                                                                                                                                                                                                                                                                                                                        ; lab8_soc_otg_hpi_address                         ; lab8_soc     ;
;       |lab8_soc_otg_hpi_cs:otg_hpi_cs|                                                                                                  ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_otg_hpi_cs:otg_hpi_cs                                                                                                                                                                                                                                                                                                                                                                  ; lab8_soc_otg_hpi_cs                              ; lab8_soc     ;
;       |lab8_soc_otg_hpi_cs:otg_hpi_reset|                                                                                               ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_otg_hpi_cs:otg_hpi_reset                                                                                                                                                                                                                                                                                                                                                               ; lab8_soc_otg_hpi_cs                              ; lab8_soc     ;
;       |lab8_soc_otg_hpi_cs:otg_hpi_r|                                                                                                   ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_otg_hpi_cs:otg_hpi_r                                                                                                                                                                                                                                                                                                                                                                   ; lab8_soc_otg_hpi_cs                              ; lab8_soc     ;
;       |lab8_soc_otg_hpi_cs:otg_hpi_w|                                                                                                   ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_otg_hpi_cs:otg_hpi_w                                                                                                                                                                                                                                                                                                                                                                   ; lab8_soc_otg_hpi_cs                              ; lab8_soc     ;
;       |lab8_soc_otg_hpi_data:otg_hpi_data|                                                                                              ; 18 (18)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data                                                                                                                                                                                                                                                                                                                                                              ; lab8_soc_otg_hpi_data                            ; lab8_soc     ;
;       |lab8_soc_sdram:sdram|                                                                                                            ; 375 (302)           ; 337 (209)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                            ; lab8_soc_sdram                                   ; lab8_soc     ;
;          |lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|                                                      ; 73 (73)             ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                    ; lab8_soc_sdram_input_efifo_module                ; lab8_soc     ;
;       |lab8_soc_sdram_pll:sdram_pll|                                                                                                    ; 8 (7)               ; 6 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                                    ; lab8_soc_sdram_pll                               ; lab8_soc     ;
;          |lab8_soc_sdram_pll_altpll_lqa2:sd1|                                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_sdram_pll:sdram_pll|lab8_soc_sdram_pll_altpll_lqa2:sd1                                                                                                                                                                                                                                                                                                                                 ; lab8_soc_sdram_pll_altpll_lqa2                   ; lab8_soc     ;
;          |lab8_soc_sdram_pll_stdsync_sv6:stdsync2|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_sdram_pll:sdram_pll|lab8_soc_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                            ; lab8_soc_sdram_pll_stdsync_sv6                   ; lab8_soc     ;
;             |lab8_soc_sdram_pll_dffpipe_l2c:dffpipe3|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:nios_system|lab8_soc_sdram_pll:sdram_pll|lab8_soc_sdram_pll_stdsync_sv6:stdsync2|lab8_soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                    ; lab8_soc_sdram_pll_dffpipe_l2c                   ; lab8_soc     ;
;    |mapper:mapp|                                                                                                                        ; 220 (220)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|mapper:mapp                                                                                                                                                                                                                                                                                                                                                                                                          ; mapper                                           ; work         ;
;    |next_Block:block|                                                                                                                   ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|next_Block:block                                                                                                                                                                                                                                                                                                                                                                                                     ; next_Block                                       ; work         ;
;    |next_grid_mapper:ngmap|                                                                                                             ; 171 (3)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|next_grid_mapper:ngmap                                                                                                                                                                                                                                                                                                                                                                                               ; next_grid_mapper                                 ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 84 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|next_grid_mapper:ngmap|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                                                               ; lpm_divide                                       ; work         ;
;          |lpm_divide_0bm:auto_generated|                                                                                                ; 84 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|next_grid_mapper:ngmap|lpm_divide:Mod0|lpm_divide_0bm:auto_generated                                                                                                                                                                                                                                                                                                                                                 ; lpm_divide_0bm                                   ; work         ;
;             |sign_div_unsign_llh:divider|                                                                                               ; 84 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|next_grid_mapper:ngmap|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                                                                                                     ; sign_div_unsign_llh                              ; work         ;
;                |alt_u_div_u6f:divider|                                                                                                  ; 84 (84)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|next_grid_mapper:ngmap|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                                                                                                                                                                                                                                                                               ; alt_u_div_u6f                                    ; work         ;
;       |lpm_divide:Mod1|                                                                                                                 ; 84 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|next_grid_mapper:ngmap|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                                                                               ; lpm_divide                                       ; work         ;
;          |lpm_divide_0bm:auto_generated|                                                                                                ; 84 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|next_grid_mapper:ngmap|lpm_divide:Mod1|lpm_divide_0bm:auto_generated                                                                                                                                                                                                                                                                                                                                                 ; lpm_divide_0bm                                   ; work         ;
;             |sign_div_unsign_llh:divider|                                                                                               ; 84 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|next_grid_mapper:ngmap|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                                                                                                     ; sign_div_unsign_llh                              ; work         ;
;                |alt_u_div_u6f:divider|                                                                                                  ; 84 (84)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|next_grid_mapper:ngmap|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                                                                                                                                                                                                                                                                               ; alt_u_div_u6f                                    ; work         ;
;    |scoreKeeper:sk|                                                                                                                     ; 698 (156)           ; 93 (93)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|scoreKeeper:sk                                                                                                                                                                                                                                                                                                                                                                                                       ; scoreKeeper                                      ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 542 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|scoreKeeper:sk|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                                                       ; lpm_divide                                       ; work         ;
;          |lpm_divide_p0p:auto_generated|                                                                                                ; 542 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|scoreKeeper:sk|lpm_divide:Div0|lpm_divide_p0p:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; lpm_divide_p0p                                   ; work         ;
;             |abs_divider_kbg:divider|                                                                                                   ; 542 (62)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|scoreKeeper:sk|lpm_divide:Div0|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider                                                                                                                                                                                                                                                                                                                                 ; abs_divider_kbg                                  ; work         ;
;                |alt_u_div_67f:divider|                                                                                                  ; 449 (449)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|scoreKeeper:sk|lpm_divide:Div0|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider                                                                                                                                                                                                                                                                                                           ; alt_u_div_67f                                    ; work         ;
;                |lpm_abs_i0a:my_abs_num|                                                                                                 ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|scoreKeeper:sk|lpm_divide:Div0|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                                                                                                                                                                                          ; lpm_abs_i0a                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 149 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                     ; sld_hub                                          ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 148 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                     ; alt_sld_fab_with_jtag_input                      ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 148 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                  ; alt_sld_fab                                      ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 148 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                              ; alt_sld_fab_alt_sld_fab                          ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 147 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                  ; alt_sld_fab_alt_sld_fab_sldfabric                ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 147 (105)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                     ; sld_jtag_hub                                     ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                             ; sld_rom_sr                                       ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                           ; sld_shadow_jsm                                   ; altera_sld   ;
;    |swap_block:swap|                                                                                                                    ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|swap_block:swap                                                                                                                                                                                                                                                                                                                                                                                                      ; swap_block                                       ; work         ;
;    |swap_block_mapper:sbmap|                                                                                                            ; 168 (6)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|swap_block_mapper:sbmap                                                                                                                                                                                                                                                                                                                                                                                              ; swap_block_mapper                                ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 81 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|swap_block_mapper:sbmap|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                                              ; lpm_divide                                       ; work         ;
;          |lpm_divide_tim:auto_generated|                                                                                                ; 81 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|swap_block_mapper:sbmap|lpm_divide:Div0|lpm_divide_tim:auto_generated                                                                                                                                                                                                                                                                                                                                                ; lpm_divide_tim                                   ; work         ;
;             |sign_div_unsign_llh:divider|                                                                                               ; 81 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|swap_block_mapper:sbmap|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                                                                                                    ; sign_div_unsign_llh                              ; work         ;
;                |alt_u_div_u6f:divider|                                                                                                  ; 81 (81)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|swap_block_mapper:sbmap|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                                                                                                                                                                                                                                                                              ; alt_u_div_u6f                                    ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 81 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|swap_block_mapper:sbmap|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                                                                              ; lpm_divide                                       ; work         ;
;          |lpm_divide_tim:auto_generated|                                                                                                ; 81 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|swap_block_mapper:sbmap|lpm_divide:Div1|lpm_divide_tim:auto_generated                                                                                                                                                                                                                                                                                                                                                ; lpm_divide_tim                                   ; work         ;
;             |sign_div_unsign_llh:divider|                                                                                               ; 81 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|swap_block_mapper:sbmap|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                                                                                                    ; sign_div_unsign_llh                              ; work         ;
;                |alt_u_div_u6f:divider|                                                                                                  ; 81 (81)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|swap_block_mapper:sbmap|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                                                                                                                                                                                                                                                                              ; alt_u_div_u6f                                    ; work         ;
;    |vga_clk:vga_clk_instance|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|vga_clk:vga_clk_instance                                                                                                                                                                                                                                                                                                                                                                                             ; vga_clk                                          ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|vga_clk:vga_clk_instance|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                     ; altpll                                           ; work         ;
;          |vga_clk_altpll:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                       ; vga_clk_altpll                                   ; work         ;
;    |write_mux:writemux|                                                                                                                 ; 18 (18)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|write_mux:writemux                                                                                                                                                                                                                                                                                                                                                                                                   ; write_mux                                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------+
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                          ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                          ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; None                          ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                          ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                          ;
; lab8_soc:nios_system|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_sqg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                            ; AUTO ; Single Port      ; 4            ; 32           ; --           ; --           ; 128  ; lab8_soc_onchip_memory2_0.hex ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system                                                                                                                                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_accum:accum                                                                                                                                                                                                                           ; lab8_soc.qsys   ;
; Altera ; altera_irq_mapper                        ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_irq_mapper:irq_mapper                                                                                                                                                                                                                 ; lab8_soc.qsys   ;
; Altera ; altera_avalon_jtag_uart                  ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                               ; lab8_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_keycode:keycode                                                                                                                                                                                                                       ; lab8_soc.qsys   ;
; Altera ; altera_mm_interconnect                   ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                   ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accum_s1_agent                                                                                                                                                          ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo                                                                                                                                                     ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator                                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                       ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                   ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                            ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                        ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006                                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                              ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                              ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                              ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                     ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                           ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                        ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                   ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                              ; lab8_soc.qsys   ;
; Altera ; altera_merlin_master_agent               ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                         ; lab8_soc.qsys   ;
; Altera ; altera_merlin_master_translator          ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                               ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                      ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                 ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                            ; lab8_soc.qsys   ;
; Altera ; altera_merlin_master_agent               ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_master_translator          ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                        ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                               ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                          ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                     ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent                                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                                                                                           ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                                                                                      ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent                                                                                                                                                     ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                                                                                           ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent                                                                                                                                                   ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                                                                                              ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                                                                                         ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent                                                                                                                                                      ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                                                                                                 ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                                                                                            ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo                                                                                                                                             ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator                                                                                                                                        ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent                                                                                                                                                      ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                                                                                                 ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                                                                                            ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router:router                                                                                                                                                          ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_002                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_003                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_004                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_005                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_006                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_007                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_008                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_009                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_010                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_011                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_012                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_013                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_014                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_015                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                            ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                            ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                            ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                            ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                            ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_006                                                                                                                                            ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                        ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                                                               ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                          ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                     ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                          ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                   ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                     ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                        ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                   ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                              ; lab8_soc.qsys   ;
; Altera ; altera_nios2_gen2                        ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                             ; lab8_soc.qsys   ;
; Altera ; altera_nios2_gen2_unit                   ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                               ; lab8_soc.qsys   ;
; Altera ; altera_avalon_onchip_memory2             ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                     ; lab8_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_otg_hpi_address:otg_hpi_address                                                                                                                                                                                                       ; lab8_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_otg_hpi_cs:otg_hpi_cs                                                                                                                                                                                                                 ; lab8_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data                                                                                                                                                                                                             ; lab8_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_otg_hpi_cs:otg_hpi_r                                                                                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_otg_hpi_cs:otg_hpi_reset                                                                                                                                                                                                              ; lab8_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_otg_hpi_cs:otg_hpi_w                                                                                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|altera_reset_controller:rst_controller                                                                                                                                                                                                         ; lab8_soc.qsys   ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|altera_reset_controller:rst_controller_001                                                                                                                                                                                                     ; lab8_soc.qsys   ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|altera_reset_controller:rst_controller_002                                                                                                                                                                                                     ; lab8_soc.qsys   ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_sdram:sdram                                                                                                                                                                                                                           ; lab8_soc.qsys   ;
; Altera ; altpll                                   ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                   ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:nios_system|lab8_soc_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                             ; lab8_soc.qsys   ;
; Altera ; ALTPLL                                   ; 18.0    ; N/A          ; N/A          ; |lab8|vga_clk:vga_clk_instance                                                                                                                                                                                                                                            ; vga_clk.v       ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab8|GameLogic:game|state                                                                                                                                                                                                              ;
+-----------------------------+------------+-------------------+-----------------+-------------------------+-----------------------+-----------------------------+---------------------------+------------------+---------------------+-------------------+
; Name                        ; state.HALT ; state.add_block_2 ; state.add_block ; state.shift_down_rows_2 ; state.shift_down_rows ; state.write_block_to_rows_2 ; state.write_block_to_rows ; state.move_block ; state.check_block_2 ; state.check_block ;
+-----------------------------+------------+-------------------+-----------------+-------------------------+-----------------------+-----------------------------+---------------------------+------------------+---------------------+-------------------+
; state.check_block           ; 0          ; 0                 ; 0               ; 0                       ; 0                     ; 0                           ; 0                         ; 0                ; 0                   ; 0                 ;
; state.check_block_2         ; 0          ; 0                 ; 0               ; 0                       ; 0                     ; 0                           ; 0                         ; 0                ; 1                   ; 1                 ;
; state.move_block            ; 0          ; 0                 ; 0               ; 0                       ; 0                     ; 0                           ; 0                         ; 1                ; 0                   ; 1                 ;
; state.write_block_to_rows   ; 0          ; 0                 ; 0               ; 0                       ; 0                     ; 0                           ; 1                         ; 0                ; 0                   ; 1                 ;
; state.write_block_to_rows_2 ; 0          ; 0                 ; 0               ; 0                       ; 0                     ; 1                           ; 0                         ; 0                ; 0                   ; 1                 ;
; state.shift_down_rows       ; 0          ; 0                 ; 0               ; 0                       ; 1                     ; 0                           ; 0                         ; 0                ; 0                   ; 1                 ;
; state.shift_down_rows_2     ; 0          ; 0                 ; 0               ; 1                       ; 0                     ; 0                           ; 0                         ; 0                ; 0                   ; 1                 ;
; state.add_block             ; 0          ; 0                 ; 1               ; 0                       ; 0                     ; 0                           ; 0                         ; 0                ; 0                   ; 1                 ;
; state.add_block_2           ; 0          ; 1                 ; 0               ; 0                       ; 0                     ; 0                           ; 0                         ; 0                ; 0                   ; 1                 ;
; state.HALT                  ; 1          ; 0                 ; 0               ; 0                       ; 0                     ; 0                           ; 0                         ; 0                ; 0                   ; 1                 ;
+-----------------------------+------------+-------------------+-----------------+-------------------------+-----------------------+-----------------------------+---------------------------+------------------+---------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |lab8|lab8_soc:nios_system|lab8_soc_sdram:sdram|m_next                       ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab8|lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state                                                                                                                               ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |lab8|lab8_soc:nios_system|lab8_soc_sdram:sdram|i_next ;
+------------+------------+------------+------------+--------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000         ;
+------------+------------+------------+------------+--------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                  ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                  ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                  ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                  ;
+------------+------------+------------+------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |lab8|lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state                         ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                        ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                        ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                        ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                        ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                        ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                         ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Total number of protected registers is 64                                                                                                                                                                                                                                                                                                                                                                                    ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                        ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scoreKeeper:sk|score_reg[0,1]                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,65..67,69,71,72,87..89]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,65..67,69,71,72,87..89]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65,69,71,72,86..89]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65,69,71,72,86..89]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_chipselect_pre                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_chipselect_pre                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_chipselect_pre                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_chipselect_pre                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_chipselect_pre                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_chipselect_pre                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_chipselect_pre                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[6,7,9,10,13,17,19..22,24,25,29,31]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[16..31]                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[0..4,6..31]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ipending_reg[0..4,6..31]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[1..31]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..4,6..31]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[0]                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                          ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                          ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                          ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                          ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                          ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                          ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                          ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                          ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                          ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                          ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                          ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                          ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                          ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                          ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                          ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                          ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                          ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                          ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                          ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                           ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                          ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                          ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                          ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                          ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                          ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                          ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                          ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                          ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                          ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                          ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                          ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                          ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                          ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                          ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                          ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                          ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                          ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                          ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                           ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                           ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                           ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                           ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                           ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                           ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                          ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                          ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                           ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                           ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                          ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                          ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                          ;
; write_mux:writemux|write[12][7]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[7][4]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[12][8]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[12][9]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[7][3]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[1][6]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[13][0]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[13][1]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[7][2]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[13][2]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[13][3]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[7][1]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[1][5]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[13][4]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[13][5]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[3][0]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[13][6]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[13][7]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[6][9]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[1][4]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[13][8]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[13][9]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[3][1]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[14][0]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[6][7]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[21][3]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[1][3]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[1][0]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[14][2]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[14][3]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[6][6]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[14][4]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[14][5]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[6][5]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[1][2]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[14][6]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[14][7]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[6][4]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[14][8]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[14][9]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[6][3]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[9][7]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[1][1]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[6][2]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[15][3]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[6][1]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[15][4]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[15][5]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[5][4]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[15][6]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[5][8]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[16][7]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[17][2]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[17][6]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[5][7]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[16][9]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[0][6]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[5][6]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[17][5]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[2][8]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[16][6]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[5][5]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[3][2]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[17][3]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[16][8]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[7][0]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[15][0]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[15][1]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[9][0]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[4][8]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[17][4]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[5][3]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[9][3]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[16][5]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[6][8]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[14][1]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[17][1]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[18][0]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[5][2]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[17][7]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[9][9]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[2][7]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[9][1]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[5][1]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[5][0]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[0][4]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[17][8]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[18][1]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[4][7]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[0][3]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[18][2]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[16][4]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[18][3]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[4][6]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[18][4]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[18][5]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[4][5]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[0][2]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[18][6]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[18][7]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[4][4]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[18][8]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[2][5]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[2][6]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[18][9]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[4][3]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[0][5]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[0][1]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[19][0]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[19][1]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[4][2]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[19][2]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[19][3]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[4][1]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[0][0]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[19][4]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[19][5]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[4][0]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[19][6]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[19][7]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[3][9]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[8][9]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[19][8]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[19][9]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[3][6]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[20][0]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[20][1]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[2][3]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[20][2]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[10][1]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[9][2]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[15][2]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[10][2]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[8][7]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[20][7]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[8][6]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[20][8]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[20][9]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[10][4]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[21][0]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[21][1]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[21][2]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[8][5]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[10][6]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[0][8]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[16][3]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[21][7]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[21][8]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[8][4]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[10][8]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[21][9]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[10][7]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[8][3]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[10][9]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[2][1]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[16][1]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[11][0]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[11][1]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[8][2]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[2][0]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[11][2]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[10][5]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[0][9]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[11][3]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[8][1]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[3][4]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[11][4]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[6][0]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[11][5]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[8][0]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[11][6]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[9][4]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[11][7]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[2][9]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[7][9]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[1][9]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[11][8]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[2][4]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[5][9]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[11][9]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[7][8]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[15][8]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[12][0]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[3][8]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[3][7]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[8][8]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[15][7]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[12][1]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[7][7]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[1][8]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[12][2]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][6]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[16][0]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][6]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[17][0]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][6]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[12][3]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][6]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[7][6]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][6]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[17][9]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][6]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[0][7]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][6]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[12][4]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][6]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[2][2]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][6]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[3][5]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][6]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[10][3]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][6]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[9][5]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][6]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[3][3]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][6]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[16][2]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][6]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[12][5]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][6]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[7][5]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][6]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[15][9]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][6]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[4][9]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][6]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[1][7]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[9][6]                                                                                                                                                                                                                                                                                                                                       ;
; write_mux:writemux|write[12][6]                                                                                                                                                                                                                                                                                                                                      ; Merged with write_mux:writemux|write[9][6]                                                                                                                                                                                                                                                                                                                                       ;
; swap_block:swap|block_reg[0][1]                                                                                                                                                                                                                                                                                                                                      ; Merged with swap_block:swap|block_reg[0][0]                                                                                                                                                                                                                                                                                                                                      ;
; swap_block:swap|block_reg[0][2]                                                                                                                                                                                                                                                                                                                                      ; Merged with swap_block:swap|block_reg[0][0]                                                                                                                                                                                                                                                                                                                                      ;
; swap_block:swap|block_reg[0][3]                                                                                                                                                                                                                                                                                                                                      ; Merged with swap_block:swap|block_reg[0][0]                                                                                                                                                                                                                                                                                                                                      ;
; swap_block:swap|block_reg[0][7]                                                                                                                                                                                                                                                                                                                                      ; Merged with swap_block:swap|block_reg[0][0]                                                                                                                                                                                                                                                                                                                                      ;
; swap_block:swap|block_reg[0][8]                                                                                                                                                                                                                                                                                                                                      ; Merged with swap_block:swap|block_reg[0][0]                                                                                                                                                                                                                                                                                                                                      ;
; swap_block:swap|block_reg[0][9]                                                                                                                                                                                                                                                                                                                                      ; Merged with swap_block:swap|block_reg[0][0]                                                                                                                                                                                                                                                                                                                                      ;
; swap_block:swap|block_reg[1][0]                                                                                                                                                                                                                                                                                                                                      ; Merged with swap_block:swap|block_reg[0][0]                                                                                                                                                                                                                                                                                                                                      ;
; swap_block:swap|block_reg[1][1]                                                                                                                                                                                                                                                                                                                                      ; Merged with swap_block:swap|block_reg[0][0]                                                                                                                                                                                                                                                                                                                                      ;
; swap_block:swap|block_reg[1][2]                                                                                                                                                                                                                                                                                                                                      ; Merged with swap_block:swap|block_reg[0][0]                                                                                                                                                                                                                                                                                                                                      ;
; swap_block:swap|block_reg[1][7]                                                                                                                                                                                                                                                                                                                                      ; Merged with swap_block:swap|block_reg[0][0]                                                                                                                                                                                                                                                                                                                                      ;
; swap_block:swap|block_reg[1][8]                                                                                                                                                                                                                                                                                                                                      ; Merged with swap_block:swap|block_reg[0][0]                                                                                                                                                                                                                                                                                                                                      ;
; swap_block:swap|block_reg[1][9]                                                                                                                                                                                                                                                                                                                                      ; Merged with swap_block:swap|block_reg[0][0]                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                   ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                   ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                   ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                   ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                      ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                      ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                       ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                       ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                    ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                    ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                    ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                    ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                 ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                 ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                 ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                 ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                         ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                         ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                       ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                       ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                       ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                       ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                       ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                         ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                         ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                         ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                         ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                         ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                      ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                      ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0..5,8,11,12,14..16,18,23,26..28]                                                                                                                                                                             ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                         ; Merged with lab8_soc:nios_system|lab8_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                 ;
; write_mux:writemux|write[9][6]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; write_mux:writemux|write[9][8]                                                                                                                                                                                                                                                                                                                                       ; Merged with write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                  ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                  ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                    ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                      ; Merged with lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                 ; Merged with lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Merged with lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|waitrequest_reset_override                                                                                                                                                                                                            ; Merged with lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                 ; Merged with lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|waitrequest_reset_override                                                                                                                                                                                                               ; Merged with lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|waitrequest_reset_override                                                                                                                                                                                                              ; Merged with lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                         ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                         ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                         ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                         ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                         ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                         ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                         ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                         ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                         ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                         ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                       ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                       ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                       ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                       ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                       ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                         ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                         ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                         ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                         ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                 ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                 ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                 ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                 ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                      ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                      ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                      ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                      ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                    ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                    ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                    ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                    ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][72]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][88]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][72]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][88]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][72]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][88]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][72]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][88]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][72]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][88]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][89]                                                                                                                                                                                                                                           ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                       ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                       ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                       ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                       ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                   ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                   ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                   ; Merged with lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                   ;
; write_mux:writemux|write[10][0]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; swap_block:swap|block_reg[0][0]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accum_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accum_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; GameLogic:game|state.shift_down_rows_2                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; GameLogic:game|state~2                                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; GameLogic:game|state~3                                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; GameLogic:game|state~4                                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; GameLogic:game|state~5                                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; GameLogic:game|state.HALT                                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; scoreKeeper:sk|level_reg[31]                                                                                                                                                                                                                                                                                                                                         ; Merged with scoreKeeper:sk|level_reg[30]                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Total Number of Removed Registers = 1266                                                                                                                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                           ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                            ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accum_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accum_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accum_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accum_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                            ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                    ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                     ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                  ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                              ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                 ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                              ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                 ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                        ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                          ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                    ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[1],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                  ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[0]                                                                                                                                                                                                                                       ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                           ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[31]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[30]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[29]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[28]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[27]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[26]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[25]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[24]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[23]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[22]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[21]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[20]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[19]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[18]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[17]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[16]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[31]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[30]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[29]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[28]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[27]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[26]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[25]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[24]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[23]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[22]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[21]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[20]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[19]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[18]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[17]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[16]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[15]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[14]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[13]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[12]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[11]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[10]                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[9]                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[8]                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[7]                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[6]                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[5]                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[4]                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[3]                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[2]                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[1]                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                 ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                   ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                 ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                   ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                 ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                   ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                 ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                   ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                    ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                    ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                    ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                    ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                  ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                  ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                    ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                  ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                    ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                               ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                               ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                 ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                               ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                 ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                               ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                 ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                       ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                       ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                       ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                    ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                    ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                    ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                    ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_accum:accum|readdata[0]                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                  ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                    ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                   ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                      ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                              ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                   ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                      ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                    ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                        ; Stuck at GND              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3565  ;
; Number of registers using Synchronous Clear  ; 323   ;
; Number of registers using Synchronous Load   ; 500   ;
; Number of registers using Asynchronous Clear ; 1754  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1767  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                              ; 2       ;
; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                              ; 2       ;
; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                              ; 2       ;
; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                              ; 1       ;
; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                            ; 11      ;
; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                              ; 405     ;
; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                              ; 2       ;
; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                              ; 2       ;
; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                              ; 2       ;
; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                              ; 2       ;
; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                  ; 224     ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                    ; 28      ;
; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                               ; 1       ;
; lab8_soc:nios_system|lab8_soc_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                   ; 2       ;
; lab8_soc:nios_system|lab8_soc_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                   ; 2       ;
; lab8_soc:nios_system|lab8_soc_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                    ; 2       ;
; lab8_soc:nios_system|lab8_soc_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                    ; 2       ;
; lab8_soc:nios_system|lab8_soc_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                    ; 2       ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                    ; 10      ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                                                                                                                                                                                                  ; 4       ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                         ; 11      ;
; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                   ; 1       ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                             ; 6       ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                            ; 4       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                           ; 2       ;
; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                               ; 1       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                           ; 2       ;
; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                             ; 1       ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                     ; 3       ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                            ; 9       ;
; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                   ; 1       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                           ; 2       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                           ; 2       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                           ; 2       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                           ; 2       ;
; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                          ; 1       ;
; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                          ; 4       ;
; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                             ; 2       ;
; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                             ; 3       ;
; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                         ; 2       ;
; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                          ; 1       ;
; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                             ; 1       ;
; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                      ; 2       ;
; lab8_soc:nios_system|lab8_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                    ; 2       ;
; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                          ; 1       ;
; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                              ; 1       ;
; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                               ; 1       ;
; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 50                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab8|next_Block:block|new_num[2]                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab8|VGA_controller:vga_controller_instance|h_counter[3]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab8|write_mux:writemux|write[20][4]                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |lab8|scoreKeeper:sk|rows_cleared_reg[25]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab8|next_Block:block|next_num[0]                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab8|swap_block:swap|block_reg[0][6]                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab8|block_actions:act|i[27]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab8|Row:row21|row[1]                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab8|Row:row20|row[9]                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab8|Row:row19|row[6]                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab8|Row:row18|row[0]                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab8|Row:row17|row[9]                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab8|Row:row16|row[2]                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab8|Row:row15|row[1]                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab8|Row:row14|row[7]                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab8|Row:row13|row[0]                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab8|Row:row12|row[9]                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab8|Row:row11|row[2]                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab8|Row:row10|row[4]                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab8|Row:row09|row[9]                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab8|Row:row08|row[9]                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab8|Row:row07|row[1]                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab8|Row:row06|row[4]                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab8|Row:row05|row[7]                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab8|Row:row04|row[3]                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab8|Row:row03|row[8]                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab8|Row:row02|row[6]                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab8|Row:row01|row[0]                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab8|Row:row00|row[5]                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]                                                                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|D_iw[31]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |lab8|Block:block20|endgame                                                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |lab8|scoreKeeper:sk|score_reg[16]                                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab8|centerTracker:center|centerY[7]                                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab8|centerTracker:center|centerX[20]                                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[4]                                                                                                                                                                                                                                                            ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]                                                                                                  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]                                                                                      ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src2[15]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                       ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[5]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 21 bits   ; 84 LEs        ; 42 LEs               ; 42 LEs                 ; Yes        ; |lab8|Block:block10|row[0]                                                                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 21 bits   ; 84 LEs        ; 42 LEs               ; 42 LEs                 ; Yes        ; |lab8|Block:block18|row[9]                                                                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |lab8|Block:block21|row[5]                                                                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 164 bits  ; 656 LEs       ; 328 LEs              ; 328 LEs                ; Yes        ; |lab8|Block:block3|row[6]                                                                                                                                                                                                                                                                                                                                              ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |lab8|Block:block20|row[3]                                                                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                              ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                              ;
; 7:1                ; 62 bits   ; 248 LEs       ; 0 LEs                ; 248 LEs                ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_sdram:sdram|active_data[17]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |lab8|GameLogic:game|next_state                                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |lab8|VGA_controller:vga_controller_instance|v_counter_in[1]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_logic_result[18]                                                                                                                                                                                                                                                         ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |lab8|Speed_select:ss|speed[6]                                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |lab8|isText:text|letter_map:lm|letter[0]                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]                                                                                                                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lab8|lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                                                                                                            ;
; 10:1               ; 22 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |lab8|block_actions:act|Mux10                                                                                                                                                                                                                                                                                                                                          ;
; 10:1               ; 22 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |lab8|block_actions:act|Mux33                                                                                                                                                                                                                                                                                                                                          ;
; 10:1               ; 22 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |lab8|block_actions:act|Mux58                                                                                                                                                                                                                                                                                                                                          ;
; 10:1               ; 22 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |lab8|block_actions:act|Mux69                                                                                                                                                                                                                                                                                                                                          ;
; 10:1               ; 22 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |lab8|block_actions:act|Mux102                                                                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 22 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |lab8|block_actions:act|Mux124                                                                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 22 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |lab8|block_actions:act|Mux138                                                                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 22 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |lab8|block_actions:act|Mux182                                                                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 22 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |lab8|block_actions:act|Mux194                                                                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 22 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |lab8|block_actions:act|Mux218                                                                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 22 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |lab8|block_actions:act|Mux234                                                                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 22 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |lab8|block_actions:act|Mux253                                                                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 22 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |lab8|block_actions:act|Mux276                                                                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 22 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |lab8|block_actions:act|Mux299                                                                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 22 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |lab8|block_actions:act|Mux322                                                                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 22 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |lab8|block_actions:act|Mux345                                                                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 22 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |lab8|block_actions:act|Mux369                                                                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 22 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |lab8|block_actions:act|Mux391                                                                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 22 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |lab8|block_actions:act|Mux425                                                                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 22 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |lab8|block_actions:act|Mux451                                                                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 22 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |lab8|block_actions:act|Mux465                                                                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 22 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |lab8|block_actions:act|Mux497                                                                                                                                                                                                                                                                                                                                         ;
; 16:1               ; 22 bits   ; 220 LEs       ; 110 LEs              ; 110 LEs                ; No         ; |lab8|block_actions:act|Mux643                                                                                                                                                                                                                                                                                                                                         ;
; 16:1               ; 22 bits   ; 220 LEs       ; 110 LEs              ; 110 LEs                ; No         ; |lab8|block_actions:act|Mux562                                                                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |lab8|Block:block21|row                                                                                                                                                                                                                                                                                                                                                ;
; 32:1               ; 22 bits   ; 462 LEs       ; 176 LEs              ; 286 LEs                ; No         ; |lab8|block_actions:act|Mux507                                                                                                                                                                                                                                                                                                                                         ;
; 32:1               ; 22 bits   ; 462 LEs       ; 176 LEs              ; 286 LEs                ; No         ; |lab8|block_actions:act|Mux600                                                                                                                                                                                                                                                                                                                                         ;
; 32:1               ; 22 bits   ; 462 LEs       ; 176 LEs              ; 286 LEs                ; No         ; |lab8|block_actions:act|Mux684                                                                                                                                                                                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_001:router_001|src_channel[3]                                                                                                                                                                                                                                ;
; 64:1               ; 22 bits   ; 924 LEs       ; 330 LEs              ; 594 LEs                ; No         ; |lab8|block_actions:act|Mux390                                                                                                                                                                                                                                                                                                                                         ;
; 64:1               ; 22 bits   ; 924 LEs       ; 330 LEs              ; 594 LEs                ; No         ; |lab8|block_actions:act|Mux529                                                                                                                                                                                                                                                                                                                                         ;
; 64:1               ; 22 bits   ; 924 LEs       ; 330 LEs              ; 594 LEs                ; No         ; |lab8|block_actions:act|Mux578                                                                                                                                                                                                                                                                                                                                         ;
; 64:1               ; 22 bits   ; 924 LEs       ; 330 LEs              ; 594 LEs                ; No         ; |lab8|block_actions:act|Mux620                                                                                                                                                                                                                                                                                                                                         ;
; 64:1               ; 22 bits   ; 924 LEs       ; 330 LEs              ; 594 LEs                ; No         ; |lab8|block_actions:act|Mux678                                                                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |lab8|lab8_soc:nios_system|lab8_soc_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                                             ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; No         ; |lab8|lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                                                                                                                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |lab8|lab8_soc:nios_system|lab8_soc_sdram:sdram|Selector27                                                                                                                                                                                                                                                                                                             ;
; 37:1               ; 5 bits    ; 120 LEs       ; 115 LEs              ; 5 LEs                  ; No         ; |lab8|isText:text|letter_map:lm|letter[10]                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_sqg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_sdram:sdram ;
+-----------------------------+-------+------+---------------------+
; Assignment                  ; Value ; From ; To                  ;
+-----------------------------+-------+------+---------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0     ;
+-----------------------------+-------+------+---------------------+


+--------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_sdram_pll:sdram_pll ;
+----------------+-------+------+------------------------------------------+
; Assignment     ; Value ; From ; To                                       ;
+----------------+-------+------+------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                               ;
+----------------+-------+------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_sdram_pll:sdram_pll|lab8_soc_sdram_pll_stdsync_sv6:stdsync2|lab8_soc_sdram_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_006 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                   ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                               ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                   ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                               ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                       ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                       ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                       ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                       ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                       ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                       ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+-----------------------------------------------------+
; Assignment        ; Value ; From ; To                                                  ;
+-------------------+-------+------+-----------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]              ;
+-------------------+-------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                   ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                   ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                              ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                              ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                              ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                              ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                              ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                              ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                       ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                       ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                       ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-------------------------------+-------------------------------------------------------------+
; Parameter Name ; Value                         ; Type                                                        ;
+----------------+-------------------------------+-------------------------------------------------------------+
; INIT_FILE      ; lab8_soc_onchip_memory2_0.hex ; String                                                      ;
+----------------+-------------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                              ;
+------------------------------------+-------------------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT                   ; Untyped                                                           ;
; WIDTH_A                            ; 32                            ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 2                             ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 4                             ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                           ;
; WIDTH_B                            ; 1                             ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                             ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                             ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 4                             ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                             ; Signed Integer                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                     ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                           ;
; INIT_FILE                          ; lab8_soc_onchip_memory2_0.hex ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 4                             ; Signed Integer                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_sqg1               ; Untyped                                                           ;
+------------------------------------+-------------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                      ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                      ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                       ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                       ;
; PKT_CACHE_H               ; 101   ; Signed Integer                                                                                                                       ;
; PKT_CACHE_L               ; 98    ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_H           ; 94    ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_L           ; 94    ; Signed Integer                                                                                                                       ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                       ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                              ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                              ;
; PKT_CACHE_H               ; 101   ; Signed Integer                                                                                                                              ;
; PKT_CACHE_L               ; 98    ; Signed Integer                                                                                                                              ;
; PKT_THREAD_ID_H           ; 94    ; Signed Integer                                                                                                                              ;
; PKT_THREAD_ID_L           ; 94    ; Signed Integer                                                                                                                              ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                              ;
; ID                        ; 1     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                              ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                              ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                        ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                        ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                          ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                          ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accum_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accum_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router:router|lab8_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 12    ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_001:router_001|lab8_soc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 12    ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_002|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_003|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_004|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_005|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_006|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_007|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_008|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_009|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_010|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_011|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_012|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_013|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_014|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_015|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 14     ; Signed Integer                                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 28    ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                    ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                    ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                    ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                    ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                                             ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                             ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                        ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                        ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                        ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                        ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                                                 ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                 ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                        ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                        ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                        ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                        ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                                                 ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                 ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                        ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                        ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                        ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                        ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                                                 ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                 ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                              ;
+---------------------------+----------+-------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                    ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                    ;
+---------------------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-----------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                  ;
+---------------------------+----------+-----------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                        ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-----------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                  ;
+---------------------------+----------+-----------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_clk:vga_clk_instance|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------------------+
; Parameter Name                ; Value                     ; Type                              ;
+-------------------------------+---------------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                           ;
; PLL_TYPE                      ; AUTO                      ; Untyped                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_clk ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                           ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                           ;
; LOCK_HIGH                     ; 1                         ; Untyped                           ;
; LOCK_LOW                      ; 1                         ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                           ;
; SKIP_VCO                      ; OFF                       ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                           ;
; BANDWIDTH                     ; 0                         ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                           ;
; DOWN_SPREAD                   ; 0                         ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                           ;
; DPA_DIVIDER                   ; 0                         ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                           ;
; VCO_MIN                       ; 0                         ; Untyped                           ;
; VCO_MAX                       ; 0                         ; Untyped                           ;
; VCO_CENTER                    ; 0                         ; Untyped                           ;
; PFD_MIN                       ; 0                         ; Untyped                           ;
; PFD_MAX                       ; 0                         ; Untyped                           ;
; M_INITIAL                     ; 0                         ; Untyped                           ;
; M                             ; 0                         ; Untyped                           ;
; N                             ; 1                         ; Untyped                           ;
; M2                            ; 1                         ; Untyped                           ;
; N2                            ; 1                         ; Untyped                           ;
; SS                            ; 1                         ; Untyped                           ;
; C0_HIGH                       ; 0                         ; Untyped                           ;
; C1_HIGH                       ; 0                         ; Untyped                           ;
; C2_HIGH                       ; 0                         ; Untyped                           ;
; C3_HIGH                       ; 0                         ; Untyped                           ;
; C4_HIGH                       ; 0                         ; Untyped                           ;
; C5_HIGH                       ; 0                         ; Untyped                           ;
; C6_HIGH                       ; 0                         ; Untyped                           ;
; C7_HIGH                       ; 0                         ; Untyped                           ;
; C8_HIGH                       ; 0                         ; Untyped                           ;
; C9_HIGH                       ; 0                         ; Untyped                           ;
; C0_LOW                        ; 0                         ; Untyped                           ;
; C1_LOW                        ; 0                         ; Untyped                           ;
; C2_LOW                        ; 0                         ; Untyped                           ;
; C3_LOW                        ; 0                         ; Untyped                           ;
; C4_LOW                        ; 0                         ; Untyped                           ;
; C5_LOW                        ; 0                         ; Untyped                           ;
; C6_LOW                        ; 0                         ; Untyped                           ;
; C7_LOW                        ; 0                         ; Untyped                           ;
; C8_LOW                        ; 0                         ; Untyped                           ;
; C9_LOW                        ; 0                         ; Untyped                           ;
; C0_INITIAL                    ; 0                         ; Untyped                           ;
; C1_INITIAL                    ; 0                         ; Untyped                           ;
; C2_INITIAL                    ; 0                         ; Untyped                           ;
; C3_INITIAL                    ; 0                         ; Untyped                           ;
; C4_INITIAL                    ; 0                         ; Untyped                           ;
; C5_INITIAL                    ; 0                         ; Untyped                           ;
; C6_INITIAL                    ; 0                         ; Untyped                           ;
; C7_INITIAL                    ; 0                         ; Untyped                           ;
; C8_INITIAL                    ; 0                         ; Untyped                           ;
; C9_INITIAL                    ; 0                         ; Untyped                           ;
; C0_MODE                       ; BYPASS                    ; Untyped                           ;
; C1_MODE                       ; BYPASS                    ; Untyped                           ;
; C2_MODE                       ; BYPASS                    ; Untyped                           ;
; C3_MODE                       ; BYPASS                    ; Untyped                           ;
; C4_MODE                       ; BYPASS                    ; Untyped                           ;
; C5_MODE                       ; BYPASS                    ; Untyped                           ;
; C6_MODE                       ; BYPASS                    ; Untyped                           ;
; C7_MODE                       ; BYPASS                    ; Untyped                           ;
; C8_MODE                       ; BYPASS                    ; Untyped                           ;
; C9_MODE                       ; BYPASS                    ; Untyped                           ;
; C0_PH                         ; 0                         ; Untyped                           ;
; C1_PH                         ; 0                         ; Untyped                           ;
; C2_PH                         ; 0                         ; Untyped                           ;
; C3_PH                         ; 0                         ; Untyped                           ;
; C4_PH                         ; 0                         ; Untyped                           ;
; C5_PH                         ; 0                         ; Untyped                           ;
; C6_PH                         ; 0                         ; Untyped                           ;
; C7_PH                         ; 0                         ; Untyped                           ;
; C8_PH                         ; 0                         ; Untyped                           ;
; C9_PH                         ; 0                         ; Untyped                           ;
; L0_HIGH                       ; 1                         ; Untyped                           ;
; L1_HIGH                       ; 1                         ; Untyped                           ;
; G0_HIGH                       ; 1                         ; Untyped                           ;
; G1_HIGH                       ; 1                         ; Untyped                           ;
; G2_HIGH                       ; 1                         ; Untyped                           ;
; G3_HIGH                       ; 1                         ; Untyped                           ;
; E0_HIGH                       ; 1                         ; Untyped                           ;
; E1_HIGH                       ; 1                         ; Untyped                           ;
; E2_HIGH                       ; 1                         ; Untyped                           ;
; E3_HIGH                       ; 1                         ; Untyped                           ;
; L0_LOW                        ; 1                         ; Untyped                           ;
; L1_LOW                        ; 1                         ; Untyped                           ;
; G0_LOW                        ; 1                         ; Untyped                           ;
; G1_LOW                        ; 1                         ; Untyped                           ;
; G2_LOW                        ; 1                         ; Untyped                           ;
; G3_LOW                        ; 1                         ; Untyped                           ;
; E0_LOW                        ; 1                         ; Untyped                           ;
; E1_LOW                        ; 1                         ; Untyped                           ;
; E2_LOW                        ; 1                         ; Untyped                           ;
; E3_LOW                        ; 1                         ; Untyped                           ;
; L0_INITIAL                    ; 1                         ; Untyped                           ;
; L1_INITIAL                    ; 1                         ; Untyped                           ;
; G0_INITIAL                    ; 1                         ; Untyped                           ;
; G1_INITIAL                    ; 1                         ; Untyped                           ;
; G2_INITIAL                    ; 1                         ; Untyped                           ;
; G3_INITIAL                    ; 1                         ; Untyped                           ;
; E0_INITIAL                    ; 1                         ; Untyped                           ;
; E1_INITIAL                    ; 1                         ; Untyped                           ;
; E2_INITIAL                    ; 1                         ; Untyped                           ;
; E3_INITIAL                    ; 1                         ; Untyped                           ;
; L0_MODE                       ; BYPASS                    ; Untyped                           ;
; L1_MODE                       ; BYPASS                    ; Untyped                           ;
; G0_MODE                       ; BYPASS                    ; Untyped                           ;
; G1_MODE                       ; BYPASS                    ; Untyped                           ;
; G2_MODE                       ; BYPASS                    ; Untyped                           ;
; G3_MODE                       ; BYPASS                    ; Untyped                           ;
; E0_MODE                       ; BYPASS                    ; Untyped                           ;
; E1_MODE                       ; BYPASS                    ; Untyped                           ;
; E2_MODE                       ; BYPASS                    ; Untyped                           ;
; E3_MODE                       ; BYPASS                    ; Untyped                           ;
; L0_PH                         ; 0                         ; Untyped                           ;
; L1_PH                         ; 0                         ; Untyped                           ;
; G0_PH                         ; 0                         ; Untyped                           ;
; G1_PH                         ; 0                         ; Untyped                           ;
; G2_PH                         ; 0                         ; Untyped                           ;
; G3_PH                         ; 0                         ; Untyped                           ;
; E0_PH                         ; 0                         ; Untyped                           ;
; E1_PH                         ; 0                         ; Untyped                           ;
; E2_PH                         ; 0                         ; Untyped                           ;
; E3_PH                         ; 0                         ; Untyped                           ;
; M_PH                          ; 0                         ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; CLK0_COUNTER                  ; G0                        ; Untyped                           ;
; CLK1_COUNTER                  ; G0                        ; Untyped                           ;
; CLK2_COUNTER                  ; G0                        ; Untyped                           ;
; CLK3_COUNTER                  ; G0                        ; Untyped                           ;
; CLK4_COUNTER                  ; G0                        ; Untyped                           ;
; CLK5_COUNTER                  ; G0                        ; Untyped                           ;
; CLK6_COUNTER                  ; E0                        ; Untyped                           ;
; CLK7_COUNTER                  ; E1                        ; Untyped                           ;
; CLK8_COUNTER                  ; E2                        ; Untyped                           ;
; CLK9_COUNTER                  ; E3                        ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                           ;
; M_TIME_DELAY                  ; 0                         ; Untyped                           ;
; N_TIME_DELAY                  ; 0                         ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                           ;
; VCO_POST_SCALE                ; 0                         ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                           ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                           ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                           ;
; CBXI_PARAMETER                ; vga_clk_altpll            ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                           ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                    ;
+-------------------------------+---------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:vga_controller_instance ;
+----------------+------------+-------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                  ;
+----------------+------------+-------------------------------------------------------+
; H_TOTAL        ; 1100100000 ; Unsigned Binary                                       ;
; V_TOTAL        ; 1000001101 ; Unsigned Binary                                       ;
+----------------+------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: isText:text|font_rom:FR                                               ;
+----------------+----------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                            ; Type           ;
+----------------+----------------------------------------------------------------------------------+----------------+
; ADDR_WIDTH     ; 11                                                                               ; Signed Integer ;
; DATA_WIDTH     ; 8                                                                                ; Signed Integer ;
; ROM            ; (00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ; Array/Record   ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111110,10000001,10100101,10000001,10000001,10111101,10011001,10000001,10000 ;                ;
; ROM            ; 001,01111110,00000000,00000000,00000000,00000000,00000000,00000000,01111110,1111 ;                ;
; ROM            ; 1111,11011011,11111111,11111111,11000011,11100111,11111111,11111111,01111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01101100,11 ;                ;
; ROM            ; 111110,11111110,11111110,11111110,01111100,00111000,00010000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00010000,00111000,01111100, ;                ;
; ROM            ; 11111110,01111100,00111000,00010000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00011000,00111100,00111100,11100111,11100111,1110011 ;                ;
; ROM            ; 1,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00011000,00111100,01111110,11111111,11111111,01111110,00011000,00011 ;                ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00011000,00111100,00111100,00011000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,11111111,11111111,11111111,11111111,11111111,11 ;                ;
; ROM            ; 111111,11100111,11000011,11000011,11100111,11111111,11111111,11111111,11111111,1 ;                ;
; ROM            ; 1111111,11111111,00000000,00000000,00000000,00000000,00000000,00111100,01100110, ;                ;
; ROM            ; 01000010,01000010,01100110,00111100,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,11111111,11111111,11111111,11111111,11111111,11000011,10011001,10111101,1011110 ;                ;
; ROM            ; 1,10011001,11000011,11111111,11111111,11111111,11111111,11111111,00000000,000000 ;                ;
; ROM            ; 00,00011110,00001110,00011010,00110010,01111000,11001100,11001100,11001100,11001 ;                ;
; ROM            ; 100,01111000,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                ;
; ROM            ; 0110,01100110,01100110,01100110,00111100,00011000,01111110,00011000,00011000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111111,00110011,00111111,00 ;                ;
; ROM            ; 110000,00110000,00110000,00110000,01110000,11110000,11100000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111111,01100011,01111111,01100011,01100011, ;                ;
; ROM            ; 01100011,01100011,01100111,11100111,11100110,11000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00011000,00011000,11011011,00111100,11100111,0011110 ;                ;
; ROM            ; 0,11011011,00011000,00011000,00000000,00000000,00000000,00000000,00000000,100000 ;                ;
; ROM            ; 00,11000000,11100000,11110000,11111000,11111110,11111000,11110000,11100000,11000 ;                ;
; ROM            ; 000,10000000,00000000,00000000,00000000,00000000,00000000,00000010,00000110,0000 ;                ;
; ROM            ; 1110,00011110,00111110,11111110,00111110,00011110,00001110,00000110,00000010,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01100110,01100110,01100110,01100110,01100110, ;                ;
; ROM            ; 01100110,01100110,00000000,01100110,01100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01111111,11011011,11011011,11011011,01111011,00011011,0001101 ;                ;
; ROM            ; 1,00011011,00011011,00011011,00000000,00000000,00000000,00000000,00000000,011111 ;                ;
; ROM            ; 00,11000110,01100000,00111000,01101100,11000110,11000110,01101100,00111000,00001 ;                ;
; ROM            ; 100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,11111110,11111110,11111110,11111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,01111110,00110000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111100,01111110,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011000,00011000,00011000,00011000,00011000,00011000,0001100 ;                ;
; ROM            ; 0,01111110,00111100,00011000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,00011000,00001100,11111110,00001100,00011000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00110000,01100000,11111110,01100000,00110000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                ;
; ROM            ; 000000,11000000,11000000,11000000,11111110,00000000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00100100,01100110, ;                ;
; ROM            ; 11111111,01100110,00100100,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00010000,00111000,00111000,01111100,0111110 ;                ;
; ROM            ; 0,11111110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,11111110,11111110,01111100,01111100,00111000,00111000,00010 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,00111100,00 ;                ;
; ROM            ; 111100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,01100110,01100110,01100110,00100100,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,01101100,01101100,11111110,01101100,01101100,0110110 ;                ;
; ROM            ; 0,11111110,01101100,01101100,00000000,00000000,00000000,00000000,00011000,000110 ;                ;
; ROM            ; 00,01111100,11000110,11000010,11000000,01111100,00000110,00000110,10000110,11000 ;                ;
; ROM            ; 110,01111100,00011000,00011000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,11000010,11000110,00001100,00011000,00110000,01100000,11000110,10000110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,01101100,01101100,00 ;                ;
; ROM            ; 111000,01110110,11011100,11001100,11001100,11001100,01110110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00110000,00110000,00110000,01100000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00001100,00011000,00110000,00110000,00110000,00110000,0011000 ;                ;
; ROM            ; 0,00110000,00011000,00001100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00110000,00011000,00001100,00001100,00001100,00001100,00001100,00001100,00011 ;                ;
; ROM            ; 000,00110000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,01100110,00111100,11111111,00111100,01100110,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                ;
; ROM            ; 011000,00011000,01111110,00011000,00011000,00000000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00011000,00011000,00011000,00110000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01111110,0000000 ;                ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011 ;                ;
; ROM            ; 000,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000010,00000110,00001100,00011000,00110000,01100000,11000000,10000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,11 ;                ;
; ROM            ; 001110,11011110,11110110,11100110,11000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111000,01111000,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,01111110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01111100,11000110,00000110,00001100,00011000,00110000,0110000 ;                ;
; ROM            ; 0,11000000,11000110,11111110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,00000110,00000110,00111100,00000110,00000110,00000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00001100,0001 ;                ;
; ROM            ; 1100,00111100,01101100,11001100,11111110,00001100,00001100,00001100,00011110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111110,11000000,11000000,11 ;                ;
; ROM            ; 000000,11111100,00000110,00000110,00000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00111000,01100000,11000000,11000000,11111100, ;                ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111110,11000110,00000110,00000110,00001100,00011000,0011000 ;                ;
; ROM            ; 0,00110000,00110000,00110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,11000110,11000110,01111100,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,01111100,1100 ;                ;
; ROM            ; 0110,11000110,11000110,01111110,00000110,00000110,00000110,00001100,01111000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011000,00 ;                ;
; ROM            ; 011000,00000000,00000000,00000000,00011000,00011000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00011000,00011000,00000000, ;                ;
; ROM            ; 00000000,00000000,00011000,00011000,00110000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000110,00001100,00011000,00110000,01100000,0011000 ;                ;
; ROM            ; 0,00011000,00001100,00000110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111110,00000000,00000000,01111110,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0110 ;                ;
; ROM            ; 0000,00110000,00011000,00001100,00000110,00001100,00011000,00110000,01100000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,00 ;                ;
; ROM            ; 001100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11011110, ;                ;
; ROM            ; 11011110,11011110,11011100,11000000,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00010000,00111000,01101100,11000110,11000110,11111110,1100011 ;                ;
; ROM            ; 0,11000110,11000110,11000110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11111100,01100110,01100110,01100110,01111100,01100110,01100110,01100110,01100 ;                ;
; ROM            ; 110,11111100,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                ;
; ROM            ; 0110,11000010,11000000,11000000,11000000,11000000,11000010,01100110,00111100,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111000,01101100,01100110,01 ;                ;
; ROM            ; 100110,01100110,01100110,01100110,01100110,01101100,11111000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11111110,01100110,01100010,01101000,01111000, ;                ;
; ROM            ; 01101000,01100000,01100010,01100110,11111110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111110,01100110,01100010,01101000,01111000,01101000,0110000 ;                ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00111100,01100110,11000010,11000000,11000000,11011110,11000110,11000110,01100 ;                ;
; ROM            ; 110,00111010,00000000,00000000,00000000,00000000,00000000,00000000,11000110,1100 ;                ;
; ROM            ; 0110,11000110,11000110,11111110,11000110,11000110,11000110,11000110,11000110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00011000,00011000,00 ;                ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011110,00001100,00001100,00001100,00001100, ;                ;
; ROM            ; 00001100,11001100,11001100,11001100,01111000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11100110,01100110,01100110,01101100,01111000,01111000,0110110 ;                ;
; ROM            ; 0,01100110,01100110,11100110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11110000,01100000,01100000,01100000,01100000,01100000,01100000,01100010,01100 ;                ;
; ROM            ; 110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1110 ;                ;
; ROM            ; 0111,11111111,11111111,11011011,11000011,11000011,11000011,11000011,11000011,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000110,11100110,11110110,11 ;                ;
; ROM            ; 111110,11011110,11001110,11000110,11000110,11000110,11000110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110, ;                ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111100,01100110,01100110,01100110,01111100,01100000,0110000 ;                ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,11000110,11000110,11000110,11000110,11000110,11010110,11011 ;                ;
; ROM            ; 110,01111100,00001100,00001110,00000000,00000000,00000000,00000000,11111100,0110 ;                ;
; ROM            ; 0110,01100110,01100110,01111100,01101100,01100110,01100110,01100110,11100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,01 ;                ;
; ROM            ; 100000,00111000,00001100,00000110,11000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11111111,11011011,10011001,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000110,1100011 ;                ;
; ROM            ; 0,11000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11000011,11000011,11000011,11000011,11000011,11000011,11000011,01100110,00111 ;                ;
; ROM            ; 100,00011000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1100 ;                ;
; ROM            ; 0011,11000011,11000011,11000011,11011011,11011011,11111111,01100110,01100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000011,11000011,01100110,00 ;                ;
; ROM            ; 111100,00011000,00011000,00111100,01100110,11000011,11000011,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11000011,11000011,11000011,01100110,00111100, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111111,11000011,10000110,00001100,00011000,00110000,0110000 ;                ;
; ROM            ; 0,11000001,11000011,11111111,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00111100,00110000,00110000,00110000,00110000,00110000,00110000,00110000,00110 ;                ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,1000 ;                ;
; ROM            ; 0000,11000000,11100000,01110000,00111000,00011100,00001110,00000110,00000010,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00001100,00001100,00 ;                ;
; ROM            ; 001100,00001100,00001100,00001100,00001100,00001100,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00010000,00111000,01101100,11000110,00000000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ;                ;
; ROM            ; 0,00000000,00000000,00000000,00000000,11111111,00000000,00000000,00110000,001100 ;                ;
; ROM            ; 00,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,01111000,00001100,01111100,11001100,11001100,11001100,01110110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11100000,01100000,01100000,01 ;                ;
; ROM            ; 111000,01101100,01100110,01100110,01100110,01100110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,01111100,11000110, ;                ;
; ROM            ; 11000000,11000000,11000000,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011100,00001100,00001100,00111100,01101100,11001100,1100110 ;                ;
; ROM            ; 0,11001100,11001100,01110110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11111110,11000000,11000000,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00111000,0110 ;                ;
; ROM            ; 1100,01100100,01100000,11110000,01100000,01100000,01100000,01100000,11110000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,11001100,0 ;                ;
; ROM            ; 1111000,00000000,00000000,00000000,11100000,01100000,01100000,01101100,01110110, ;                ;
; ROM            ; 01100110,01100110,01100110,01100110,11100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011000,00011000,00000000,00111000,00011000,00011000,0001100 ;                ;
; ROM            ; 0,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000110,00000110,00000000,00001110,00000110,00000110,00000110,00000110,00000 ;                ;
; ROM            ; 110,00000110,01100110,01100110,00111100,00000000,00000000,00000000,11100000,0110 ;                ;
; ROM            ; 0000,01100000,01100110,01101100,01111000,01111000,01101100,01100110,11100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,00011000,00011000,00 ;                ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11100110,11111111, ;                ;
; ROM            ; 11011011,11011011,11011011,11011011,11011011,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11011100,01100110,01100110,0110011 ;                ;
; ROM            ; 0,01100110,01100110,01100110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11011100,01100110,01100110,01100110,01100110,01100110,01111100,011 ;                ;
; ROM            ; 00000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,00001100,0 ;                ;
; ROM            ; 0011110,00000000,00000000,00000000,00000000,00000000,00000000,11011100,01110110, ;                ;
; ROM            ; 01100110,01100000,01100000,01100000,11110000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,01111100,11000110,01100000,0011100 ;                ;
; ROM            ; 0,00001100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00010000,00110000,00110000,11111100,00110000,00110000,00110000,00110000,00110 ;                ;
; ROM            ; 110,00011100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11001100,11001100,11001100,11001100,11001100,11001100,01110110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,11 ;                ;
; ROM            ; 000011,11000011,11000011,11000011,01100110,00111100,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,11000011, ;                ;
; ROM            ; 11000011,11011011,11011011,11111111,01100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11000011,01100110,00111100,0001100 ;                ;
; ROM            ; 0,00111100,01100110,11000011,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111110,00000110,00001100,11111000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11111110,11001100,00011000,00110000,01100000,11000110,11111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00001110,00011000,00011000,00 ;                ;
; ROM            ; 011000,01110000,00011000,00011000,00011000,00011000,00001110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00011000,00011000,00011000,00000000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01110000,00011000,00011000,00011000,00001110,00011000,0001100 ;                ;
; ROM            ; 0,00011000,00011000,01110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01110110,11011100,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00010000,00111000,01101100,11000110,11000110,11000110,11111110,00000000,000 ;                ;
;                ; 00000,00000000,00000000,00000000)                                                ;                ;
+----------------+----------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: next_grid_mapper:ngmap|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                       ;
; LPM_WIDTHD             ; 5              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: next_grid_mapper:ngmap|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                       ;
; LPM_WIDTHD             ; 5              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: swap_block_mapper:sbmap|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                        ;
; LPM_WIDTHD             ; 5              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_tim ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: swap_block_mapper:sbmap|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                        ;
; LPM_WIDTHD             ; 5              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_tim ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: GameLogic:game|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 32             ; Untyped                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_cqo ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Div6 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                          ;
; LPM_WIDTHD             ; 7              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Mod8 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                          ;
; LPM_WIDTHD             ; 10             ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_dkm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Mod2 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Div3 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                          ;
; LPM_WIDTHD             ; 7              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Mod3 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Div4 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Mod4 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Mod5 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Div5 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Mod6 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Mod7 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                          ;
; LPM_WIDTHD             ; 14             ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                          ;
; LPM_WIDTHD             ; 17             ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_kkm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Mod10 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Div7 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: isText:text|letter_map:lm|lpm_divide:Mod9 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: scoreKeeper:sk|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 5              ; Untyped                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_p0p ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                    ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                              ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                  ;
; Entity Instance            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                       ;
;     -- lpm_width           ; 8                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                 ;
; Entity Instance            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                       ;
;     -- lpm_width           ; 8                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                 ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab8_soc:nios_system|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                     ;
+-------------------------------+--------------------------------------------------+
; Name                          ; Value                                            ;
+-------------------------------+--------------------------------------------------+
; Number of entity instances    ; 1                                                ;
; Entity Instance               ; vga_clk:vga_clk_instance|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                           ;
;     -- PLL_TYPE               ; AUTO                                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                ;
+-------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block0"                                                                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; collision ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; endgame   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block1"                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block2"                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block3"                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block4"                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block5"                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block6"                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block7"                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block8"                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block9"                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block10"                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block11"                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block12"                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block13"                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block14"                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block15"                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block16"                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block17"                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block18"                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Block:block19"                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; endgame ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "Block:block21" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; prev ; Input ; Info     ; Stuck at GND    ;
+------+-------+----------+-----------------+


+----------------------------------------+
; Port Connectivity Checks: "Row:row21"  ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; prev ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                      ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                 ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+--------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                ;
+----------------+--------+----------+--------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                 ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                           ;
+----------------+--------+----------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                      ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                 ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+---------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                 ;
+----------------+-------+----------+---------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                            ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                            ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                            ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                            ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                            ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                            ;
+----------------+-------+----------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                            ;
+----------------+--------+----------+----------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                             ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                       ;
+----------------+--------+----------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                            ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                            ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                            ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                        ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                 ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                              ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[27..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_003|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_002|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_001:router_001|lab8_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                       ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router:router|lab8_soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accum_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                         ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                    ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                       ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                  ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                            ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                     ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_sdram_pll:sdram_pll|lab8_soc_sdram_pll_altpll_lqa2:sd1"    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_sdram_pll:sdram_pll" ;
+--------------------+--------+----------+--------------------------------------+
; Port               ; Type   ; Severity ; Details                              ;
+--------------------+--------+----------+--------------------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected               ;
; scandataout        ; Output ; Info     ; Explicitly unconnected               ;
; areset             ; Input  ; Info     ; Stuck at GND                         ;
; locked             ; Output ; Info     ; Explicitly unconnected               ;
; phasedone          ; Output ; Info     ; Explicitly unconnected               ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                         ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                         ;
; phasestep          ; Input  ; Info     ; Stuck at GND                         ;
; scanclk            ; Input  ; Info     ; Stuck at GND                         ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                         ;
; scandata           ; Input  ; Info     ; Stuck at GND                         ;
; configupdate       ; Input  ; Info     ; Stuck at GND                         ;
+--------------------+--------+----------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                    ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+-----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                         ;
+--------+-------+----------+-----------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                    ;
+--------+-------+----------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                               ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab8_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                           ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                          ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                          ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; oci_ienable[4..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_test_bench:the_lab8_soc_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                   ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+-------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                         ;
+---------------+--------+----------+-------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                          ;
+---------------+--------+----------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic"                                        ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0"                                                            ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:nios_system"                                                                                                                                      ;
+---------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                                                                      ;
+---------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset_reset_n       ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; accum_button_export ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 167                         ;
; cycloneiii_ff         ; 3480                        ;
;     CLR               ; 646                         ;
;     CLR SCLR          ; 24                          ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 87                          ;
;     ENA               ; 636                         ;
;     ENA CLR           ; 730                         ;
;     ENA CLR SCLR      ; 6                           ;
;     ENA CLR SCLR SLD  ; 164                         ;
;     ENA CLR SLD       ; 18                          ;
;     ENA SCLR          ; 61                          ;
;     ENA SLD           ; 96                          ;
;     SCLR              ; 9                           ;
;     SLD               ; 77                          ;
;     plain             ; 879                         ;
; cycloneiii_io_obuf    ; 48                          ;
; cycloneiii_lcell_comb ; 23804                       ;
;     arith             ; 5116                        ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 1418                        ;
;         3 data inputs ; 3689                        ;
;     normal            ; 18688                       ;
;         0 data inputs ; 547                         ;
;         1 data inputs ; 281                         ;
;         2 data inputs ; 4420                        ;
;         3 data inputs ; 1455                        ;
;         4 data inputs ; 11985                       ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 148.40                      ;
; Average LUT depth     ; 50.37                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Mon Apr 29 15:28:15 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file font_rom.sv
    Info (12023): Found entity 1: font_rom File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/font_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spritesvs/numlookup.sv
    Info (12023): Found entity 1: numlookup File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/SpriteSVs/numlookup.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file spritesvs/letterlookup.sv
    Info (12023): Found entity 1: letterlookup File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/SpriteSVs/letterlookup.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file spritesvs/tetris_i.sv
    Info (12023): Found entity 1: frameRAM File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/SpriteSVs/tetris_I.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/lab8_soc.v
    Info (12023): Found entity 1: lab8_soc File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/lab8_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv
    Info (12023): Found entity 1: lab8_soc_irq_mapper File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_avalon_st_adapter File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_rsp_mux_001 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_rsp_mux File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_rsp_demux_001 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_rsp_demux File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_cmd_mux_001 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_cmd_mux File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_cmd_demux_001 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_cmd_demux File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_router_003_default_decode File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: lab8_soc_mm_interconnect_0_router_003 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_router_002_default_decode File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: lab8_soc_mm_interconnect_0_router_002 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_router_001_default_decode File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: lab8_soc_mm_interconnect_0_router_001 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_router_default_decode File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: lab8_soc_mm_interconnect_0_router File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v
    Info (12023): Found entity 1: lab8_soc_sysid_qsys_0 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v Line: 34
Info (12021): Found 4 design units, including 4 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v
    Info (12023): Found entity 1: lab8_soc_sdram_pll_dffpipe_l2c File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v Line: 37
    Info (12023): Found entity 2: lab8_soc_sdram_pll_stdsync_sv6 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v Line: 98
    Info (12023): Found entity 3: lab8_soc_sdram_pll_altpll_lqa2 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v Line: 130
    Info (12023): Found entity 4: lab8_soc_sdram_pll File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v Line: 217
Info (12021): Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sdram.v
    Info (12023): Found entity 1: lab8_soc_sdram_input_efifo_module File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v Line: 21
    Info (12023): Found entity 2: lab8_soc_sdram File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v
    Info (12023): Found entity 1: lab8_soc_otg_hpi_data File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v
    Info (12023): Found entity 1: lab8_soc_otg_hpi_cs File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v
    Info (12023): Found entity 1: lab8_soc_otg_hpi_address File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v
    Info (12023): Found entity 1: lab8_soc_onchip_memory2_0 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v
    Info (12023): Found entity 1: lab8_soc_nios2_gen2_0 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: lab8_soc_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: lab8_soc_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: lab8_soc_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: lab8_soc_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: lab8_soc_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: lab8_soc_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: lab8_soc_nios2_gen2_0_cpu_nios2_oci File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: lab8_soc_nios2_gen2_0_cpu File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: lab8_soc_nios2_gen2_0_cpu_test_bench File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_keycode.v
    Info (12023): Found entity 1: lab8_soc_keycode File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_keycode.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v
    Info (12023): Found entity 1: lab8_soc_jtag_uart_0_sim_scfifo_w File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: lab8_soc_jtag_uart_0_scfifo_w File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: lab8_soc_jtag_uart_0_sim_scfifo_r File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: lab8_soc_jtag_uart_0_scfifo_r File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: lab8_soc_jtag_uart_0 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_accum.v
    Info (12023): Found entity 1: lab8_soc_accum File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_accum.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file hpi_io_intf.sv
    Info (12023): Found entity 1: hpi_io_intf File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/hpi_io_intf.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_controller File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/VGA_controller.sv Line: 26
Warning (10229): Verilog HDL Expression warning at lab8.sv(268): truncated literal to match 10 bits File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 268
Info (12021): Found 1 design units, including 1 entities, in source file lab8.sv
    Info (12023): Found entity 1: lab8 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file color_mapper.sv
    Info (12023): Found entity 1: color_mapper File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/Color_Mapper.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file vga_clk.v
    Info (12023): Found entity 1: vga_clk File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/vga_clk.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file block.sv
    Info (12023): Found entity 1: Block File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/block.sv Line: 1
Warning (10229): Verilog HDL Expression warning at Row.sv(35): truncated literal to match 10 bits File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/Row.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file row.sv
    Info (12023): Found entity 1: Row File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/Row.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gamelogic.sv
    Info (12023): Found entity 1: GameLogic File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/GameLogic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file next_block.sv
    Info (12023): Found entity 1: next_Block File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/next_Block.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mapper.sv
    Info (12023): Found entity 1: mapper File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/mapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file block_mapper.sv
    Info (12023): Found entity 1: block_mapper File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/block_mapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/testbench.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file grid_mapper.sv
    Info (12023): Found entity 1: grid_mapper File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/grid_mapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file block_actions.sv
    Info (12023): Found entity 1: block_actions File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/block_actions.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file centertracker.sv
    Info (12023): Found entity 1: centerTracker File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/centerTracker.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file write_mux.sv
    Info (12023): Found entity 1: write_mux File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/write_mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shift_row_lut.sv
    Info (12023): Found entity 1: shift_row_LUT File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/shift_row_LUT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file speed_select.sv
    Info (12023): Found entity 1: Speed_select File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/Speed_select.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rand_num_gen.sv
    Info (12023): Found entity 1: fibonacci_lfsr File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/rand_num_gen.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file aux_grid_mapper.sv
    Info (12023): Found entity 1: swap_grid_mapper File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/aux_grid_mapper.sv Line: 1
    Info (12023): Found entity 2: next_grid_mapper File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/aux_grid_mapper.sv Line: 29
Info (12021): Found 2 design units, including 2 entities, in source file next_block_mapper.sv
    Info (12023): Found entity 1: next_block_mapper File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/next_block_mapper.sv Line: 1
    Info (12023): Found entity 2: swap_block_mapper File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/next_block_mapper.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file swap_block.sv
    Info (12023): Found entity 1: swap_block File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/swap_block.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file scorekeeper.sv
    Info (12023): Found entity 1: scoreKeeper File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/scoreKeeper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file letter_map.sv
    Info (12023): Found entity 1: letter_map File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file istext.sv
    Info (12023): Found entity 1: isText File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/isText.sv Line: 1
Warning (10037): Verilog HDL or VHDL warning at lab8_soc_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at lab8_soc_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at lab8_soc_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at lab8_soc_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v Line: 682
Info (12127): Elaborating entity "lab8" for the top level hierarchy
Info (12128): Elaborating entity "hpi_io_intf" for hierarchy "hpi_io_intf:hpi_io_inst" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 149
Info (12128): Elaborating entity "lab8_soc" for hierarchy "lab8_soc:nios_system" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 173
Info (12128): Elaborating entity "lab8_soc_accum" for hierarchy "lab8_soc:nios_system|lab8_soc_accum:accum" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/lab8_soc.v Line: 132
Info (12128): Elaborating entity "lab8_soc_jtag_uart_0" for hierarchy "lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/lab8_soc.v Line: 145
Info (12128): Elaborating entity "lab8_soc_jtag_uart_0_scfifo_w" for hierarchy "lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "lab8_soc_jtag_uart_0_scfifo_r" for hierarchy "lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab8_soc_keycode" for hierarchy "lab8_soc:nios_system|lab8_soc_keycode:keycode" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/lab8_soc.v Line: 156
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/lab8_soc.v Line: 185
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_test_bench" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_test_bench:the_lab8_soc_nios2_gen2_0_cpu_test_bench" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 3546
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 4063
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 4081
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 4577
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab8_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab8_soc_onchip_memory2_0" for hierarchy "lab8_soc:nios_system|lab8_soc_onchip_memory2_0:onchip_memory2_0" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/lab8_soc.v Line: 199
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab8_soc:nios_system|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "lab8_soc:nios_system|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "lab8_soc:nios_system|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "lab8_soc_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sqg1.tdf
    Info (12023): Found entity 1: altsyncram_sqg1 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/altsyncram_sqg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_sqg1" for hierarchy "lab8_soc:nios_system|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_sqg1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab8_soc_otg_hpi_address" for hierarchy "lab8_soc:nios_system|lab8_soc_otg_hpi_address:otg_hpi_address" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/lab8_soc.v Line: 210
Info (12128): Elaborating entity "lab8_soc_otg_hpi_cs" for hierarchy "lab8_soc:nios_system|lab8_soc_otg_hpi_cs:otg_hpi_cs" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/lab8_soc.v Line: 221
Info (12128): Elaborating entity "lab8_soc_otg_hpi_data" for hierarchy "lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/lab8_soc.v Line: 233
Info (12128): Elaborating entity "lab8_soc_sdram" for hierarchy "lab8_soc:nios_system|lab8_soc_sdram:sdram" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/lab8_soc.v Line: 289
Info (12128): Elaborating entity "lab8_soc_sdram_input_efifo_module" for hierarchy "lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v Line: 298
Info (12128): Elaborating entity "lab8_soc_sdram_pll" for hierarchy "lab8_soc:nios_system|lab8_soc_sdram_pll:sdram_pll" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/lab8_soc.v Line: 313
Info (12128): Elaborating entity "lab8_soc_sdram_pll_stdsync_sv6" for hierarchy "lab8_soc:nios_system|lab8_soc_sdram_pll:sdram_pll|lab8_soc_sdram_pll_stdsync_sv6:stdsync2" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v Line: 282
Info (12128): Elaborating entity "lab8_soc_sdram_pll_dffpipe_l2c" for hierarchy "lab8_soc:nios_system|lab8_soc_sdram_pll:sdram_pll|lab8_soc_sdram_pll_stdsync_sv6:stdsync2|lab8_soc_sdram_pll_dffpipe_l2c:dffpipe3" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v Line: 116
Info (12128): Elaborating entity "lab8_soc_sdram_pll_altpll_lqa2" for hierarchy "lab8_soc:nios_system|lab8_soc_sdram_pll:sdram_pll|lab8_soc_sdram_pll_altpll_lqa2:sd1" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v Line: 288
Info (12128): Elaborating entity "lab8_soc_sysid_qsys_0" for hierarchy "lab8_soc:nios_system|lab8_soc_sysid_qsys_0:sysid_qsys_0" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/lab8_soc.v Line: 320
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/lab8_soc.v Line: 415
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 1116
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 1176
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 1240
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 1304
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 1368
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 1432
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 1496
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 1560
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 1624
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 2153
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 2234
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 2318
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 2359
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 2984
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 3025
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_router" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router:router" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 4041
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_router_default_decode" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router:router|lab8_soc_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv Line: 197
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_router_001" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_001:router_001" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 4057
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_router_001_default_decode" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_001:router_001|lab8_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv Line: 189
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_router_002" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_002" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 4073
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_router_002_default_decode" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_002|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_router_003" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_003" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 4089
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_router_003_default_decode" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_003|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_cmd_demux" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 4376
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_cmd_demux_001" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 4423
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_cmd_mux" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 4440
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_cmd_mux_001" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 4463
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_rsp_demux" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 4714
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_rsp_demux_001" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 4737
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_rsp_mux" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 5066
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv Line: 502
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_rsp_mux_001" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 5113
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 5147
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 5278
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "lab8_soc_irq_mapper" for hierarchy "lab8_soc:nios_system|lab8_soc_irq_mapper:irq_mapper" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/lab8_soc.v Line: 422
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab8_soc:nios_system|altera_reset_controller:rst_controller" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/lab8_soc.v Line: 485
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab8_soc:nios_system|altera_reset_controller:rst_controller_001" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/lab8_soc.v Line: 548
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab8_soc:nios_system|altera_reset_controller:rst_controller_002" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/lab8_soc.v Line: 611
Info (12128): Elaborating entity "vga_clk" for hierarchy "vga_clk:vga_clk_instance" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 177
Info (12128): Elaborating entity "altpll" for hierarchy "vga_clk:vga_clk_instance|altpll:altpll_component" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/vga_clk.v Line: 90
Info (12130): Elaborated megafunction instantiation "vga_clk:vga_clk_instance|altpll:altpll_component" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/vga_clk.v Line: 90
Info (12133): Instantiated megafunction "vga_clk:vga_clk_instance|altpll:altpll_component" with the following parameter: File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/vga_clk.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v
    Info (12023): Found entity 1: vga_clk_altpll File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/vga_clk_altpll.v Line: 29
Info (12128): Elaborating entity "vga_clk_altpll" for hierarchy "vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_controller:vga_controller_instance" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 186
Info (12128): Elaborating entity "Speed_select" for hierarchy "Speed_select:ss" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 187
Info (12128): Elaborating entity "GameLogic" for hierarchy "GameLogic:game" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 189
Info (12128): Elaborating entity "shift_row_LUT" for hierarchy "GameLogic:game|shift_row_LUT:LUT" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/GameLogic.sv Line: 228
Info (12128): Elaborating entity "scoreKeeper" for hierarchy "scoreKeeper:sk" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 191
Info (12128): Elaborating entity "fibonacci_lfsr" for hierarchy "fibonacci_lfsr:randomn" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 193
Warning (10230): Verilog HDL assignment warning at rand_num_gen.sv(21): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/rand_num_gen.sv Line: 21
Info (12128): Elaborating entity "swap_block" for hierarchy "swap_block:swap" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 195
Info (12128): Elaborating entity "next_Block" for hierarchy "next_Block:block" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 197
Info (12128): Elaborating entity "block_actions" for hierarchy "block_actions:act" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 199
Info (12128): Elaborating entity "centerTracker" for hierarchy "centerTracker:center" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 201
Info (12128): Elaborating entity "mapper" for hierarchy "mapper:mapp" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 202
Info (12128): Elaborating entity "block_mapper" for hierarchy "block_mapper:bmap" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 204
Info (12128): Elaborating entity "next_block_mapper" for hierarchy "next_block_mapper:nbmap" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 205
Info (12128): Elaborating entity "swap_block_mapper" for hierarchy "swap_block_mapper:sbmap" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 206
Info (12128): Elaborating entity "grid_mapper" for hierarchy "grid_mapper:gmap" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 208
Info (12128): Elaborating entity "next_grid_mapper" for hierarchy "next_grid_mapper:ngmap" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 209
Info (12128): Elaborating entity "swap_grid_mapper" for hierarchy "swap_grid_mapper:sgmap" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 210
Info (12128): Elaborating entity "isText" for hierarchy "isText:text" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 212
Info (12128): Elaborating entity "letter_map" for hierarchy "isText:text|letter_map:lm" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/isText.sv Line: 14
Warning (10230): Verilog HDL assignment warning at letter_map.sv(11): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 11
Warning (10230): Verilog HDL assignment warning at letter_map.sv(12): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 12
Warning (10230): Verilog HDL assignment warning at letter_map.sv(17): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 17
Warning (10230): Verilog HDL assignment warning at letter_map.sv(18): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 18
Warning (10230): Verilog HDL assignment warning at letter_map.sv(23): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 23
Warning (10230): Verilog HDL assignment warning at letter_map.sv(24): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 24
Warning (10230): Verilog HDL assignment warning at letter_map.sv(30): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 30
Warning (10230): Verilog HDL assignment warning at letter_map.sv(31): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 31
Warning (10230): Verilog HDL assignment warning at letter_map.sv(36): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 36
Warning (10230): Verilog HDL assignment warning at letter_map.sv(37): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 37
Warning (10230): Verilog HDL assignment warning at letter_map.sv(42): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 42
Warning (10230): Verilog HDL assignment warning at letter_map.sv(43): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 43
Warning (10230): Verilog HDL assignment warning at letter_map.sv(48): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 48
Warning (10230): Verilog HDL assignment warning at letter_map.sv(49): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 49
Warning (10230): Verilog HDL assignment warning at letter_map.sv(53): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 53
Warning (10230): Verilog HDL assignment warning at letter_map.sv(54): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 54
Warning (10230): Verilog HDL assignment warning at letter_map.sv(58): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 58
Warning (10230): Verilog HDL assignment warning at letter_map.sv(59): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 59
Warning (10230): Verilog HDL assignment warning at letter_map.sv(63): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 63
Warning (10230): Verilog HDL assignment warning at letter_map.sv(64): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 64
Warning (10230): Verilog HDL assignment warning at letter_map.sv(68): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 68
Warning (10230): Verilog HDL assignment warning at letter_map.sv(69): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 69
Warning (10230): Verilog HDL assignment warning at letter_map.sv(73): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 73
Warning (10230): Verilog HDL assignment warning at letter_map.sv(74): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 74
Warning (10230): Verilog HDL assignment warning at letter_map.sv(79): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 79
Warning (10230): Verilog HDL assignment warning at letter_map.sv(80): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 80
Warning (10230): Verilog HDL assignment warning at letter_map.sv(85): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 85
Warning (10230): Verilog HDL assignment warning at letter_map.sv(86): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 86
Warning (10230): Verilog HDL assignment warning at letter_map.sv(91): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 91
Warning (10230): Verilog HDL assignment warning at letter_map.sv(92): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 92
Warning (10230): Verilog HDL assignment warning at letter_map.sv(98): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 98
Warning (10230): Verilog HDL assignment warning at letter_map.sv(99): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 99
Warning (10230): Verilog HDL assignment warning at letter_map.sv(104): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 104
Warning (10230): Verilog HDL assignment warning at letter_map.sv(105): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 105
Warning (10230): Verilog HDL assignment warning at letter_map.sv(110): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 110
Warning (10230): Verilog HDL assignment warning at letter_map.sv(111): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 111
Warning (10230): Verilog HDL assignment warning at letter_map.sv(116): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 116
Warning (10230): Verilog HDL assignment warning at letter_map.sv(117): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 117
Warning (10230): Verilog HDL assignment warning at letter_map.sv(121): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 121
Warning (10230): Verilog HDL assignment warning at letter_map.sv(122): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 122
Warning (10230): Verilog HDL assignment warning at letter_map.sv(128): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 128
Warning (10230): Verilog HDL assignment warning at letter_map.sv(129): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 129
Warning (10230): Verilog HDL assignment warning at letter_map.sv(134): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 134
Warning (10230): Verilog HDL assignment warning at letter_map.sv(135): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 135
Warning (10230): Verilog HDL assignment warning at letter_map.sv(140): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 140
Warning (10230): Verilog HDL assignment warning at letter_map.sv(141): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 141
Warning (10230): Verilog HDL assignment warning at letter_map.sv(146): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 146
Warning (10230): Verilog HDL assignment warning at letter_map.sv(147): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 147
Warning (10230): Verilog HDL assignment warning at letter_map.sv(153): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 153
Warning (10230): Verilog HDL assignment warning at letter_map.sv(154): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 154
Warning (10230): Verilog HDL assignment warning at letter_map.sv(159): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 159
Warning (10230): Verilog HDL assignment warning at letter_map.sv(160): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 160
Warning (10230): Verilog HDL assignment warning at letter_map.sv(165): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 165
Warning (10230): Verilog HDL assignment warning at letter_map.sv(166): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 166
Warning (10230): Verilog HDL assignment warning at letter_map.sv(171): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 171
Warning (10230): Verilog HDL assignment warning at letter_map.sv(172): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 172
Warning (10230): Verilog HDL assignment warning at letter_map.sv(177): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 177
Warning (10230): Verilog HDL assignment warning at letter_map.sv(178): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 178
Warning (10230): Verilog HDL assignment warning at letter_map.sv(183): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 183
Warning (10230): Verilog HDL assignment warning at letter_map.sv(184): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 184
Warning (10230): Verilog HDL assignment warning at letter_map.sv(190): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 190
Warning (10230): Verilog HDL assignment warning at letter_map.sv(191): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 191
Warning (10230): Verilog HDL assignment warning at letter_map.sv(196): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 196
Warning (10230): Verilog HDL assignment warning at letter_map.sv(197): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 197
Warning (10230): Verilog HDL assignment warning at letter_map.sv(202): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 202
Warning (10230): Verilog HDL assignment warning at letter_map.sv(203): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 203
Warning (10230): Verilog HDL assignment warning at letter_map.sv(210): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 210
Warning (10230): Verilog HDL assignment warning at letter_map.sv(211): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 211
Warning (10230): Verilog HDL assignment warning at letter_map.sv(215): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 215
Warning (10230): Verilog HDL assignment warning at letter_map.sv(216): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 216
Warning (10230): Verilog HDL assignment warning at letter_map.sv(220): truncated value with size 32 to match size of target (11) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 220
Warning (10230): Verilog HDL assignment warning at letter_map.sv(221): truncated value with size 32 to match size of target (3) File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 221
Info (12128): Elaborating entity "font_rom" for hierarchy "isText:text|font_rom:FR" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/isText.sv Line: 17
Info (12128): Elaborating entity "Row" for hierarchy "Row:row21" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 219
Info (12128): Elaborating entity "write_mux" for hierarchy "write_mux:writemux" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 243
Info (12128): Elaborating entity "Block" for hierarchy "Block:block21" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 247
Info (12128): Elaborating entity "color_mapper" for hierarchy "color_mapper:color_instance" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 278
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex_inst_0" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 281
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.04.29.15:29:34 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/ip/sld2dead247/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Info (278001): Inferred 25 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "next_grid_mapper:ngmap|Mod0" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/aux_grid_mapper.sv Line: 38
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "next_grid_mapper:ngmap|Mod1" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/aux_grid_mapper.sv Line: 39
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "swap_block_mapper:sbmap|Div0" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/next_block_mapper.sv Line: 38
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "swap_block_mapper:sbmap|Div1" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/next_block_mapper.sv Line: 39
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "GameLogic:game|Mod0" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/GameLogic.sv Line: 199
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "isText:text|letter_map:lm|Div6" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 210
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "isText:text|letter_map:lm|Mod8" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 210
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "isText:text|letter_map:lm|Div2" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 58
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "isText:text|letter_map:lm|Mod2" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 58
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "isText:text|letter_map:lm|Div3" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 63
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "isText:text|letter_map:lm|Mod3" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 63
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "isText:text|letter_map:lm|Div4" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 68
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "isText:text|letter_map:lm|Mod4" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 68
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "isText:text|letter_map:lm|Mod5" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 73
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "isText:text|letter_map:lm|Div5" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 116
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "isText:text|letter_map:lm|Mod6" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 116
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "isText:text|letter_map:lm|Mod7" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 121
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "isText:text|letter_map:lm|Div1" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 53
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "isText:text|letter_map:lm|Mod1" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 53
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "isText:text|letter_map:lm|Div0" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 48
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "isText:text|letter_map:lm|Mod0" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 48
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "isText:text|letter_map:lm|Mod10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 220
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "isText:text|letter_map:lm|Div7" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 215
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "isText:text|letter_map:lm|Mod9" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 215
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "scoreKeeper:sk|Div0" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/scoreKeeper.sv Line: 39
Info (12130): Elaborated megafunction instantiation "next_grid_mapper:ngmap|lpm_divide:Mod0" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/aux_grid_mapper.sv Line: 38
Info (12133): Instantiated megafunction "next_grid_mapper:ngmap|lpm_divide:Mod0" with the following parameter: File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/aux_grid_mapper.sv Line: 38
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0bm.tdf
    Info (12023): Found entity 1: lpm_divide_0bm File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/lpm_divide_0bm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/sign_div_unsign_llh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf
    Info (12023): Found entity 1: alt_u_div_u6f File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_u6f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "swap_block_mapper:sbmap|lpm_divide:Div0" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/next_block_mapper.sv Line: 38
Info (12133): Instantiated megafunction "swap_block_mapper:sbmap|lpm_divide:Div0" with the following parameter: File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/next_block_mapper.sv Line: 38
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf
    Info (12023): Found entity 1: lpm_divide_tim File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/lpm_divide_tim.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "GameLogic:game|lpm_divide:Mod0" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/GameLogic.sv Line: 199
Info (12133): Instantiated megafunction "GameLogic:game|lpm_divide:Mod0" with the following parameter: File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/GameLogic.sv Line: 199
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf
    Info (12023): Found entity 1: lpm_divide_cqo File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/lpm_divide_cqo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/abs_divider_4dg.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_6af.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/lpm_abs_i0a.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "isText:text|letter_map:lm|lpm_divide:Div6" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 210
Info (12133): Instantiated megafunction "isText:text|letter_map:lm|lpm_divide:Div6" with the following parameter: File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 210
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf
    Info (12023): Found entity 1: lpm_divide_3jm File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/lpm_divide_3jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/sign_div_unsign_rlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_a7f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "isText:text|letter_map:lm|lpm_divide:Mod8" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 210
Info (12133): Instantiated megafunction "isText:text|letter_map:lm|lpm_divide:Mod8" with the following parameter: File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 210
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf
    Info (12023): Found entity 1: lpm_divide_3bm File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/lpm_divide_3bm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "isText:text|letter_map:lm|lpm_divide:Div2" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 58
Info (12133): Instantiated megafunction "isText:text|letter_map:lm|lpm_divide:Div2" with the following parameter: File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 58
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf
    Info (12023): Found entity 1: lpm_divide_dkm File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/lpm_divide_dkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/sign_div_unsign_5nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf
    Info (12023): Found entity 1: alt_u_div_u9f File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_u9f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "isText:text|letter_map:lm|lpm_divide:Div3" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 63
Info (12133): Instantiated megafunction "isText:text|letter_map:lm|lpm_divide:Div3" with the following parameter: File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 63
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "isText:text|letter_map:lm|lpm_divide:Div4" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 68
Info (12133): Instantiated megafunction "isText:text|letter_map:lm|lpm_divide:Div4" with the following parameter: File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 68
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf
    Info (12023): Found entity 1: lpm_divide_0jm File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/lpm_divide_0jm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "isText:text|letter_map:lm|lpm_divide:Mod5" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 73
Info (12133): Instantiated megafunction "isText:text|letter_map:lm|lpm_divide:Mod5" with the following parameter: File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 73
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "isText:text|letter_map:lm|lpm_divide:Div5" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 116
Info (12133): Instantiated megafunction "isText:text|letter_map:lm|lpm_divide:Div5" with the following parameter: File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 116
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "isText:text|letter_map:lm|lpm_divide:Div1" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 53
Info (12133): Instantiated megafunction "isText:text|letter_map:lm|lpm_divide:Div1" with the following parameter: File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 53
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/lpm_divide_hkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_7af.tdf
    Info (12023): Found entity 1: alt_u_div_7af File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_7af.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "isText:text|letter_map:lm|lpm_divide:Div0" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 48
Info (12133): Instantiated megafunction "isText:text|letter_map:lm|lpm_divide:Div0" with the following parameter: File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 48
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kkm.tdf
    Info (12023): Found entity 1: lpm_divide_kkm File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/lpm_divide_kkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_cnh File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/sign_div_unsign_cnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_caf.tdf
    Info (12023): Found entity 1: alt_u_div_caf File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_caf.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "scoreKeeper:sk|lpm_divide:Div0" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/scoreKeeper.sv Line: 39
Info (12133): Instantiated megafunction "scoreKeeper:sk|lpm_divide:Div0" with the following parameter: File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/scoreKeeper.sv Line: 39
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_p0p.tdf
    Info (12023): Found entity 1: lpm_divide_p0p File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/lpm_divide_p0p.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info (12023): Found entity 1: abs_divider_kbg File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/abs_divider_kbg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf
    Info (12023): Found entity 1: alt_u_div_67f File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_67f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf
    Info (12023): Found entity 1: lpm_abs_2v9 File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/lpm_abs_2v9.tdf Line: 24
Warning (12241): 25 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 93 buffer(s)
    Info (13016): Ignored 93 CARRY_SUM buffer(s)
Info (13000): Registers with preset signals will power-up high File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 18
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 24
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 43
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 104 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_31_result_int[0]~0" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 151
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 166
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 171
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 176
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 181
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 36
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 41
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 46
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 51
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 56
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 61
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 66
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 71
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 76
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 81
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 91
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 96
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 101
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 106
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 111
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 116
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 121
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 126
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 131
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 136
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 146
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 66
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 71
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 76
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 81
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 91
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 96
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 101
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 106
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 111
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 116
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 121
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 126
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 131
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 136
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 146
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_31_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 151
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod8|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 181
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod8|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 36
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod8|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 41
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod8|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 46
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod8|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 51
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod8|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 56
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod8|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 61
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod8|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 66
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod8|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 71
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod8|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 76
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod8|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 81
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod8|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 91
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod8|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 96
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod8|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 101
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod8|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 106
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod8|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 111
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod8|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 116
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod8|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 121
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod8|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 126
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod8|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 131
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod8|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 136
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod8|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 146
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod8|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_31_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 151
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 46
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 51
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 56
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 61
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 66
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 71
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 76
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 81
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 91
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 96
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 101
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 106
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 111
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 116
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 121
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 126
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 131
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 136
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 146
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_31_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 151
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 166
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 171
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 176
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 181
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 36
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 41
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 46
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 51
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 56
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 61
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 66
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 71
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 76
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 81
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 91
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 96
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 101
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 106
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 111
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 116
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 121
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 126
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 131
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 136
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 146
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_31_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 151
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 181
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 36
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 41
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 46
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 51
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 56
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 61
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 66
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 71
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 76
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 81
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 91
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 96
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 101
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 106
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 111
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 116
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 121
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 126
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 131
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 136
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 146
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_31_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 151
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 166
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 171
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 176
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 181
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 36
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 41
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 46
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 51
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 56
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 61
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 66
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 71
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 76
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 81
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 91
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 96
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 101
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 106
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 111
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 116
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 121
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 126
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 131
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 136
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 146
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_31_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 151
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 81
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 91
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 96
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 101
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 106
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 111
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 116
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 121
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 126
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 131
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 136
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 146
    Info (17048): Logic cell "isText:text|letter_map:lm|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_31_result_int[0]~10" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/db/alt_u_div_47f.tdf Line: 151
    Info (17048): Logic cell "isText:text|letter_map:lm|Add15~6" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/letter_map.sv Line: 73
Warning (20013): Ignored 27 assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 17
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 17
    Warning (15610): No output dependent on input pin "OTG_INT" File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.sv Line: 35
Info (21057): Implemented 25816 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 75 output pins
    Info (21060): Implemented 48 bidirectional pins
    Info (21061): Implemented 25537 logic cells
    Info (21064): Implemented 144 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 117 warnings
    Info: Peak virtual memory: 5376 megabytes
    Info: Processing ended: Mon Apr 29 15:31:14 2019
    Info: Elapsed time: 00:02:59
    Info: Total CPU time (on all processors): 00:03:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga-master/final/lab8.map.smsg.


