Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date             : Thu Apr 14 22:50:08 2016
| Host             : ubuntu running 64-bit Ubuntu 14.04.1 LTS
| Command          : 
| Design           : ex4_wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.261 |
| Dynamic (W)              | 0.161 |
| Device Static (W)        | 0.100 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 83.8  |
| Junction Temperature (C) | 26.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.012 |        3 |       --- |             --- |
| Slice Logic    |     0.018 |     3679 |       --- |             --- |
|   LUT as Logic |     0.017 |     2011 |     63400 |            3.17 |
|   Register     |    <0.001 |     1074 |    126800 |            0.85 |
|   CARRY4       |    <0.001 |       67 |     15850 |            0.42 |
|   F7/F8 Muxes  |    <0.001 |       68 |     63400 |            0.11 |
|   Others       |     0.000 |      180 |       --- |             --- |
| Signals        |     0.027 |     2879 |       --- |             --- |
| Block RAM      |     0.089 |     57.5 |       135 |           42.59 |
| I/O            |     0.015 |       24 |       210 |           11.43 |
| Static Power   |     0.100 |          |           |                 |
| Total          |     0.261 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.156 |       0.139 |      0.017 |
| Vccaux    |       1.800 |     0.019 |       0.001 |      0.018 |
| Vcco33    |       3.300 |     0.008 |       0.004 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.007 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| ex4_wrapper                             |     0.161 |
|   ex4_i                                 |     0.145 |
|     EightDisplayControl_0               |    <0.001 |
|       U0                                |    <0.001 |
|     ROM_Reader1_0                       |     0.009 |
|       U0                                |     0.009 |
|     blk_mem_gen_0                       |     0.090 |
|       U0                                |     0.090 |
|         inst_blk_mem_gen                |     0.090 |
|           gnativebmg.native_blk_mem_gen |     0.090 |
|             valid.cstr                  |     0.090 |
|               ramloop[0].ram.r          |     0.001 |
|                 prim_init.ram           |     0.001 |
|               ramloop[100].ram.r        |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[101].ram.r        |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[102].ram.r        |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[103].ram.r        |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[104].ram.r        |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[105].ram.r        |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[106].ram.r        |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[107].ram.r        |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[108].ram.r        |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[109].ram.r        |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[10].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[110].ram.r        |     0.001 |
|                 prim_init.ram           |     0.001 |
|               ramloop[111].ram.r        |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[112].ram.r        |     0.001 |
|                 prim_init.ram           |     0.001 |
|               ramloop[113].ram.r        |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[11].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[12].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[13].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[14].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[15].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[16].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[17].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[18].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[19].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[1].ram.r          |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[20].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[21].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[22].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[23].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[24].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[25].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[26].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[27].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[28].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[29].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[2].ram.r          |     0.001 |
|                 prim_init.ram           |     0.001 |
|               ramloop[30].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[31].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[32].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[33].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[34].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[35].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[36].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[37].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[38].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[39].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[3].ram.r          |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[40].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[41].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[42].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[43].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[44].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[45].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[46].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[47].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[48].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[49].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[4].ram.r          |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[50].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[51].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[52].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[53].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[54].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[55].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[56].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[57].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[58].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[59].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[5].ram.r          |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[60].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[61].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[62].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[63].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[64].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[65].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[66].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[67].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[68].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[69].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[6].ram.r          |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[70].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[71].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[72].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[73].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[74].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[75].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[76].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[77].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[78].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[79].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[7].ram.r          |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[80].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[81].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[82].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[83].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[84].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[85].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[86].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[87].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[88].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[89].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[8].ram.r          |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[90].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[91].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[92].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[93].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[94].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[95].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[96].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[97].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[98].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[99].ram.r         |     0.000 |
|                 prim_init.ram           |     0.000 |
|               ramloop[9].ram.r          |     0.000 |
|                 prim_init.ram           |     0.000 |
|     blk_mem_gen_1                       |     0.004 |
|       U0                                |     0.004 |
|         inst_blk_mem_gen                |     0.004 |
|           gnativebmg.native_blk_mem_gen |     0.004 |
|             valid.cstr                  |     0.004 |
|               ramloop[0].ram.r          |     0.004 |
|                 prim_init.ram           |     0.004 |
|     iterative_sorter_0                  |     0.040 |
|       U0                                |     0.040 |
|     smart_mux_0                         |     0.001 |
|       U0                                |     0.001 |
|     xlconstant_0                        |     0.000 |
|     xlslice_0                           |     0.000 |
|     xlslice_1                           |     0.000 |
|     xlslice_2                           |     0.000 |
|     xlslice_3                           |     0.000 |
+-----------------------------------------+-----------+


