// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright 2022 NXP
 */

#include <common.h>
#include <command.h>
#include <cpu_func.h>
#include <hang.h>
#include <image.h>
#include <init.h>
#include <log.h>
#include <spl.h>
#include <asm/global_data.h>
#include <asm/io.h>
#include <asm/arch/imx93_pins.h>
#include <asm/arch/clock.h>
#include <asm/arch/sys_proto.h>
#include <asm/mach-imx/boot_mode.h>
#include <asm/mach-imx/mxc_i2c.h>
#include <asm/arch-mx7ulp/gpio.h>
#include <asm/mach-imx/syscounter.h>
#include <asm/mach-imx/ele_api.h>
#include <dm/uclass.h>
#include <dm/device.h>
#include <dm/uclass-internal.h>
#include <dm/device-internal.h>
#include <linux/delay.h>
#include <asm/arch/clock.h>
#include <asm/arch/ccm_regs.h>
#include <asm/arch/ddr.h>
#include <power/pmic.h>
#include <power/pca9450.h>
#include <power/pf0900.h>
#include <asm/arch/trdc.h>
#include "./common/boardinfo.h"
#include "./common/som_variant.h"
#include "ddr_timings.h"
#include <serial.h>

DECLARE_GLOBAL_DATA_PTR;

static variant_record_t variants[] = {
		FEATURE_RECORD ("92N0A00E",
				REVISION_RECORD("20", SZ_512M, 0, lpddr4_512MiB_nanya_timing),
		),
		FEATURE_RECORD ("04N0A00I",
				REVISION_RECORD("20", SZ_1G, 0, lpddr4_1GiB_nanya_timing),
		),
		FEATURE_RECORD ("03N0A00E",
				REVISION_RECORD("20", SZ_1G, 0, lpddr4_1GiB_nanya_timing),
				REVISION_RECORD("21", SZ_1G, 0, lpddr4_1GiB_nanya_timing),
		),
		FEATURE_RECORD ("03N0A00I",
				REVISION_RECORD("20", SZ_1G, 0, lpddr4_1GiB_nanya_timing),
		),
		FEATURE_RECORD ("14N0A00I",
				REVISION_RECORD("20", SZ_1G, 0, lpddr4_2GiB_micron_timing),
        ),
		{ NULL },
};

board_info_t *binfo;

int spl_board_boot_device(enum boot_device boot_dev_spl)
{
#ifdef CONFIG_SPL_BOOTROM_SUPPORT
	return BOOT_DEVICE_BOOTROM;
#else
	switch (boot_dev_spl) {
	case SD1_BOOT:
	case MMC1_BOOT:
		return BOOT_DEVICE_MMC1;
	case SD2_BOOT:
	case MMC2_BOOT:
		return BOOT_DEVICE_MMC2;
	default:
		return BOOT_DEVICE_NONE;
	}
#endif
}

void spl_board_init(void)
{
	int ret;

	puts("Normal Boot\n");

	ret = ahab_start_rng();
	if (ret)
		printf("Fail to start RNG: %d\n", ret);
}

static int spl_dram_init(const dram_config_t *cfg)
{
	struct bd_info *bd = gd->bd;
	int idx;

	bd->bi_dram[0].start = CFG_SYS_SDRAM_BASE;
	bd->bi_dram[0].size = cfg->size[0];
	bd->bi_dram[1].start = 0;
	bd->bi_dram[1].size = cfg->size[1];

	for (idx = 0; idx < CONFIG_NR_DRAM_BANKS; idx++)
		gd->ram_size += cfg->size[idx];

	return ddr_init(cfg->timing);
}

static int read_string(char* buff, int buff_len)
{
	int idx = 0;

	while (idx < buff_len) {
		buff[idx] = serial_getc();
		putc(buff[idx]);
		if (buff[idx] == '\r' || buff[idx] == '\n' || buff[idx] == ' ')
			break;
		idx++;
	}

	buff[idx] = '\0';

	return idx;
}

typedef struct variant_key {
	char	feature[BI_FEATURE_LEN + 1];
	char	revision[BI_REVISION_LEN + 1];
} t_variant_key;

static int readin_variant_key(t_variant_key *key)
{
	int ret;

	printf("Enter feature key for basic board initialization and hit <enter>.\n");
	printf("feature? > ");

	ret = read_string(key->feature, sizeof(key->feature));
	if (ret == 0)
		return -EINVAL;

	printf("\n");

	printf("Enter revision key for basic board initialization and hit <enter>.\n");
	printf("revision? > ");

	ret = read_string(key->revision, sizeof(key->revision));
	if (ret == 0)
		return -EINVAL;

	printf("\n");

	return 0;
}

#if CONFIG_IS_ENABLED(DM_PMIC_PF0900)
int power_init_board(void)
{
	struct udevice *dev;
	int ret;
	unsigned int sw_val;

	ret = pmic_get("pmic@8", &dev);
	if (ret != 0) {
		puts("ERROR: Get PMIC PF0900 failed!\n");
		return ret;
	}
	puts("PMIC: PF0900\n");
	if (is_voltage_mode(VOLT_LOW_DRIVE)) {
		sw_val = 0x39; /* 0.8v for Low drive mode */
		printf("PMIC: Low Drive Voltage Mode\n");
	} else if (is_voltage_mode(VOLT_NOMINAL_DRIVE)) {
		sw_val = 0x41; /* 0.85v for Nominal drive mode */
		printf("PMIC: Nominal Voltage Mode\n");
	} else {
		sw_val = 0x49; /* 0.9v for Over drive mode */
		printf("PMIC: Over Drive Voltage Mode\n");
	}

	ret = pmic_reg_read(dev, PF0900_REG_SW1_VRUN);
	if (ret < 0)
		return ret;

	sw_val = (sw_val & SW_VRUN_MASK) | (ret & ~SW_VRUN_MASK);
	ret = pmic_reg_write(dev, PF0900_REG_SW1_VRUN, sw_val);
	if (ret != 0)
		return ret;

	ret = pmic_reg_read(dev, PF0900_REG_SW1_VSTBY);
	if (ret < 0)
		return ret;

	/* set standby voltage to 0.65v */
	sw_val = 0x21;
	sw_val = (sw_val & SW_STBY_MASK) | (ret & ~SW_STBY_MASK);
	ret = pmic_reg_write(dev, PF0900_REG_SW1_VSTBY, sw_val);
	if (ret != 0)
		return ret;

	ret = pmic_reg_read(dev, PF0900_REG_GPO_CTRL);
	if (ret < 0)
		return ret;

	/* I2C_LT_EN*/
	sw_val = 0x40;
	sw_val = (sw_val & GPO3_RUN_MASK) | (ret & ~GPO3_RUN_MASK);
	ret = pmic_reg_write(dev, PF0900_REG_GPO_CTRL, sw_val);
	if (ret != 0)
		return ret;

	ret = pmic_reg_read(dev, PF0900_REG_SYS_CFG1);
	if (ret < 0)
		return ret;
	/*disable stby xrst*/
	sw_val = 0x0;
	sw_val = (sw_val & XRST_STBY_EN_MASK) | (ret & ~XRST_STBY_EN_MASK);
	ret = pmic_reg_write(dev, PF0900_REG_SYS_CFG1, sw_val);
	if (ret != 0)
		return ret;
	return 0;
}
#endif

#if CONFIG_IS_ENABLED(DM_PMIC_PCA9450)
int power_init_board(void)
{
	struct udevice *dev;
	int ret;
	unsigned int val = 0, buck_val;

	ret = pmic_get("pmic@25", &dev);
	if (ret != 0) {
		puts("ERROR: Get PMIC PCA9451A failed!\n");
		return ret;
	}
	puts("PMIC: PCA9451A\n");
	/* BUCKxOUT_DVS0/1 control BUCK123 output */
	pmic_reg_write(dev, PCA9450_BUCK123_DVS, 0x29);

	/* enable DVS control through PMIC_STBY_REQ */
	pmic_reg_write(dev, PCA9450_BUCK1CTRL, 0x59);

	ret = pmic_reg_read(dev, PCA9450_PWR_CTRL);
	if (ret < 0)
		return ret;
	else
		val = ret;

	if (is_voltage_mode(VOLT_LOW_DRIVE)) {
		buck_val = 0x0c; /* 0.8v for Low drive mode */
		printf("PMIC: Low Drive Voltage Mode\n");
	} else if (is_voltage_mode(VOLT_NOMINAL_DRIVE)) {
		buck_val = 0x10; /* 0.85v for Nominal drive mode */
		printf("PMIC: Nominal Voltage Mode\n");
	} else {
		buck_val = 0x14; /* 0.9v for Over drive mode */
		printf("PMIC: Over Drive Voltage Mode\n");
	}

	if (val & PCA9450_REG_PWRCTRL_TOFF_DEB) {
		pmic_reg_write(dev, PCA9450_BUCK1OUT_DVS0, buck_val);
		pmic_reg_write(dev, PCA9450_BUCK3OUT_DVS0, buck_val);
	} else {
		pmic_reg_write(dev, PCA9450_BUCK1OUT_DVS0, buck_val + 0x4);
		pmic_reg_write(dev, PCA9450_BUCK3OUT_DVS0, buck_val + 0x4);
	}

	if (IS_ENABLED(CONFIG_IMX93_EVK_LPDDR4)) {
		/* Set VDDQ to 1.1V from buck2 */
		pmic_reg_write(dev, PCA9450_BUCK2OUT_DVS0, 0x28);
	}

	/* set standby voltage to 0.65v */
	if (val & PCA9450_REG_PWRCTRL_TOFF_DEB)
		pmic_reg_write(dev, PCA9450_BUCK1OUT_DVS1, 0x0);
	else
		pmic_reg_write(dev, PCA9450_BUCK1OUT_DVS1, 0x4);

	/* I2C_LT_EN*/
	pmic_reg_write(dev, 0xa, 0x3);
	return 0;
}
#endif

static void spl_reset_board(void)
{
	reset_cpu();
}

extern int imx9_probe_mu(void *ctx, struct event *event);
void board_init_f(ulong dummy)
{
	t_variant_key key;
	const revision_record_t *rev;
	int ret;
	bool input_binfo = false;

	/* Clear the BSS. */
	memset(__bss_start, 0, __bss_end - __bss_start);

	timer_init();

	arch_cpu_init();

	board_early_init_f();

	spl_early_init();

	spl_set_bd();

	preloader_console_init();

	ret = imx9_probe_mu(NULL, NULL);
	if (ret) {
		printf("Fail to init ELE API\n");
	} else {
		printf("SOC: 0x%x\n", gd->arch.soc_rev);
		printf("LC: 0x%x\n", gd->arch.lifecycle);
	}

	clock_init_late();

	power_init_board();

	if (!is_voltage_mode(VOLT_LOW_DRIVE))
		set_arm_core_max_clk();

	/* Init power of mix */
	soc_power_init();

	/* Setup TRDC for DDR access */
	trdc_init();

	binfo = bi_read();
	if (binfo == NULL) {
		printf("Warning: failed to initialize boardinfo!\n");

		binfo = bi_alloc();

		input_binfo = true;
	}
	else {
		rev = find_revision_record(variants, bi_get_feature(binfo), bi_get_revision(binfo));
		if (rev == NULL) {
			printf("Warning: the content of the ID-EEPROM indicates \n"
					"   a module variant that is not supported by the software used!\n");
			printf("The current content is: \n");
			bi_print(binfo);

			printf("If the feature and revision keys should now be overwritten \n"
					"   with new contents press <o|O>? \n");

			while (true) {
				char ch = serial_getc();

				if (ch == 'o' || ch == 'O')
					break;

				hang();
			}

			input_binfo = true;
		}
	}

	if (input_binfo) {
		while (true) {
			print_variants(variants);
			if (readin_variant_key(&key) == 0) {
				rev = find_revision_record(variants, key.feature, key.revision);
				if (rev) {
					bi_set_feature(binfo, key.feature);
					bi_set_revision(binfo, key.revision);
					if (bi_save(binfo)) {
						printf("Error: the variant information could not be saved!\n");
					}
					else
						break;
				}
			}
		}
	}

	bi_inc_boot_count(binfo);
	bi_print(binfo);

	/* DDR initialization */
	ret = spl_dram_init(&rev->dram_cfg);
	if (ret != 0) {
		printf("Error: failed to initialize DRAM, reset system!\n");
		spl_reset_board();
		hang();
	}

	/* Put M33 into CPUWAIT for following kick */
	ret = m33_prepare();
	if (!ret)
		printf("M33 prepare ok\n");

	board_init_r(NULL, 0);
}

#ifdef CONFIG_ANDROID_SUPPORT
int board_get_emmc_id(void) {
	return 0;
}
#endif
