// Seed: 3890986244
module module_0 (
    input wor id_0,
    output wor id_1,
    input supply1 id_2,
    input wand id_3,
    input tri id_4,
    output tri1 id_5,
    input supply0 id_6,
    input tri0 id_7,
    input tri id_8,
    output tri1 id_9
);
  parameter id_11 = -1 >= 1 * 1;
  wire id_12;
  assign module_1.id_7 = 0;
  logic id_13;
  ;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input wor id_2,
    input supply1 id_3,
    input wire id_4,
    input wire id_5,
    output wand id_6,
    output supply0 id_7,
    input uwire id_8,
    input wire id_9,
    input wand id_10,
    input tri0 id_11,
    input supply1 id_12,
    inout supply1 id_13
);
  assign id_7 = id_3 ^ 1;
  xor primCall (id_6, id_10, id_9, id_5, id_1, id_4, id_0, id_11, id_8, id_12, id_13);
  module_0 modCall_1 (
      id_8,
      id_13,
      id_12,
      id_9,
      id_5,
      id_13,
      id_13,
      id_13,
      id_4,
      id_6
  );
endmodule
