{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1537546663319 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537546663321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 21 11:17:43 2018 " "Processing started: Fri Sep 21 11:17:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537546663321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537546663321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica2 -c practica2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica2 -c practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537546663321 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1537546663560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1537546663561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2_to_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_2_to_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_2_to_4-function_table " "Found design unit 1: decoder_2_to_4-function_table" {  } { { "decoder_2_to_4.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/decoder_2_to_4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537546679179 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_2_to_4 " "Found entity 1: decoder_2_to_4" {  } { { "decoder_2_to_4.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/decoder_2_to_4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537546679179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537546679179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont2-Behavioral " "Found design unit 1: cont2-Behavioral" {  } { { "cont2.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/cont2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537546679180 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont2 " "Found entity 1: cont2" {  } { { "cont2.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/cont2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537546679180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537546679180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_freq-Behavioral " "Found design unit 1: div_freq-Behavioral" {  } { { "div_freq.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/div_freq.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537546679181 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "div_freq.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/div_freq.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537546679181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537546679181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 practica2 " "Found entity 1: practica2" {  } { { "practica2.bdf" "" { Schematic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/practica2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537546679182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537546679182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_to_1-function_table " "Found design unit 1: mux_4_to_1-function_table" {  } { { "mux_4_to_1.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/mux_4_to_1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537546679182 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4_to_1 " "Found entity 1: mux_4_to_1" {  } { { "mux_4_to_1.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/mux_4_to_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537546679182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537546679182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7_segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_7_segment-led_table " "Found design unit 1: bcd_to_7_segment-led_table" {  } { { "bcd_to_7_segment.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/bcd_to_7_segment.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537546679183 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7_segment " "Found entity 1: bcd_to_7_segment" {  } { { "bcd_to_7_segment.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/bcd_to_7_segment.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537546679183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537546679183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 practica3-bdf_type " "Found design unit 1: practica3-bdf_type" {  } { { "practica3.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/practica3.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537546679184 ""} { "Info" "ISGN_ENTITY_NAME" "1 practica3 " "Found entity 1: practica3" {  } { { "practica3.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/practica3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537546679184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537546679184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arithmetic_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmetic_circuit-table " "Found design unit 1: arithmetic_circuit-table" {  } { { "arithmetic_circuit.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/arithmetic_circuit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537546679185 ""} { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_circuit " "Found entity 1: arithmetic_circuit" {  } { { "arithmetic_circuit.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/arithmetic_circuit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537546679185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537546679185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd-logic " "Found design unit 1: binary_to_bcd-logic" {  } { { "binary_to_bcd.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/binary_to_bcd.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537546679186 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd " "Found entity 1: binary_to_bcd" {  } { { "binary_to_bcd.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/binary_to_bcd.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537546679186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537546679186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd_digit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_to_bcd_digit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd_digit-logic " "Found design unit 1: binary_to_bcd_digit-logic" {  } { { "binary_to_bcd_digit.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/binary_to_bcd_digit.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537546679186 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd_digit " "Found entity 1: binary_to_bcd_digit" {  } { { "binary_to_bcd_digit.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/binary_to_bcd_digit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537546679186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537546679186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "practica3 " "Elaborating entity \"practica3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1537546679254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "practica2 practica2:b2v_inst_practica2 " "Elaborating entity \"practica2\" for hierarchy \"practica2:b2v_inst_practica2\"" {  } { { "practica3.vhd" "b2v_inst_practica2" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/practica3.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537546679257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2_to_4 practica2:b2v_inst_practica2\|decoder_2_to_4:inst4 " "Elaborating entity \"decoder_2_to_4\" for hierarchy \"practica2:b2v_inst_practica2\|decoder_2_to_4:inst4\"" {  } { { "practica2.bdf" "inst4" { Schematic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/practica2.bdf" { { 360 312 448 472 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537546679258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont2 practica2:b2v_inst_practica2\|cont2:inst3 " "Elaborating entity \"cont2\" for hierarchy \"practica2:b2v_inst_practica2\|cont2:inst3\"" {  } { { "practica2.bdf" "inst3" { Schematic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/practica2.bdf" { { 216 128 280 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537546679259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq practica2:b2v_inst_practica2\|div_freq:inst2 " "Elaborating entity \"div_freq\" for hierarchy \"practica2:b2v_inst_practica2\|div_freq:inst2\"" {  } { { "practica2.bdf" "inst2" { Schematic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/practica2.bdf" { { 216 -96 56 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537546679260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_7_segment practica2:b2v_inst_practica2\|bcd_to_7_segment:inst5 " "Elaborating entity \"bcd_to_7_segment\" for hierarchy \"practica2:b2v_inst_practica2\|bcd_to_7_segment:inst5\"" {  } { { "practica2.bdf" "inst5" { Schematic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/practica2.bdf" { { 176 592 736 352 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537546679262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_to_1 practica2:b2v_inst_practica2\|mux_4_to_1:inst " "Elaborating entity \"mux_4_to_1\" for hierarchy \"practica2:b2v_inst_practica2\|mux_4_to_1:inst\"" {  } { { "practica2.bdf" "inst" { Schematic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/practica2.bdf" { { 176 392 552 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537546679262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_circuit arithmetic_circuit:b2v_instac " "Elaborating entity \"arithmetic_circuit\" for hierarchy \"arithmetic_circuit:b2v_instac\"" {  } { { "practica3.vhd" "b2v_instac" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/practica3.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537546679263 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C_out arithmetic_circuit.vhd(12) " "VHDL Signal Declaration warning at arithmetic_circuit.vhd(12): used implicit default value for signal \"C_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "arithmetic_circuit.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/arithmetic_circuit.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1537546679264 "|practica3|arithmetic_circuit:b2v_instac"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "INS arithmetic_circuit.vhd(18) " "VHDL Signal Declaration warning at arithmetic_circuit.vhd(18): used explicit default value for signal \"INS\" because signal was never assigned a value" {  } { { "arithmetic_circuit.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/arithmetic_circuit.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1537546679265 "|practica3|arithmetic_circuit:b2v_instac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_bcd binary_to_bcd:stbin " "Elaborating entity \"binary_to_bcd\" for hierarchy \"binary_to_bcd:stbin\"" {  } { { "practica3.vhd" "stbin" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/practica3.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537546679265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_bcd_digit binary_to_bcd:stbin\|binary_to_bcd_digit:\\bcd_digits:1:digit_0 " "Elaborating entity \"binary_to_bcd_digit\" for hierarchy \"binary_to_bcd:stbin\|binary_to_bcd_digit:\\bcd_digits:1:digit_0\"" {  } { { "binary_to_bcd.vhd" "\\bcd_digits:1:digit_0" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/binary_to_bcd.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537546679266 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "C_out GND " "Pin \"C_out\" is stuck at GND" {  } { { "practica3.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/practica3.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537546679930 "|practica3|C_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1537546679930 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1537546680033 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1537546680736 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537546680736 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "245 " "Implemented 245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1537546680801 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1537546680801 ""} { "Info" "ICUT_CUT_TM_LCELLS" "210 " "Implemented 210 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1537546680801 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1537546680801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "972 " "Peak virtual memory: 972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537546680809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 21 11:18:00 2018 " "Processing ended: Fri Sep 21 11:18:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537546680809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537546680809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537546680809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1537546680809 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1537546681960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537546681961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 21 11:18:01 2018 " "Processing started: Fri Sep 21 11:18:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537546681961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1537546681961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off practica2 -c practica2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off practica2 -c practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1537546681961 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1537546682016 ""}
{ "Info" "0" "" "Project  = practica2" {  } {  } 0 0 "Project  = practica2" 0 0 "Fitter" 0 0 1537546682017 ""}
{ "Info" "0" "" "Revision = practica2" {  } {  } 0 0 "Revision = practica2" 0 0 "Fitter" 0 0 1537546682018 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1537546682086 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1537546682086 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "practica2 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"practica2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1537546682093 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1537546682167 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1537546682167 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1537546682350 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1537546682356 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1537546682440 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1537546682440 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1537546682440 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1537546682440 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1537546682446 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1537546682446 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1537546682446 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1537546682446 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1537546682446 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1537546682446 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1537546682448 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 35 " "No exact pin location assignment(s) for 34 pins of 35 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1537546682843 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "practica2.sdc " "Synopsys Design Constraints File file not found: 'practica2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1537546683070 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1537546683071 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1537546683076 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1537546683076 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1537546683077 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1537546683123 ""}  } { { "practica3.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/practica3.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1537546683123 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "practica2:b2v_inst_practica2\|div_freq:inst2\|temporal  " "Automatically promoted node practica2:b2v_inst_practica2\|div_freq:inst2\|temporal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1537546683123 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "practica2:b2v_inst_practica2\|div_freq:inst2\|temporal~0 " "Destination node practica2:b2v_inst_practica2\|div_freq:inst2\|temporal~0" {  } { { "div_freq.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/div_freq.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1537546683123 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1537546683123 ""}  } { { "div_freq.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/div_freq.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1537546683123 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1537546683355 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1537546683356 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1537546683356 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1537546683358 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1537546683359 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1537546683360 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1537546683360 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1537546683361 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1537546683361 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1537546683361 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1537546683361 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 2.5V 19 15 0 " "Number of I/O pins in group: 34 (unused VREF, 2.5V VCCIO, 19 input, 15 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1537546683364 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1537546683364 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1537546683364 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1537546683365 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1537546683365 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1537546683365 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1537546683365 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1537546683365 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1537546683365 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1537546683365 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1537546683365 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1537546683365 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1537546683365 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd_to_7\[0\] " "Node \"bcd_to_7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bcd_to_7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1537546683535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd_to_7\[1\] " "Node \"bcd_to_7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bcd_to_7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1537546683535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd_to_7\[2\] " "Node \"bcd_to_7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bcd_to_7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1537546683535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd_to_7\[3\] " "Node \"bcd_to_7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bcd_to_7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1537546683535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd_to_7\[4\] " "Node \"bcd_to_7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bcd_to_7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1537546683535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd_to_7\[5\] " "Node \"bcd_to_7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bcd_to_7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1537546683535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd_to_7\[6\] " "Node \"bcd_to_7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bcd_to_7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1537546683535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dip_1\[0\] " "Node \"dip_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dip_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1537546683535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dip_1\[1\] " "Node \"dip_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dip_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1537546683535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dip_1\[2\] " "Node \"dip_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dip_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1537546683535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dip_1\[3\] " "Node \"dip_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dip_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1537546683535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dip_2\[0\] " "Node \"dip_2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dip_2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1537546683535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dip_2\[1\] " "Node \"dip_2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dip_2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1537546683535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dip_2\[2\] " "Node \"dip_2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dip_2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1537546683535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dip_2\[3\] " "Node \"dip_2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dip_2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1537546683535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dip_3\[0\] " "Node \"dip_3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dip_3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1537546683535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dip_3\[1\] " "Node \"dip_3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dip_3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1537546683535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dip_3\[2\] " "Node \"dip_3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dip_3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1537546683535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dip_3\[3\] " "Node \"dip_3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dip_3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1537546683535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dip_4\[0\] " "Node \"dip_4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dip_4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1537546683535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dip_4\[1\] " "Node \"dip_4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dip_4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1537546683535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dip_4\[2\] " "Node \"dip_4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dip_4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1537546683535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dip_4\[3\] " "Node \"dip_4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dip_4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1537546683535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_1 " "Node \"led_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1537546683535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_2 " "Node \"led_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1537546683535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_3 " "Node \"led_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1537546683535 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_4 " "Node \"led_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1537546683535 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1537546683535 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1537546683537 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1537546683541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1537546684554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1537546684642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1537546684663 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1537546686118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1537546686118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1537546686504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X10_Y0 X20_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X10_Y0 to location X20_Y10" {  } { { "loc" "" { Generic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X10_Y0 to location X20_Y10"} { { 12 { 0 ""} 10 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1537546687769 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1537546687769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1537546688454 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1537546688454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1537546688456 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1537546688603 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1537546688612 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1537546688825 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1537546688826 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1537546689014 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1537546689447 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1537546689737 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/output_files/practica2.fit.smsg " "Generated suppressed messages file /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/output_files/practica2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1537546689802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 34 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1175 " "Peak virtual memory: 1175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537546690076 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 21 11:18:10 2018 " "Processing ended: Fri Sep 21 11:18:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537546690076 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537546690076 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537546690076 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1537546690076 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1537546691368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537546691370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 21 11:18:11 2018 " "Processing started: Fri Sep 21 11:18:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537546691370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1537546691370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off practica2 -c practica2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off practica2 -c practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1537546691370 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1537546691609 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1537546692362 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1537546692394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "818 " "Peak virtual memory: 818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537546692501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 21 11:18:12 2018 " "Processing ended: Fri Sep 21 11:18:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537546692501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537546692501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537546692501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1537546692501 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1537546692646 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1537546693577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537546693578 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 21 11:18:13 2018 " "Processing started: Fri Sep 21 11:18:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537546693578 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546693578 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta practica2 -c practica2 " "Command: quartus_sta practica2 -c practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546693578 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1537546693636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546693737 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546693737 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546693818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546693818 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "practica2.sdc " "Synopsys Design Constraints File file not found: 'practica2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546694085 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546694085 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1537546694087 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name practica2:b2v_inst_practica2\|div_freq:inst2\|temporal practica2:b2v_inst_practica2\|div_freq:inst2\|temporal " "create_clock -period 1.000 -name practica2:b2v_inst_practica2\|div_freq:inst2\|temporal practica2:b2v_inst_practica2\|div_freq:inst2\|temporal" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1537546694087 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546694087 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546694089 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546694090 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1537546694091 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1537546694096 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1537546694112 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546694112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.495 " "Worst-case setup slack is -2.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.495             -81.626 clk  " "   -2.495             -81.626 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal  " "    0.193               0.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546694113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 clk  " "    0.344               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal  " "    0.359               0.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546694114 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546694116 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546694116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -78.000 clk  " "   -3.000             -78.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal  " "   -1.000              -2.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546694117 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1537546694154 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546694186 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546694612 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546694652 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1537546694656 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546694656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.191 " "Worst-case setup slack is -2.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.191             -65.392 clk  " "   -2.191             -65.392 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal  " "    0.275               0.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546694657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 clk  " "    0.299               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal  " "    0.313               0.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546694661 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546694662 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546694664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -78.000 clk  " "   -3.000             -78.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal  " "   -1.000              -2.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546694665 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1537546694699 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546694783 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1537546694784 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546694784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.993 " "Worst-case setup slack is -0.993" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.993             -16.699 clk  " "   -0.993             -16.699 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.551               0.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal  " "    0.551               0.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546694786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clk  " "    0.179               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal  " "    0.188               0.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546694788 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546694790 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546694792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -82.159 clk  " "   -3.000             -82.159 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal  " "   -1.000              -2.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537546694794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546694794 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546695238 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546695240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "833 " "Peak virtual memory: 833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537546695290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 21 11:18:15 2018 " "Processing ended: Fri Sep 21 11:18:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537546695290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537546695290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537546695290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546695290 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537546696561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537546696562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 21 11:18:16 2018 " "Processing started: Fri Sep 21 11:18:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537546696562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1537546696562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off practica2 -c practica2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off practica2 -c practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1537546696563 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1537546696866 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "practica2_6_1200mv_85c_slow.vo /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/simulation/modelsim/ simulation " "Generated file practica2_6_1200mv_85c_slow.vo in folder \"/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1537546697051 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "practica2_6_1200mv_0c_slow.vo /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/simulation/modelsim/ simulation " "Generated file practica2_6_1200mv_0c_slow.vo in folder \"/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1537546697109 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "practica2_min_1200mv_0c_fast.vo /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/simulation/modelsim/ simulation " "Generated file practica2_min_1200mv_0c_fast.vo in folder \"/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1537546697171 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "practica2.vo /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/simulation/modelsim/ simulation " "Generated file practica2.vo in folder \"/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1537546697330 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "practica2_6_1200mv_85c_v_slow.sdo /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/simulation/modelsim/ simulation " "Generated file practica2_6_1200mv_85c_v_slow.sdo in folder \"/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1537546697374 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "practica2_6_1200mv_0c_v_slow.sdo /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/simulation/modelsim/ simulation " "Generated file practica2_6_1200mv_0c_v_slow.sdo in folder \"/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1537546697414 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "practica2_min_1200mv_0c_v_fast.sdo /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/simulation/modelsim/ simulation " "Generated file practica2_min_1200mv_0c_v_fast.sdo in folder \"/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1537546697455 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "practica2_v.sdo /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/simulation/modelsim/ simulation " "Generated file practica2_v.sdo in folder \"/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1537546697497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1059 " "Peak virtual memory: 1059 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537546697528 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 21 11:18:17 2018 " "Processing ended: Fri Sep 21 11:18:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537546697528 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537546697528 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537546697528 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1537546697528 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 46 s " "Quartus Prime Full Compilation was successful. 0 errors, 46 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1537546697670 ""}
