<stg><name>winograd</name>


<trans_list>

<trans id="436" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="65" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:0 %out_y_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_y

]]></Node>
<StgValue><ssdm name="out_y_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:1 %in_d_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in_d

]]></Node>
<StgValue><ssdm name="in_d_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %in_g_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in_g

]]></Node>
<StgValue><ssdm name="in_g_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %p_loc11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc11"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %p_loc10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc10"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %p_loc9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc9"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %p_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %d_11_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_11_load_loc"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %d_10_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_10_load_loc"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %d_9_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_9_load_loc"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %d_8_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_8_load_loc"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %d_7_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_7_load_loc"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %d_6_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_6_load_loc"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %d_5_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_5_load_loc"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %d_4_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_4_load_loc"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:15 %d_3_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_3_load_loc"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:16 %d_2_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_2_load_loc"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:17 %d_1_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_1_load_loc"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
entry:18 %d_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_load_loc"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
entry:19 %g_8_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="g_8_load_loc"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
entry:20 %g_7_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="g_7_load_loc"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
entry:21 %g_6_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="g_6_load_loc"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
entry:22 %g_5_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="g_5_load_loc"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
entry:23 %g_4_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="g_4_load_loc"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
entry:24 %g_3_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="g_3_load_loc"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
entry:25 %g_2_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="g_2_load_loc"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
entry:26 %g_1_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="g_1_load_loc"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
entry:27 %g_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="g_load_loc"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:38 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %in_g_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:52 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %in_d_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:139 %trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out_y_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="62">
<![CDATA[
entry:140 %sext_ln127 = sext i62 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln127"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:141 %gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln127

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="62">
<![CDATA[
entry:39 %sext_ln34 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln34"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:40 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln34

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:41 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 9

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="101" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:41 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 9

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="102" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:41 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 9

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="103" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:41 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 9

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="104" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:41 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 9

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="105" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:41 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 9

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="106" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:41 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 9

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="107" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:41 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 9

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="108" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="0">
<![CDATA[
entry:42 %call_ln34 = call void @winograd_Pipeline_read_g, i32 %gmem, i62 %trunc_ln, i32 %g_load_loc, i32 %g_1_load_loc, i32 %g_2_load_loc, i32 %g_3_load_loc, i32 %g_4_load_loc, i32 %g_5_load_loc, i32 %g_6_load_loc, i32 %g_7_load_loc, i32 %g_8_load_loc

]]></Node>
<StgValue><ssdm name="call_ln34"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="109" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="0">
<![CDATA[
entry:42 %call_ln34 = call void @winograd_Pipeline_read_g, i32 %gmem, i62 %trunc_ln, i32 %g_load_loc, i32 %g_1_load_loc, i32 %g_2_load_loc, i32 %g_3_load_loc, i32 %g_4_load_loc, i32 %g_5_load_loc, i32 %g_6_load_loc, i32 %g_7_load_loc, i32 %g_8_load_loc

]]></Node>
<StgValue><ssdm name="call_ln34"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:43 %g_load = load i32 %g_load_loc

]]></Node>
<StgValue><ssdm name="g_load"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:44 %g_1_load = load i32 %g_1_load_loc

]]></Node>
<StgValue><ssdm name="g_1_load"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:46 %g_3_load = load i32 %g_3_load_loc

]]></Node>
<StgValue><ssdm name="g_3_load"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:47 %g_4_load = load i32 %g_4_load_loc

]]></Node>
<StgValue><ssdm name="g_4_load"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="62">
<![CDATA[
entry:53 %sext_ln45 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln45"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:54 %gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln45

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:55 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 16

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:69 %add_1 = fadd i32 %g_load, i32 %g_1_load

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:72 %add_1_1 = fadd i32 %g_3_load, i32 %g_4_load

]]></Node>
<StgValue><ssdm name="add_1_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="119" st_id="13" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:55 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 16

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:69 %add_1 = fadd i32 %g_load, i32 %g_1_load

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:72 %add_1_1 = fadd i32 %g_3_load, i32 %g_4_load

]]></Node>
<StgValue><ssdm name="add_1_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="122" st_id="14" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:55 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 16

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:69 %add_1 = fadd i32 %g_load, i32 %g_1_load

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:72 %add_1_1 = fadd i32 %g_3_load, i32 %g_4_load

]]></Node>
<StgValue><ssdm name="add_1_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="125" st_id="15" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:55 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 16

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="126" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:69 %add_1 = fadd i32 %g_load, i32 %g_1_load

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="127" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:72 %add_1_1 = fadd i32 %g_3_load, i32 %g_4_load

]]></Node>
<StgValue><ssdm name="add_1_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="128" st_id="16" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:55 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 16

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:69 %add_1 = fadd i32 %g_load, i32 %g_1_load

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:72 %add_1_1 = fadd i32 %g_3_load, i32 %g_4_load

]]></Node>
<StgValue><ssdm name="add_1_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="131" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:45 %g_2_load = load i32 %g_2_load_loc

]]></Node>
<StgValue><ssdm name="g_2_load"/></StgValue>
</operation>

<operation id="132" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:48 %g_5_load = load i32 %g_5_load_loc

]]></Node>
<StgValue><ssdm name="g_5_load"/></StgValue>
</operation>

<operation id="133" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:49 %g_6_load = load i32 %g_6_load_loc

]]></Node>
<StgValue><ssdm name="g_6_load"/></StgValue>
</operation>

<operation id="134" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:50 %g_7_load = load i32 %g_7_load_loc

]]></Node>
<StgValue><ssdm name="g_7_load"/></StgValue>
</operation>

<operation id="135" st_id="17" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:55 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 16

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="136" st_id="17" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:70 %add59_1 = fadd i32 %add_1, i32 %g_2_load

]]></Node>
<StgValue><ssdm name="add59_1"/></StgValue>
</operation>

<operation id="137" st_id="17" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:73 %add59_1_1 = fadd i32 %add_1_1, i32 %g_5_load

]]></Node>
<StgValue><ssdm name="add59_1_1"/></StgValue>
</operation>

<operation id="138" st_id="17" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:75 %add_1_2 = fadd i32 %g_6_load, i32 %g_7_load

]]></Node>
<StgValue><ssdm name="add_1_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="139" st_id="18" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:55 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 16

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="140" st_id="18" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:70 %add59_1 = fadd i32 %add_1, i32 %g_2_load

]]></Node>
<StgValue><ssdm name="add59_1"/></StgValue>
</operation>

<operation id="141" st_id="18" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:73 %add59_1_1 = fadd i32 %add_1_1, i32 %g_5_load

]]></Node>
<StgValue><ssdm name="add59_1_1"/></StgValue>
</operation>

<operation id="142" st_id="18" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:75 %add_1_2 = fadd i32 %g_6_load, i32 %g_7_load

]]></Node>
<StgValue><ssdm name="add_1_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="143" st_id="19" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:55 %empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 16

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="144" st_id="19" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:70 %add59_1 = fadd i32 %add_1, i32 %g_2_load

]]></Node>
<StgValue><ssdm name="add59_1"/></StgValue>
</operation>

<operation id="145" st_id="19" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:73 %add59_1_1 = fadd i32 %add_1_1, i32 %g_5_load

]]></Node>
<StgValue><ssdm name="add59_1_1"/></StgValue>
</operation>

<operation id="146" st_id="19" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:75 %add_1_2 = fadd i32 %g_6_load, i32 %g_7_load

]]></Node>
<StgValue><ssdm name="add_1_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="147" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:56 %call_ln45 = call void @winograd_Pipeline_read_d, i32 %gmem, i62 %trunc_ln1, i32 %d_load_loc, i32 %d_1_load_loc, i32 %d_2_load_loc, i32 %d_3_load_loc, i32 %d_4_load_loc, i32 %d_5_load_loc, i32 %d_6_load_loc, i32 %d_7_load_loc, i32 %d_8_load_loc, i32 %d_9_load_loc, i32 %d_10_load_loc, i32 %d_11_load_loc

]]></Node>
<StgValue><ssdm name="call_ln45"/></StgValue>
</operation>

<operation id="148" st_id="20" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:70 %add59_1 = fadd i32 %add_1, i32 %g_2_load

]]></Node>
<StgValue><ssdm name="add59_1"/></StgValue>
</operation>

<operation id="149" st_id="20" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:73 %add59_1_1 = fadd i32 %add_1_1, i32 %g_5_load

]]></Node>
<StgValue><ssdm name="add59_1_1"/></StgValue>
</operation>

<operation id="150" st_id="20" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:75 %add_1_2 = fadd i32 %g_6_load, i32 %g_7_load

]]></Node>
<StgValue><ssdm name="add_1_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="151" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:56 %call_ln45 = call void @winograd_Pipeline_read_d, i32 %gmem, i62 %trunc_ln1, i32 %d_load_loc, i32 %d_1_load_loc, i32 %d_2_load_loc, i32 %d_3_load_loc, i32 %d_4_load_loc, i32 %d_5_load_loc, i32 %d_6_load_loc, i32 %d_7_load_loc, i32 %d_8_load_loc, i32 %d_9_load_loc, i32 %d_10_load_loc, i32 %d_11_load_loc

]]></Node>
<StgValue><ssdm name="call_ln45"/></StgValue>
</operation>

<operation id="152" st_id="21" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:70 %add59_1 = fadd i32 %add_1, i32 %g_2_load

]]></Node>
<StgValue><ssdm name="add59_1"/></StgValue>
</operation>

<operation id="153" st_id="21" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:73 %add59_1_1 = fadd i32 %add_1_1, i32 %g_5_load

]]></Node>
<StgValue><ssdm name="add59_1_1"/></StgValue>
</operation>

<operation id="154" st_id="21" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:75 %add_1_2 = fadd i32 %g_6_load, i32 %g_7_load

]]></Node>
<StgValue><ssdm name="add_1_2"/></StgValue>
</operation>

<operation id="155" st_id="21" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:78 %add = fadd i32 %g_load, i32 %g_3_load

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="156" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:51 %g_8_load = load i32 %g_8_load_loc

]]></Node>
<StgValue><ssdm name="g_8_load"/></StgValue>
</operation>

<operation id="157" st_id="22" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:71 %mul_1 = fmul i32 %add59_1, i32 0.5

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="158" st_id="22" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:74 %mul_1_1 = fmul i32 %add59_1_1, i32 0.5

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="159" st_id="22" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:76 %add59_1_2 = fadd i32 %add_1_2, i32 %g_8_load

]]></Node>
<StgValue><ssdm name="add59_1_2"/></StgValue>
</operation>

<operation id="160" st_id="22" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:78 %add = fadd i32 %g_load, i32 %g_3_load

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="161" st_id="23" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:71 %mul_1 = fmul i32 %add59_1, i32 0.5

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="162" st_id="23" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:74 %mul_1_1 = fmul i32 %add59_1_1, i32 0.5

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="163" st_id="23" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:76 %add59_1_2 = fadd i32 %add_1_2, i32 %g_8_load

]]></Node>
<StgValue><ssdm name="add59_1_2"/></StgValue>
</operation>

<operation id="164" st_id="23" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:78 %add = fadd i32 %g_load, i32 %g_3_load

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="165" st_id="24" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:71 %mul_1 = fmul i32 %add59_1, i32 0.5

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="166" st_id="24" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:74 %mul_1_1 = fmul i32 %add59_1_1, i32 0.5

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="167" st_id="24" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:76 %add59_1_2 = fadd i32 %add_1_2, i32 %g_8_load

]]></Node>
<StgValue><ssdm name="add59_1_2"/></StgValue>
</operation>

<operation id="168" st_id="24" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:78 %add = fadd i32 %g_load, i32 %g_3_load

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="169" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:57 %d_load = load i32 %d_load_loc

]]></Node>
<StgValue><ssdm name="d_load"/></StgValue>
</operation>

<operation id="170" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:58 %d_1_load = load i32 %d_1_load_loc

]]></Node>
<StgValue><ssdm name="d_1_load"/></StgValue>
</operation>

<operation id="171" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:59 %d_2_load = load i32 %d_2_load_loc

]]></Node>
<StgValue><ssdm name="d_2_load"/></StgValue>
</operation>

<operation id="172" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:61 %d_4_load = load i32 %d_4_load_loc

]]></Node>
<StgValue><ssdm name="d_4_load"/></StgValue>
</operation>

<operation id="173" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:62 %d_5_load = load i32 %d_5_load_loc

]]></Node>
<StgValue><ssdm name="d_5_load"/></StgValue>
</operation>

<operation id="174" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:63 %d_6_load = load i32 %d_6_load_loc

]]></Node>
<StgValue><ssdm name="d_6_load"/></StgValue>
</operation>

<operation id="175" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:65 %d_8_load = load i32 %d_8_load_loc

]]></Node>
<StgValue><ssdm name="d_8_load"/></StgValue>
</operation>

<operation id="176" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:66 %d_9_load = load i32 %d_9_load_loc

]]></Node>
<StgValue><ssdm name="d_9_load"/></StgValue>
</operation>

<operation id="177" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:67 %d_10_load = load i32 %d_10_load_loc

]]></Node>
<StgValue><ssdm name="d_10_load"/></StgValue>
</operation>

<operation id="178" st_id="25" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:71 %mul_1 = fmul i32 %add59_1, i32 0.5

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="179" st_id="25" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:74 %mul_1_1 = fmul i32 %add59_1_1, i32 0.5

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="180" st_id="25" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:76 %add59_1_2 = fadd i32 %add_1_2, i32 %g_8_load

]]></Node>
<StgValue><ssdm name="add59_1_2"/></StgValue>
</operation>

<operation id="181" st_id="25" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:78 %add = fadd i32 %g_load, i32 %g_3_load

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="182" st_id="25" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:90 %sub1 = fsub i32 %d_load, i32 %d_8_load

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="183" st_id="25" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:91 %add3 = fadd i32 %d_4_load, i32 %d_8_load

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="184" st_id="25" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:92 %sub160_1 = fsub i32 %d_1_load, i32 %d_9_load

]]></Node>
<StgValue><ssdm name="sub160_1"/></StgValue>
</operation>

<operation id="185" st_id="25" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %add170_1 = fadd i32 %d_5_load, i32 %d_9_load

]]></Node>
<StgValue><ssdm name="add170_1"/></StgValue>
</operation>

<operation id="186" st_id="25" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:94 %sub160_2 = fsub i32 %d_2_load, i32 %d_10_load

]]></Node>
<StgValue><ssdm name="sub160_2"/></StgValue>
</operation>

<operation id="187" st_id="25" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:95 %add170_2 = fadd i32 %d_6_load, i32 %d_10_load

]]></Node>
<StgValue><ssdm name="add170_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="188" st_id="26" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:76 %add59_1_2 = fadd i32 %add_1_2, i32 %g_8_load

]]></Node>
<StgValue><ssdm name="add59_1_2"/></StgValue>
</operation>

<operation id="189" st_id="26" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:79 %add1 = fadd i32 %add, i32 %g_6_load

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="190" st_id="26" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:81 %sub = fsub i32 %g_load, i32 %g_3_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="191" st_id="26" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:84 %add116_1 = fadd i32 %mul_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="add116_1"/></StgValue>
</operation>

<operation id="192" st_id="26" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:87 %sub131_1 = fsub i32 %mul_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="sub131_1"/></StgValue>
</operation>

<operation id="193" st_id="26" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:90 %sub1 = fsub i32 %d_load, i32 %d_8_load

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="194" st_id="26" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:91 %add3 = fadd i32 %d_4_load, i32 %d_8_load

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="195" st_id="26" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:92 %sub160_1 = fsub i32 %d_1_load, i32 %d_9_load

]]></Node>
<StgValue><ssdm name="sub160_1"/></StgValue>
</operation>

<operation id="196" st_id="26" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %add170_1 = fadd i32 %d_5_load, i32 %d_9_load

]]></Node>
<StgValue><ssdm name="add170_1"/></StgValue>
</operation>

<operation id="197" st_id="26" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:94 %sub160_2 = fsub i32 %d_2_load, i32 %d_10_load

]]></Node>
<StgValue><ssdm name="sub160_2"/></StgValue>
</operation>

<operation id="198" st_id="26" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:95 %add170_2 = fadd i32 %d_6_load, i32 %d_10_load

]]></Node>
<StgValue><ssdm name="add170_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="199" st_id="27" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:77 %mul_1_2 = fmul i32 %add59_1_2, i32 0.5

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="200" st_id="27" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:79 %add1 = fadd i32 %add, i32 %g_6_load

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="201" st_id="27" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:81 %sub = fsub i32 %g_load, i32 %g_3_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="202" st_id="27" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:84 %add116_1 = fadd i32 %mul_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="add116_1"/></StgValue>
</operation>

<operation id="203" st_id="27" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:87 %sub131_1 = fsub i32 %mul_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="sub131_1"/></StgValue>
</operation>

<operation id="204" st_id="27" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:90 %sub1 = fsub i32 %d_load, i32 %d_8_load

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="205" st_id="27" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:91 %add3 = fadd i32 %d_4_load, i32 %d_8_load

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="206" st_id="27" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:92 %sub160_1 = fsub i32 %d_1_load, i32 %d_9_load

]]></Node>
<StgValue><ssdm name="sub160_1"/></StgValue>
</operation>

<operation id="207" st_id="27" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %add170_1 = fadd i32 %d_5_load, i32 %d_9_load

]]></Node>
<StgValue><ssdm name="add170_1"/></StgValue>
</operation>

<operation id="208" st_id="27" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:94 %sub160_2 = fsub i32 %d_2_load, i32 %d_10_load

]]></Node>
<StgValue><ssdm name="sub160_2"/></StgValue>
</operation>

<operation id="209" st_id="27" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:95 %add170_2 = fadd i32 %d_6_load, i32 %d_10_load

]]></Node>
<StgValue><ssdm name="add170_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="210" st_id="28" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:77 %mul_1_2 = fmul i32 %add59_1_2, i32 0.5

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="211" st_id="28" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:79 %add1 = fadd i32 %add, i32 %g_6_load

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="212" st_id="28" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:81 %sub = fsub i32 %g_load, i32 %g_3_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="213" st_id="28" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:84 %add116_1 = fadd i32 %mul_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="add116_1"/></StgValue>
</operation>

<operation id="214" st_id="28" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:87 %sub131_1 = fsub i32 %mul_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="sub131_1"/></StgValue>
</operation>

<operation id="215" st_id="28" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:90 %sub1 = fsub i32 %d_load, i32 %d_8_load

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="216" st_id="28" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:91 %add3 = fadd i32 %d_4_load, i32 %d_8_load

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="217" st_id="28" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:92 %sub160_1 = fsub i32 %d_1_load, i32 %d_9_load

]]></Node>
<StgValue><ssdm name="sub160_1"/></StgValue>
</operation>

<operation id="218" st_id="28" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %add170_1 = fadd i32 %d_5_load, i32 %d_9_load

]]></Node>
<StgValue><ssdm name="add170_1"/></StgValue>
</operation>

<operation id="219" st_id="28" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:94 %sub160_2 = fsub i32 %d_2_load, i32 %d_10_load

]]></Node>
<StgValue><ssdm name="sub160_2"/></StgValue>
</operation>

<operation id="220" st_id="28" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:95 %add170_2 = fadd i32 %d_6_load, i32 %d_10_load

]]></Node>
<StgValue><ssdm name="add170_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="221" st_id="29" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:77 %mul_1_2 = fmul i32 %add59_1_2, i32 0.5

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="222" st_id="29" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:79 %add1 = fadd i32 %add, i32 %g_6_load

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="223" st_id="29" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:81 %sub = fsub i32 %g_load, i32 %g_3_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="224" st_id="29" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:84 %add116_1 = fadd i32 %mul_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="add116_1"/></StgValue>
</operation>

<operation id="225" st_id="29" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:87 %sub131_1 = fsub i32 %mul_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="sub131_1"/></StgValue>
</operation>

<operation id="226" st_id="29" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:90 %sub1 = fsub i32 %d_load, i32 %d_8_load

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="227" st_id="29" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:91 %add3 = fadd i32 %d_4_load, i32 %d_8_load

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="228" st_id="29" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:92 %sub160_1 = fsub i32 %d_1_load, i32 %d_9_load

]]></Node>
<StgValue><ssdm name="sub160_1"/></StgValue>
</operation>

<operation id="229" st_id="29" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %add170_1 = fadd i32 %d_5_load, i32 %d_9_load

]]></Node>
<StgValue><ssdm name="add170_1"/></StgValue>
</operation>

<operation id="230" st_id="29" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:94 %sub160_2 = fsub i32 %d_2_load, i32 %d_10_load

]]></Node>
<StgValue><ssdm name="sub160_2"/></StgValue>
</operation>

<operation id="231" st_id="29" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:95 %add170_2 = fadd i32 %d_6_load, i32 %d_10_load

]]></Node>
<StgValue><ssdm name="add170_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="232" st_id="30" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:77 %mul_1_2 = fmul i32 %add59_1_2, i32 0.5

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="233" st_id="30" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:79 %add1 = fadd i32 %add, i32 %g_6_load

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="234" st_id="30" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:81 %sub = fsub i32 %g_load, i32 %g_3_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="235" st_id="30" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:84 %add116_1 = fadd i32 %mul_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="add116_1"/></StgValue>
</operation>

<operation id="236" st_id="30" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:87 %sub131_1 = fsub i32 %mul_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="sub131_1"/></StgValue>
</operation>

<operation id="237" st_id="30" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:98 %sub2 = fsub i32 %sub1, i32 %sub160_2

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="238" st_id="30" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:99 %add4 = fadd i32 %sub160_1, i32 %sub160_2

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="239" st_id="30" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:100 %add5 = fsub i32 %sub160_1, i32 %sub1

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="240" st_id="30" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:108 %sub209_1 = fsub i32 %add3, i32 %add170_2

]]></Node>
<StgValue><ssdm name="sub209_1"/></StgValue>
</operation>

<operation id="241" st_id="30" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:110 %add230_1 = fsub i32 %add170_1, i32 %add3

]]></Node>
<StgValue><ssdm name="add230_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="242" st_id="31" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:80 %mul = fmul i32 %add1, i32 0.5

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="243" st_id="31" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:82 %add2 = fadd i32 %sub, i32 %g_6_load

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="244" st_id="31" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:85 %add120_1 = fadd i32 %add116_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add120_1"/></StgValue>
</operation>

<operation id="245" st_id="31" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:88 %add135_1 = fadd i32 %sub131_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add135_1"/></StgValue>
</operation>

<operation id="246" st_id="31" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:98 %sub2 = fsub i32 %sub1, i32 %sub160_2

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="247" st_id="31" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:99 %add4 = fadd i32 %sub160_1, i32 %sub160_2

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="248" st_id="31" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:100 %add5 = fsub i32 %sub160_1, i32 %sub1

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="249" st_id="31" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:108 %sub209_1 = fsub i32 %add3, i32 %add170_2

]]></Node>
<StgValue><ssdm name="sub209_1"/></StgValue>
</operation>

<operation id="250" st_id="31" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:110 %add230_1 = fsub i32 %add170_1, i32 %add3

]]></Node>
<StgValue><ssdm name="add230_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="251" st_id="32" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:80 %mul = fmul i32 %add1, i32 0.5

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="252" st_id="32" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:82 %add2 = fadd i32 %sub, i32 %g_6_load

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="253" st_id="32" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:85 %add120_1 = fadd i32 %add116_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add120_1"/></StgValue>
</operation>

<operation id="254" st_id="32" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:88 %add135_1 = fadd i32 %sub131_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add135_1"/></StgValue>
</operation>

<operation id="255" st_id="32" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:98 %sub2 = fsub i32 %sub1, i32 %sub160_2

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="256" st_id="32" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:99 %add4 = fadd i32 %sub160_1, i32 %sub160_2

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="257" st_id="32" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:100 %add5 = fsub i32 %sub160_1, i32 %sub1

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="258" st_id="32" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:108 %sub209_1 = fsub i32 %add3, i32 %add170_2

]]></Node>
<StgValue><ssdm name="sub209_1"/></StgValue>
</operation>

<operation id="259" st_id="32" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:110 %add230_1 = fsub i32 %add170_1, i32 %add3

]]></Node>
<StgValue><ssdm name="add230_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="260" st_id="33" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:80 %mul = fmul i32 %add1, i32 0.5

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="261" st_id="33" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:82 %add2 = fadd i32 %sub, i32 %g_6_load

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="262" st_id="33" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:85 %add120_1 = fadd i32 %add116_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add120_1"/></StgValue>
</operation>

<operation id="263" st_id="33" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:88 %add135_1 = fadd i32 %sub131_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add135_1"/></StgValue>
</operation>

<operation id="264" st_id="33" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:98 %sub2 = fsub i32 %sub1, i32 %sub160_2

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="265" st_id="33" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:99 %add4 = fadd i32 %sub160_1, i32 %sub160_2

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="266" st_id="33" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:100 %add5 = fsub i32 %sub160_1, i32 %sub1

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="267" st_id="33" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:108 %sub209_1 = fsub i32 %add3, i32 %add170_2

]]></Node>
<StgValue><ssdm name="sub209_1"/></StgValue>
</operation>

<operation id="268" st_id="33" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:110 %add230_1 = fsub i32 %add170_1, i32 %add3

]]></Node>
<StgValue><ssdm name="add230_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="269" st_id="34" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:80 %mul = fmul i32 %add1, i32 0.5

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="270" st_id="34" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:82 %add2 = fadd i32 %sub, i32 %g_6_load

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="271" st_id="34" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:85 %add120_1 = fadd i32 %add116_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add120_1"/></StgValue>
</operation>

<operation id="272" st_id="34" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:88 %add135_1 = fadd i32 %sub131_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add135_1"/></StgValue>
</operation>

<operation id="273" st_id="34" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:98 %sub2 = fsub i32 %sub1, i32 %sub160_2

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="274" st_id="34" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:99 %add4 = fadd i32 %sub160_1, i32 %sub160_2

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="275" st_id="34" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:100 %add5 = fsub i32 %sub160_1, i32 %sub1

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="276" st_id="34" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:108 %sub209_1 = fsub i32 %add3, i32 %add170_2

]]></Node>
<StgValue><ssdm name="sub209_1"/></StgValue>
</operation>

<operation id="277" st_id="34" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:110 %add230_1 = fsub i32 %add170_1, i32 %add3

]]></Node>
<StgValue><ssdm name="add230_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="278" st_id="35" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:82 %add2 = fadd i32 %sub, i32 %g_6_load

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="279" st_id="35" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:85 %add120_1 = fadd i32 %add116_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add120_1"/></StgValue>
</operation>

<operation id="280" st_id="35" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:88 %add135_1 = fadd i32 %sub131_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add135_1"/></StgValue>
</operation>

<operation id="281" st_id="35" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:101 %add6 = fadd i32 %add5, i32 %sub160_2

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="282" st_id="35" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:109 %add219_1 = fadd i32 %add170_1, i32 %add170_2

]]></Node>
<StgValue><ssdm name="add219_1"/></StgValue>
</operation>

<operation id="283" st_id="35" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:111 %add234_1 = fadd i32 %add230_1, i32 %add170_2

]]></Node>
<StgValue><ssdm name="add234_1"/></StgValue>
</operation>

<operation id="284" st_id="35" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:118 %mul2 = fmul i32 %g_load, i32 %sub2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="285" st_id="35" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:119 %mul266_s = fmul i32 %mul, i32 %add4

]]></Node>
<StgValue><ssdm name="mul266_s"/></StgValue>
</operation>

<operation id="286" st_id="35" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:122 %mul266_1 = fmul i32 %mul_1, i32 %sub209_1

]]></Node>
<StgValue><ssdm name="mul266_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="287" st_id="36" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:83 %mul1 = fmul i32 %add2, i32 0.5

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="288" st_id="36" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:86 %mul121_1 = fmul i32 %add120_1, i32 0.5

]]></Node>
<StgValue><ssdm name="mul121_1"/></StgValue>
</operation>

<operation id="289" st_id="36" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:89 %mul136_1 = fmul i32 %add135_1, i32 0.5

]]></Node>
<StgValue><ssdm name="mul136_1"/></StgValue>
</operation>

<operation id="290" st_id="36" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:101 %add6 = fadd i32 %add5, i32 %sub160_2

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="291" st_id="36" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:109 %add219_1 = fadd i32 %add170_1, i32 %add170_2

]]></Node>
<StgValue><ssdm name="add219_1"/></StgValue>
</operation>

<operation id="292" st_id="36" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:111 %add234_1 = fadd i32 %add230_1, i32 %add170_2

]]></Node>
<StgValue><ssdm name="add234_1"/></StgValue>
</operation>

<operation id="293" st_id="36" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:118 %mul2 = fmul i32 %g_load, i32 %sub2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="294" st_id="36" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:119 %mul266_s = fmul i32 %mul, i32 %add4

]]></Node>
<StgValue><ssdm name="mul266_s"/></StgValue>
</operation>

<operation id="295" st_id="36" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:122 %mul266_1 = fmul i32 %mul_1, i32 %sub209_1

]]></Node>
<StgValue><ssdm name="mul266_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="296" st_id="37" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:83 %mul1 = fmul i32 %add2, i32 0.5

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="297" st_id="37" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:86 %mul121_1 = fmul i32 %add120_1, i32 0.5

]]></Node>
<StgValue><ssdm name="mul121_1"/></StgValue>
</operation>

<operation id="298" st_id="37" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:89 %mul136_1 = fmul i32 %add135_1, i32 0.5

]]></Node>
<StgValue><ssdm name="mul136_1"/></StgValue>
</operation>

<operation id="299" st_id="37" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:101 %add6 = fadd i32 %add5, i32 %sub160_2

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="300" st_id="37" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:109 %add219_1 = fadd i32 %add170_1, i32 %add170_2

]]></Node>
<StgValue><ssdm name="add219_1"/></StgValue>
</operation>

<operation id="301" st_id="37" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:111 %add234_1 = fadd i32 %add230_1, i32 %add170_2

]]></Node>
<StgValue><ssdm name="add234_1"/></StgValue>
</operation>

<operation id="302" st_id="37" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:118 %mul2 = fmul i32 %g_load, i32 %sub2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="303" st_id="37" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:119 %mul266_s = fmul i32 %mul, i32 %add4

]]></Node>
<StgValue><ssdm name="mul266_s"/></StgValue>
</operation>

<operation id="304" st_id="37" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:122 %mul266_1 = fmul i32 %mul_1, i32 %sub209_1

]]></Node>
<StgValue><ssdm name="mul266_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="305" st_id="38" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:83 %mul1 = fmul i32 %add2, i32 0.5

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="306" st_id="38" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:86 %mul121_1 = fmul i32 %add120_1, i32 0.5

]]></Node>
<StgValue><ssdm name="mul121_1"/></StgValue>
</operation>

<operation id="307" st_id="38" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:89 %mul136_1 = fmul i32 %add135_1, i32 0.5

]]></Node>
<StgValue><ssdm name="mul136_1"/></StgValue>
</operation>

<operation id="308" st_id="38" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:101 %add6 = fadd i32 %add5, i32 %sub160_2

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="309" st_id="38" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:109 %add219_1 = fadd i32 %add170_1, i32 %add170_2

]]></Node>
<StgValue><ssdm name="add219_1"/></StgValue>
</operation>

<operation id="310" st_id="38" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:111 %add234_1 = fadd i32 %add230_1, i32 %add170_2

]]></Node>
<StgValue><ssdm name="add234_1"/></StgValue>
</operation>

<operation id="311" st_id="38" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:118 %mul2 = fmul i32 %g_load, i32 %sub2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="312" st_id="38" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:119 %mul266_s = fmul i32 %mul, i32 %add4

]]></Node>
<StgValue><ssdm name="mul266_s"/></StgValue>
</operation>

<operation id="313" st_id="38" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:122 %mul266_1 = fmul i32 %mul_1, i32 %sub209_1

]]></Node>
<StgValue><ssdm name="mul266_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="314" st_id="39" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:83 %mul1 = fmul i32 %add2, i32 0.5

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="315" st_id="39" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:86 %mul121_1 = fmul i32 %add120_1, i32 0.5

]]></Node>
<StgValue><ssdm name="mul121_1"/></StgValue>
</operation>

<operation id="316" st_id="39" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:89 %mul136_1 = fmul i32 %add135_1, i32 0.5

]]></Node>
<StgValue><ssdm name="mul136_1"/></StgValue>
</operation>

<operation id="317" st_id="39" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:101 %add6 = fadd i32 %add5, i32 %sub160_2

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="318" st_id="39" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:109 %add219_1 = fadd i32 %add170_1, i32 %add170_2

]]></Node>
<StgValue><ssdm name="add219_1"/></StgValue>
</operation>

<operation id="319" st_id="39" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:111 %add234_1 = fadd i32 %add230_1, i32 %add170_2

]]></Node>
<StgValue><ssdm name="add234_1"/></StgValue>
</operation>

<operation id="320" st_id="39" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:126 %add7 = fadd i32 %mul2, i32 %mul266_s

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="321" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:60 %d_3_load = load i32 %d_3_load_loc

]]></Node>
<StgValue><ssdm name="d_3_load"/></StgValue>
</operation>

<operation id="322" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:64 %d_7_load = load i32 %d_7_load_loc

]]></Node>
<StgValue><ssdm name="d_7_load"/></StgValue>
</operation>

<operation id="323" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:68 %d_11_load = load i32 %d_11_load_loc

]]></Node>
<StgValue><ssdm name="d_11_load"/></StgValue>
</operation>

<operation id="324" st_id="40" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:96 %sub160_3 = fsub i32 %d_3_load, i32 %d_11_load

]]></Node>
<StgValue><ssdm name="sub160_3"/></StgValue>
</operation>

<operation id="325" st_id="40" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:97 %add170_3 = fadd i32 %d_7_load, i32 %d_11_load

]]></Node>
<StgValue><ssdm name="add170_3"/></StgValue>
</operation>

<operation id="326" st_id="40" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:120 %mul266_2 = fmul i32 %mul1, i32 %add6

]]></Node>
<StgValue><ssdm name="mul266_2"/></StgValue>
</operation>

<operation id="327" st_id="40" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:123 %mul266_1_1 = fmul i32 %mul121_1, i32 %add219_1

]]></Node>
<StgValue><ssdm name="mul266_1_1"/></StgValue>
</operation>

<operation id="328" st_id="40" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:124 %mul266_1_2 = fmul i32 %mul136_1, i32 %add234_1

]]></Node>
<StgValue><ssdm name="mul266_1_2"/></StgValue>
</operation>

<operation id="329" st_id="40" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:126 %add7 = fadd i32 %mul2, i32 %mul266_s

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="330" st_id="41" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:96 %sub160_3 = fsub i32 %d_3_load, i32 %d_11_load

]]></Node>
<StgValue><ssdm name="sub160_3"/></StgValue>
</operation>

<operation id="331" st_id="41" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:97 %add170_3 = fadd i32 %d_7_load, i32 %d_11_load

]]></Node>
<StgValue><ssdm name="add170_3"/></StgValue>
</operation>

<operation id="332" st_id="41" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:120 %mul266_2 = fmul i32 %mul1, i32 %add6

]]></Node>
<StgValue><ssdm name="mul266_2"/></StgValue>
</operation>

<operation id="333" st_id="41" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:123 %mul266_1_1 = fmul i32 %mul121_1, i32 %add219_1

]]></Node>
<StgValue><ssdm name="mul266_1_1"/></StgValue>
</operation>

<operation id="334" st_id="41" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:124 %mul266_1_2 = fmul i32 %mul136_1, i32 %add234_1

]]></Node>
<StgValue><ssdm name="mul266_1_2"/></StgValue>
</operation>

<operation id="335" st_id="41" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:126 %add7 = fadd i32 %mul2, i32 %mul266_s

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="336" st_id="42" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:96 %sub160_3 = fsub i32 %d_3_load, i32 %d_11_load

]]></Node>
<StgValue><ssdm name="sub160_3"/></StgValue>
</operation>

<operation id="337" st_id="42" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:97 %add170_3 = fadd i32 %d_7_load, i32 %d_11_load

]]></Node>
<StgValue><ssdm name="add170_3"/></StgValue>
</operation>

<operation id="338" st_id="42" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:120 %mul266_2 = fmul i32 %mul1, i32 %add6

]]></Node>
<StgValue><ssdm name="mul266_2"/></StgValue>
</operation>

<operation id="339" st_id="42" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:123 %mul266_1_1 = fmul i32 %mul121_1, i32 %add219_1

]]></Node>
<StgValue><ssdm name="mul266_1_1"/></StgValue>
</operation>

<operation id="340" st_id="42" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:124 %mul266_1_2 = fmul i32 %mul136_1, i32 %add234_1

]]></Node>
<StgValue><ssdm name="mul266_1_2"/></StgValue>
</operation>

<operation id="341" st_id="42" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:126 %add7 = fadd i32 %mul2, i32 %mul266_s

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="342" st_id="43" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:96 %sub160_3 = fsub i32 %d_3_load, i32 %d_11_load

]]></Node>
<StgValue><ssdm name="sub160_3"/></StgValue>
</operation>

<operation id="343" st_id="43" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:97 %add170_3 = fadd i32 %d_7_load, i32 %d_11_load

]]></Node>
<StgValue><ssdm name="add170_3"/></StgValue>
</operation>

<operation id="344" st_id="43" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:120 %mul266_2 = fmul i32 %mul1, i32 %add6

]]></Node>
<StgValue><ssdm name="mul266_2"/></StgValue>
</operation>

<operation id="345" st_id="43" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:123 %mul266_1_1 = fmul i32 %mul121_1, i32 %add219_1

]]></Node>
<StgValue><ssdm name="mul266_1_1"/></StgValue>
</operation>

<operation id="346" st_id="43" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:124 %mul266_1_2 = fmul i32 %mul136_1, i32 %add234_1

]]></Node>
<StgValue><ssdm name="mul266_1_2"/></StgValue>
</operation>

<operation id="347" st_id="43" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:126 %add7 = fadd i32 %mul2, i32 %mul266_s

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="348" st_id="44" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:96 %sub160_3 = fsub i32 %d_3_load, i32 %d_11_load

]]></Node>
<StgValue><ssdm name="sub160_3"/></StgValue>
</operation>

<operation id="349" st_id="44" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:97 %add170_3 = fadd i32 %d_7_load, i32 %d_11_load

]]></Node>
<StgValue><ssdm name="add170_3"/></StgValue>
</operation>

<operation id="350" st_id="44" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:127 %add8 = fadd i32 %add7, i32 %mul266_2

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>

<operation id="351" st_id="44" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:128 %sub4 = fsub i32 %mul266_s, i32 %mul266_2

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>

<operation id="352" st_id="44" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:130 %sub6 = fsub i32 %mul266_1_1, i32 %mul266_1_2

]]></Node>
<StgValue><ssdm name="sub6"/></StgValue>
</operation>

<operation id="353" st_id="44" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:132 %add9 = fadd i32 %mul266_1, i32 %mul266_1_1

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="354" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
entry:102 %bitcast_ln93 = bitcast i32 %sub160_3

]]></Node>
<StgValue><ssdm name="bitcast_ln93"/></StgValue>
</operation>

<operation id="355" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:103 %bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln93, i32 31

]]></Node>
<StgValue><ssdm name="bit_sel1"/></StgValue>
</operation>

<operation id="356" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:104 %xor_ln93_2 = xor i1 %bit_sel1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln93_2"/></StgValue>
</operation>

<operation id="357" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="31" op_0_bw="32">
<![CDATA[
entry:105 %trunc_ln93 = trunc i32 %bitcast_ln93

]]></Node>
<StgValue><ssdm name="trunc_ln93"/></StgValue>
</operation>

<operation id="358" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
entry:106 %xor_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln93_2, i31 %trunc_ln93

]]></Node>
<StgValue><ssdm name="xor_ln"/></StgValue>
</operation>

<operation id="359" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
entry:107 %bitcast_ln93_1 = bitcast i32 %xor_ln

]]></Node>
<StgValue><ssdm name="bitcast_ln93_1"/></StgValue>
</operation>

<operation id="360" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
entry:112 %bitcast_ln93_2 = bitcast i32 %add170_3

]]></Node>
<StgValue><ssdm name="bitcast_ln93_2"/></StgValue>
</operation>

<operation id="361" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:113 %bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln93_2, i32 31

]]></Node>
<StgValue><ssdm name="bit_sel"/></StgValue>
</operation>

<operation id="362" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:114 %xor_ln93 = xor i1 %bit_sel, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln93"/></StgValue>
</operation>

<operation id="363" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="31" op_0_bw="32">
<![CDATA[
entry:115 %trunc_ln93_1 = trunc i32 %bitcast_ln93_2

]]></Node>
<StgValue><ssdm name="trunc_ln93_1"/></StgValue>
</operation>

<operation id="364" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
entry:116 %xor_ln93_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln93, i31 %trunc_ln93_1

]]></Node>
<StgValue><ssdm name="xor_ln93_1"/></StgValue>
</operation>

<operation id="365" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
entry:117 %bitcast_ln93_3 = bitcast i32 %xor_ln93_1

]]></Node>
<StgValue><ssdm name="bitcast_ln93_3"/></StgValue>
</operation>

<operation id="366" st_id="45" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:121 %mul266_3 = fmul i32 %g_6_load, i32 %bitcast_ln93_1

]]></Node>
<StgValue><ssdm name="mul266_3"/></StgValue>
</operation>

<operation id="367" st_id="45" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:125 %mul266_1_3 = fmul i32 %mul_1_2, i32 %bitcast_ln93_3

]]></Node>
<StgValue><ssdm name="mul266_1_3"/></StgValue>
</operation>

<operation id="368" st_id="45" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:127 %add8 = fadd i32 %add7, i32 %mul266_2

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>

<operation id="369" st_id="45" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:128 %sub4 = fsub i32 %mul266_s, i32 %mul266_2

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>

<operation id="370" st_id="45" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:130 %sub6 = fsub i32 %mul266_1_1, i32 %mul266_1_2

]]></Node>
<StgValue><ssdm name="sub6"/></StgValue>
</operation>

<operation id="371" st_id="45" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:132 %add9 = fadd i32 %mul266_1, i32 %mul266_1_1

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="372" st_id="46" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:121 %mul266_3 = fmul i32 %g_6_load, i32 %bitcast_ln93_1

]]></Node>
<StgValue><ssdm name="mul266_3"/></StgValue>
</operation>

<operation id="373" st_id="46" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:125 %mul266_1_3 = fmul i32 %mul_1_2, i32 %bitcast_ln93_3

]]></Node>
<StgValue><ssdm name="mul266_1_3"/></StgValue>
</operation>

<operation id="374" st_id="46" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:127 %add8 = fadd i32 %add7, i32 %mul266_2

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>

<operation id="375" st_id="46" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:128 %sub4 = fsub i32 %mul266_s, i32 %mul266_2

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>

<operation id="376" st_id="46" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:130 %sub6 = fsub i32 %mul266_1_1, i32 %mul266_1_2

]]></Node>
<StgValue><ssdm name="sub6"/></StgValue>
</operation>

<operation id="377" st_id="46" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:132 %add9 = fadd i32 %mul266_1, i32 %mul266_1_1

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="378" st_id="47" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:121 %mul266_3 = fmul i32 %g_6_load, i32 %bitcast_ln93_1

]]></Node>
<StgValue><ssdm name="mul266_3"/></StgValue>
</operation>

<operation id="379" st_id="47" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:125 %mul266_1_3 = fmul i32 %mul_1_2, i32 %bitcast_ln93_3

]]></Node>
<StgValue><ssdm name="mul266_1_3"/></StgValue>
</operation>

<operation id="380" st_id="47" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:127 %add8 = fadd i32 %add7, i32 %mul266_2

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>

<operation id="381" st_id="47" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:128 %sub4 = fsub i32 %mul266_s, i32 %mul266_2

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>

<operation id="382" st_id="47" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:130 %sub6 = fsub i32 %mul266_1_1, i32 %mul266_1_2

]]></Node>
<StgValue><ssdm name="sub6"/></StgValue>
</operation>

<operation id="383" st_id="47" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:132 %add9 = fadd i32 %mul266_1, i32 %mul266_1_1

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="384" st_id="48" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:121 %mul266_3 = fmul i32 %g_6_load, i32 %bitcast_ln93_1

]]></Node>
<StgValue><ssdm name="mul266_3"/></StgValue>
</operation>

<operation id="385" st_id="48" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:125 %mul266_1_3 = fmul i32 %mul_1_2, i32 %bitcast_ln93_3

]]></Node>
<StgValue><ssdm name="mul266_1_3"/></StgValue>
</operation>

<operation id="386" st_id="48" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:127 %add8 = fadd i32 %add7, i32 %mul266_2

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>

<operation id="387" st_id="48" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:128 %sub4 = fsub i32 %mul266_s, i32 %mul266_2

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>

<operation id="388" st_id="48" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:130 %sub6 = fsub i32 %mul266_1_1, i32 %mul266_1_2

]]></Node>
<StgValue><ssdm name="sub6"/></StgValue>
</operation>

<operation id="389" st_id="48" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:132 %add9 = fadd i32 %mul266_1, i32 %mul266_1_1

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="390" st_id="49" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sub5 = fsub i32 %sub4, i32 %mul266_3

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>

<operation id="391" st_id="49" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:131 %sub7 = fsub i32 %sub6, i32 %mul266_1_3

]]></Node>
<StgValue><ssdm name="sub7"/></StgValue>
</operation>

<operation id="392" st_id="49" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:133 %add10 = fadd i32 %add9, i32 %mul266_1_2

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="393" st_id="50" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sub5 = fsub i32 %sub4, i32 %mul266_3

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>

<operation id="394" st_id="50" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:131 %sub7 = fsub i32 %sub6, i32 %mul266_1_3

]]></Node>
<StgValue><ssdm name="sub7"/></StgValue>
</operation>

<operation id="395" st_id="50" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:133 %add10 = fadd i32 %add9, i32 %mul266_1_2

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="396" st_id="51" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sub5 = fsub i32 %sub4, i32 %mul266_3

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>

<operation id="397" st_id="51" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:131 %sub7 = fsub i32 %sub6, i32 %mul266_1_3

]]></Node>
<StgValue><ssdm name="sub7"/></StgValue>
</operation>

<operation id="398" st_id="51" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:133 %add10 = fadd i32 %add9, i32 %mul266_1_2

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="399" st_id="52" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sub5 = fsub i32 %sub4, i32 %mul266_3

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>

<operation id="400" st_id="52" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:131 %sub7 = fsub i32 %sub6, i32 %mul266_1_3

]]></Node>
<StgValue><ssdm name="sub7"/></StgValue>
</operation>

<operation id="401" st_id="52" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:133 %add10 = fadd i32 %add9, i32 %mul266_1_2

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="402" st_id="53" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sub5 = fsub i32 %sub4, i32 %mul266_3

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>

<operation id="403" st_id="53" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:131 %sub7 = fsub i32 %sub6, i32 %mul266_1_3

]]></Node>
<StgValue><ssdm name="sub7"/></StgValue>
</operation>

<operation id="404" st_id="53" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:133 %add10 = fadd i32 %add9, i32 %mul266_1_2

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>

<operation id="405" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:134 %call_ln102 = call void @winograd_Pipeline_compute_Y, i32 %sub7, i32 %add10, i32 %sub5, i32 %add8, i32 %p_loc, i32 %p_loc9, i32 %p_loc10, i32 %p_loc11

]]></Node>
<StgValue><ssdm name="call_ln102"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="406" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:134 %call_ln102 = call void @winograd_Pipeline_compute_Y, i32 %sub7, i32 %add10, i32 %sub5, i32 %add8, i32 %p_loc, i32 %p_loc9, i32 %p_loc10, i32 %p_loc11

]]></Node>
<StgValue><ssdm name="call_ln102"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="407" st_id="55" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:142 %empty_23 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_2, i64 4

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="408" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:138 %p_loc11_load = load i32 %p_loc11

]]></Node>
<StgValue><ssdm name="p_loc11_load"/></StgValue>
</operation>

<operation id="409" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
entry:143 %bitcast_ln127 = bitcast i32 %p_loc11_load

]]></Node>
<StgValue><ssdm name="bitcast_ln127"/></StgValue>
</operation>

<operation id="410" st_id="56" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
entry:144 %write_ln127 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_2, i32 %bitcast_ln127, i4 15

]]></Node>
<StgValue><ssdm name="write_ln127"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="411" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:137 %p_loc10_load = load i32 %p_loc10

]]></Node>
<StgValue><ssdm name="p_loc10_load"/></StgValue>
</operation>

<operation id="412" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
entry:145 %bitcast_ln127_1 = bitcast i32 %p_loc10_load

]]></Node>
<StgValue><ssdm name="bitcast_ln127_1"/></StgValue>
</operation>

<operation id="413" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
entry:146 %write_ln127 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_2, i32 %bitcast_ln127_1, i4 15

]]></Node>
<StgValue><ssdm name="write_ln127"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="414" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:136 %p_loc9_load = load i32 %p_loc9

]]></Node>
<StgValue><ssdm name="p_loc9_load"/></StgValue>
</operation>

<operation id="415" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
entry:147 %bitcast_ln127_2 = bitcast i32 %p_loc9_load

]]></Node>
<StgValue><ssdm name="bitcast_ln127_2"/></StgValue>
</operation>

<operation id="416" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
entry:148 %write_ln127 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_2, i32 %bitcast_ln127_2, i4 15

]]></Node>
<StgValue><ssdm name="write_ln127"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="417" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:135 %p_loc_load = load i32 %p_loc

]]></Node>
<StgValue><ssdm name="p_loc_load"/></StgValue>
</operation>

<operation id="418" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
entry:149 %bitcast_ln127_3 = bitcast i32 %p_loc_load

]]></Node>
<StgValue><ssdm name="bitcast_ln127_3"/></StgValue>
</operation>

<operation id="419" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
entry:150 %write_ln127 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_2, i32 %bitcast_ln127_3, i4 15

]]></Node>
<StgValue><ssdm name="write_ln127"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="420" st_id="60" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:151 %empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="421" st_id="61" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:151 %empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="422" st_id="62" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:151 %empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="423" st_id="63" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:151 %empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="424" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:28 %spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8

]]></Node>
<StgValue><ssdm name="spectopmodule_ln6"/></StgValue>
</operation>

<operation id="425" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 9, void @empty_0, void @empty_1, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="426" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="427" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_g, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_13, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="428" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_g, void @empty_5, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_13, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="429" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_d, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, void @empty_6, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_13, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="430" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_d, void @empty_5, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_13, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="431" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_y, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_13, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="432" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_y, void @empty_5, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_13, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="433" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="434" st_id="64" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:151 %empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="435" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0">
<![CDATA[
entry:152 %ret_ln127 = ret

]]></Node>
<StgValue><ssdm name="ret_ln127"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
