{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682383241553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682383241553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 21:40:41 2023 " "Processing started: Mon Apr 24 21:40:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682383241553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1682383241553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc Aula7 -c Aula7 " "Command: quartus_drc Aula7 -c Aula7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1682383241553 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Aula7 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Aula7\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Design Assistant" 0 -1 1682383241629 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Aula7.sdc " "Synopsys Design Constraints File file not found: 'Aula7.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1682383242300 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1682383242301 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1682383242307 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1682383242308 ""}
{ "Critical Warning" "WDRC_GATED_CLOCK" "Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme 3 " "(Critical) Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme. Found 3 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " edgeDetector:detectorSub1\|saida " "Node  \"edgeDetector:detectorSub1\|saida\"" {  } { { "edgeDetector.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/edgeDetector.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242411 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " edgeDetector:detectorSub2\|saida " "Node  \"edgeDetector:detectorSub2\|saida\"" {  } { { "edgeDetector.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/edgeDetector.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242411 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " edgeDetector:detectorSub0\|saida " "Node  \"edgeDetector:detectorSub0\|saida\"" {  } { { "edgeDetector.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/edgeDetector.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242411 ""}  } {  } 1 308019 "(Critical) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1682383242411 ""}
{ "Critical Warning" "WDRC_INTERNAL_RESET" "Rule R101: Combinational logic used as a reset signal should be synchronized 3 " "(High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 3 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " limpaKEY1~7 " "Node  \"limpaKEY1~7\"" {  } { { "Aula7.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/Aula7.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 1363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242412 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " limpaKEY1~6 " "Node  \"limpaKEY1~6\"" {  } { { "Aula7.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/Aula7.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 1362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242412 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " limpaKEY1~5 " "Node  \"limpaKEY1~5\"" {  } { { "Aula7.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/Aula7.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 1232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242412 ""}  } {  } 1 308024 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1682383242412 ""}
{ "Warning" "WDRC_GATED_CLK_FANOUT" "Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power 30 3 " "(Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 3 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " edgeDetector:detectorSub1\|saida " "Node  \"edgeDetector:detectorSub1\|saida\"" {  } { { "edgeDetector.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/edgeDetector.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242412 ""} { "Warning" "WDRC_NODES_WARNING" " edgeDetector:detectorSub2\|saida " "Node  \"edgeDetector:detectorSub2\|saida\"" {  } { { "edgeDetector.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/edgeDetector.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242412 ""} { "Warning" "WDRC_NODES_WARNING" " edgeDetector:detectorSub0\|saida " "Node  \"edgeDetector:detectorSub0\|saida\"" {  } { { "edgeDetector.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/edgeDetector.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242412 ""}  } {  } 0 308017 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1682383242412 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 16 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 16 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CPU:CPU\|registradorGenerico:REGA\|DOUT\[0\] " "Node  \"CPU:CPU\|registradorGenerico:REGA\|DOUT\[0\]\"" {  } { { "registradorGenerico.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/registradorGenerico.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242412 ""} { "Info" "IDRC_NODES_INFO" " memoriaROM:ROM1\|memROM~0 " "Node  \"memoriaROM:ROM1\|memROM~0\"" {  } { { "memoriaROM.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/memoriaROM.vhd" 381 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242412 ""} { "Info" "IDRC_NODES_INFO" " memoriaROM:ROM1\|memROM~15 " "Node  \"memoriaROM:ROM1\|memROM~15\"" {  } { { "memoriaROM.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/memoriaROM.vhd" 381 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242412 ""} { "Info" "IDRC_NODES_INFO" " memoriaROM:ROM1\|memROM~18 " "Node  \"memoriaROM:ROM1\|memROM~18\"" {  } { { "memoriaROM.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/memoriaROM.vhd" 381 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242412 ""} { "Info" "IDRC_NODES_INFO" " memoriaROM:ROM1\|memROM~14 " "Node  \"memoriaROM:ROM1\|memROM~14\"" {  } { { "memoriaROM.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/memoriaROM.vhd" 381 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242412 ""} { "Info" "IDRC_NODES_INFO" " memoriaROM:ROM1\|memROM~6 " "Node  \"memoriaROM:ROM1\|memROM~6\"" {  } { { "memoriaROM.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/memoriaROM.vhd" 381 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242412 ""} { "Info" "IDRC_NODES_INFO" " memoriaROM:ROM1\|memROM~3 " "Node  \"memoriaROM:ROM1\|memROM~3\"" {  } { { "memoriaROM.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/memoriaROM.vhd" 381 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242412 ""} { "Info" "IDRC_NODES_INFO" " memoriaROM:ROM1\|memROM~17 " "Node  \"memoriaROM:ROM1\|memROM~17\"" {  } { { "memoriaROM.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/memoriaROM.vhd" 381 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242412 ""} { "Info" "IDRC_NODES_INFO" " memoriaRAM:RAM\|process_0~1 " "Node  \"memoriaRAM:RAM\|process_0~1\"" {  } { { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 1234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242412 ""} { "Info" "IDRC_NODES_INFO" " CPU:CPU\|registradorGenerico:REGA\|DOUT\[1\] " "Node  \"CPU:CPU\|registradorGenerico:REGA\|DOUT\[1\]\"" {  } { { "registradorGenerico.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/registradorGenerico.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242412 ""} { "Info" "IDRC_NODES_INFO" " CPU:CPU\|registradorGenerico:REGA\|DOUT\[2\] " "Node  \"CPU:CPU\|registradorGenerico:REGA\|DOUT\[2\]\"" {  } { { "registradorGenerico.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/registradorGenerico.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242412 ""} { "Info" "IDRC_NODES_INFO" " CPU:CPU\|registradorGenerico:REGA\|DOUT\[3\] " "Node  \"CPU:CPU\|registradorGenerico:REGA\|DOUT\[3\]\"" {  } { { "registradorGenerico.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/registradorGenerico.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242412 ""} { "Info" "IDRC_NODES_INFO" " CPU:CPU\|registradorGenerico:REGA\|DOUT\[4\] " "Node  \"CPU:CPU\|registradorGenerico:REGA\|DOUT\[4\]\"" {  } { { "registradorGenerico.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/registradorGenerico.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242412 ""} { "Info" "IDRC_NODES_INFO" " CPU:CPU\|registradorGenerico:REGA\|DOUT\[5\] " "Node  \"CPU:CPU\|registradorGenerico:REGA\|DOUT\[5\]\"" {  } { { "registradorGenerico.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/registradorGenerico.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242412 ""} { "Info" "IDRC_NODES_INFO" " CPU:CPU\|registradorGenerico:REGA\|DOUT\[6\] " "Node  \"CPU:CPU\|registradorGenerico:REGA\|DOUT\[6\]\"" {  } { { "registradorGenerico.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/registradorGenerico.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242412 ""} { "Info" "IDRC_NODES_INFO" " CPU:CPU\|registradorGenerico:REGA\|DOUT\[7\] " "Node  \"CPU:CPU\|registradorGenerico:REGA\|DOUT\[7\]\"" {  } { { "registradorGenerico.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/registradorGenerico.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242412 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1682383242412 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " memoriaROM:ROM1\|memROM~14 " "Node  \"memoriaROM:ROM1\|memROM~14\"" {  } { { "memoriaROM.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/memoriaROM.vhd" 381 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242413 ""} { "Info" "IDRC_NODES_INFO" " memoriaROM:ROM1\|memROM~17 " "Node  \"memoriaROM:ROM1\|memROM~17\"" {  } { { "memoriaROM.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/memoriaROM.vhd" 381 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242413 ""} { "Info" "IDRC_NODES_INFO" " memoriaROM:ROM1\|memROM~18 " "Node  \"memoriaROM:ROM1\|memROM~18\"" {  } { { "memoriaROM.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/memoriaROM.vhd" 381 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242413 ""} { "Info" "IDRC_NODES_INFO" " memoriaROM:ROM1\|memROM~3 " "Node  \"memoriaROM:ROM1\|memROM~3\"" {  } { { "memoriaROM.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/memoriaROM.vhd" 381 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242413 ""} { "Info" "IDRC_NODES_INFO" " memoriaROM:ROM1\|memROM~15 " "Node  \"memoriaROM:ROM1\|memROM~15\"" {  } { { "memoriaROM.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/memoriaROM.vhd" 381 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242413 ""} { "Info" "IDRC_NODES_INFO" " memoriaROM:ROM1\|memROM~6 " "Node  \"memoriaROM:ROM1\|memROM~6\"" {  } { { "memoriaROM.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/memoriaROM.vhd" 381 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242413 ""} { "Info" "IDRC_NODES_INFO" " CPU:CPU\|registradorGenerico:REGA\|DOUT\[0\] " "Node  \"CPU:CPU\|registradorGenerico:REGA\|DOUT\[0\]\"" {  } { { "registradorGenerico.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/registradorGenerico.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242413 ""} { "Info" "IDRC_NODES_INFO" " CPU:CPU\|registradorGenerico:REGA\|DOUT\[1\] " "Node  \"CPU:CPU\|registradorGenerico:REGA\|DOUT\[1\]\"" {  } { { "registradorGenerico.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/registradorGenerico.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242413 ""} { "Info" "IDRC_NODES_INFO" " CPU:CPU\|registradorGenerico:REGA\|DOUT\[3\] " "Node  \"CPU:CPU\|registradorGenerico:REGA\|DOUT\[3\]\"" {  } { { "registradorGenerico.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/registradorGenerico.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242413 ""} { "Info" "IDRC_NODES_INFO" " CPU:CPU\|registradorGenerico:REGA\|DOUT\[2\] " "Node  \"CPU:CPU\|registradorGenerico:REGA\|DOUT\[2\]\"" {  } { { "registradorGenerico.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/registradorGenerico.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242413 ""} { "Info" "IDRC_NODES_INFO" " CPU:CPU\|registradorGenerico:REGA\|DOUT\[5\] " "Node  \"CPU:CPU\|registradorGenerico:REGA\|DOUT\[5\]\"" {  } { { "registradorGenerico.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/registradorGenerico.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242413 ""} { "Info" "IDRC_NODES_INFO" " CPU:CPU\|registradorGenerico:REGA\|DOUT\[4\] " "Node  \"CPU:CPU\|registradorGenerico:REGA\|DOUT\[4\]\"" {  } { { "registradorGenerico.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/registradorGenerico.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242413 ""} { "Info" "IDRC_NODES_INFO" " CPU:CPU\|registradorGenerico:REGA\|DOUT\[7\] " "Node  \"CPU:CPU\|registradorGenerico:REGA\|DOUT\[7\]\"" {  } { { "registradorGenerico.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/registradorGenerico.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242413 ""} { "Info" "IDRC_NODES_INFO" " CPU:CPU\|registradorGenerico:REGA\|DOUT\[6\] " "Node  \"CPU:CPU\|registradorGenerico:REGA\|DOUT\[6\]\"" {  } { { "registradorGenerico.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/registradorGenerico.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242413 ""} { "Info" "IDRC_NODES_INFO" " memoriaRAM:RAM\|process_0~1 " "Node  \"memoriaRAM:RAM\|process_0~1\"" {  } { { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 1234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242413 ""} { "Info" "IDRC_NODES_INFO" " memoriaROM:ROM1\|memROM~0 " "Node  \"memoriaROM:ROM1\|memROM~0\"" {  } { { "memoriaROM.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/memoriaROM.vhd" 381 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242413 ""} { "Info" "IDRC_NODES_INFO" " CPU:CPU\|registradorGenerico:PC\|DOUT\[1\] " "Node  \"CPU:CPU\|registradorGenerico:PC\|DOUT\[1\]\"" {  } { { "registradorGenerico.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/registradorGenerico.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242413 ""} { "Info" "IDRC_NODES_INFO" " CPU:CPU\|registradorGenerico:PC\|DOUT\[3\] " "Node  \"CPU:CPU\|registradorGenerico:PC\|DOUT\[3\]\"" {  } { { "registradorGenerico.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/registradorGenerico.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242413 ""} { "Info" "IDRC_NODES_INFO" " CPU:CPU\|registradorGenerico:PC\|DOUT\[5\] " "Node  \"CPU:CPU\|registradorGenerico:PC\|DOUT\[5\]\"" {  } { { "registradorGenerico.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/registradorGenerico.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242413 ""} { "Info" "IDRC_NODES_INFO" " CPU:CPU\|registradorGenerico:PC\|DOUT\[2\] " "Node  \"CPU:CPU\|registradorGenerico:PC\|DOUT\[2\]\"" {  } { { "registradorGenerico.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/registradorGenerico.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242413 ""} { "Info" "IDRC_NODES_INFO" " CPU:CPU\|registradorGenerico:PC\|DOUT\[4\] " "Node  \"CPU:CPU\|registradorGenerico:PC\|DOUT\[4\]\"" {  } { { "registradorGenerico.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/registradorGenerico.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242413 ""} { "Info" "IDRC_NODES_INFO" " CPU:CPU\|registradorGenerico:PC\|DOUT\[6\] " "Node  \"CPU:CPU\|registradorGenerico:PC\|DOUT\[6\]\"" {  } { { "registradorGenerico.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/registradorGenerico.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242413 ""} { "Info" "IDRC_NODES_INFO" " CPU:CPU\|registradorGenerico:PC\|DOUT\[0\] " "Node  \"CPU:CPU\|registradorGenerico:PC\|DOUT\[0\]\"" {  } { { "registradorGenerico.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/registradorGenerico.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242413 ""} { "Info" "IDRC_NODES_INFO" " CPU:CPU\|decoderInstru:DECODER\|saida\[4\]~1 " "Node  \"CPU:CPU\|decoderInstru:DECODER\|saida\[4\]~1\"" {  } { { "decoderInstru.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/decoderInstru.vhd" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 1124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242413 ""} { "Info" "IDRC_NODES_INFO" " memoriaROM:ROM1\|memROM~42 " "Node  \"memoriaROM:ROM1\|memROM~42\"" {  } { { "memoriaROM.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/memoriaROM.vhd" 381 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 1399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242413 ""} { "Info" "IDRC_NODES_INFO" " memoriaROM:ROM1\|memROM~45 " "Node  \"memoriaROM:ROM1\|memROM~45\"" {  } { { "memoriaROM.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/memoriaROM.vhd" 381 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 1402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242413 ""} { "Info" "IDRC_NODES_INFO" " memoriaROM:ROM1\|memROM~36 " "Node  \"memoriaROM:ROM1\|memROM~36\"" {  } { { "memoriaROM.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/memoriaROM.vhd" 381 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 1393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242413 ""} { "Info" "IDRC_NODES_INFO" " CPU:CPU\|decoderInstru:DECODER\|Equal9~0 " "Node  \"CPU:CPU\|decoderInstru:DECODER\|Equal9~0\"" {  } { { "decoderInstru.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/decoderInstru.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 1123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242413 ""} { "Info" "IDRC_NODES_INFO" " CPU:CPU\|decoderInstru:DECODER\|Equal10~0 " "Node  \"CPU:CPU\|decoderInstru:DECODER\|Equal10~0\"" {  } { { "decoderInstru.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/decoderInstru.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 1122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242413 ""} { "Info" "IDRC_NODES_INFO" " CPU:CPU\|decoderInstru:DECODER\|Equal8~0 " "Node  \"CPU:CPU\|decoderInstru:DECODER\|Equal8~0\"" {  } { { "decoderInstru.vhd" "" { Text "/home/will/SextoSemestre/DesComp-git/Aula7/decoderInstru.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/will/SextoSemestre/DesComp-git/Aula7/" { { 0 { 0 ""} 0 1165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1682383242413 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1682383242413 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1682383242413 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_SYNTHESIS" "66 9 " "Design Assistant information: finished post-synthesis analysis of current design -- generated 66 information messages and 9 warning messages" {  } {  } 2 308006 "Design Assistant information: finished post-synthesis analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1682383242414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 13 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "836 " "Peak virtual memory: 836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682383242435 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 21:40:42 2023 " "Processing ended: Mon Apr 24 21:40:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682383242435 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682383242435 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682383242435 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1682383242435 ""}
