From 0eb6b20aae08ffd1382a2eca779d8f2415eaf1d6 Mon Sep 17 00:00:00 2001
From: TalPilo <tal.pilo@solid-run.com>
Date: Thu, 7 May 2020 18:33:48 +0300
Subject: [PATCH 2/2] Add 1mw murata support to dtb

Signed-off-by: TalPilo <tal.pilo@solid-run.com>
---
 .../dts/freescale/fsl-imx8mm-solidrun.dts     | 82 +++++++++++++------
 1 file changed, 58 insertions(+), 24 deletions(-)

diff --git a/arch/arm64/boot/dts/freescale/fsl-imx8mm-solidrun.dts b/arch/arm64/boot/dts/freescale/fsl-imx8mm-solidrun.dts
index 85078a90cd2b..4ddd1df570a4 100755
--- a/arch/arm64/boot/dts/freescale/fsl-imx8mm-solidrun.dts
+++ b/arch/arm64/boot/dts/freescale/fsl-imx8mm-solidrun.dts
@@ -295,24 +295,45 @@
 
 		pinctrl_usdhc1_gpio: usdhc1grpgpio {
 			fsl,pins = <
-				MX8MM_IOMUXC_GPIO1_IO15_GPIO1_IO15	0x41
+				MX8MM_IOMUXC_GPIO1_IO00_ANAMIX_REF_CLK_32K 0x41
+                                MX8MM_IOMUXC_SD1_RESET_B_GPIO2_IO10     0x41 /* WL_REG_ON */
+                                MX8MM_IOMUXC_SD1_DATA4_GPIO2_IO6        0x41 /* BT_REG_ON */
+                                MX8MM_IOMUXC_SD1_DATA5_GPIO2_IO7        0x41  /* BT_DEV_WAKE */
 			>;
 		};
 
 		pinctrl_usdhc1: usdhc1grp {
-			fsl,pins = <
-				MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK		0x190
-				MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD		0x1d0
-				MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0	0x1d0
-				MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1	0x1d0
-				MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2	0x1d0
-				MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3	0x1d0
-				MX8MM_IOMUXC_SD1_DATA4_USDHC1_DATA4	0x1d0
-				MX8MM_IOMUXC_SD1_DATA5_USDHC1_DATA5	0x1d0
-				MX8MM_IOMUXC_SD1_DATA6_USDHC1_DATA6	0x1d0
-				MX8MM_IOMUXC_SD1_DATA7_USDHC1_DATA7	0x1d0
-			>;
-		};
+                        fsl,pins = <
+                                MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK         0x190
+                                MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD         0x1d0
+                                MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0     0x1d0
+                                MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1     0x1d0
+                                MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2     0x1d0
+                                MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3     0x1d0
+                        >;
+                };
+
+		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
+                        fsl,pins = <
+                                MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK         0x194
+                                MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD         0x1d4
+                                MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0     0x1d4
+                                MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1     0x1d4
+                                MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2     0x1d4
+                                MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3     0x1d4
+                        >;
+                };
+
+                pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
+                        fsl,pins = <
+                                MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK         0x196
+                                MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD         0x1d6
+                                MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0     0x1d6
+                                MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1     0x1d6
+                                MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2     0x1d6
+                                MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3     0x1d6
+                        >;
+                };
 
 		pinctrl_usdhc2_gpio: usdhc2grpgpio {
 			fsl,pins = <
@@ -743,6 +764,15 @@
 	status = "okay";
 };
 
+&uart1 { /* BT */
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_uart1>;
+        assigned-clocks = <&clk IMX8MM_CLK_UART1_SRC>;
+        assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
+        fsl,uart-has-rtscts;
+        status = "okay";
+};
+
 &uart2 { /* console */
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_uart2>;
@@ -755,7 +785,7 @@
 	assigned-clocks = <&clk IMX8MM_CLK_UART3_SRC>;
 	assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
 	fsl,uart-has-rtscts;
-	status = "okay";
+	status = "disabled";
 };
 
 &usbotg1 {
@@ -770,18 +800,22 @@
 	status = "okay";
 };
 
+/* wifi */
 &usdhc1 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_usdhc1>, <&pinctrl_usdhc1_gpio>;
-	bus-width = <8>;
-	non-removable;
-	no-sdio;
-	no-sd;
-	mmc-ddr-1_8v;
-//	status = "okay";
-	status = "disabled";
+        pinctrl-names = "default", "state_100mhz", "state_200mhz";
+        pinctrl-0 = <&pinctrl_usdhc1>, <&pinctrl_usdhc1_gpio>;
+        pinctrl-1 = <&pinctrl_usdhc1_100mhz>, <&pinctrl_usdhc1_gpio>;
+        pinctrl-2 = <&pinctrl_usdhc1_200mhz>, <&pinctrl_usdhc1_gpio>;
+        bus-width = <4>;
+        vmmc-supply = <&reg_sd1_vmmc>;
+        pm-ignore-notify;
+        keep-power-in-suspend;
+        non-removable;
+	reset-gpio = <&gpio2 10 GPIO_ACTIVE_LOW>;
+        status = "okay";
 };
 
+
 &usdhc2 {
 	pinctrl-names = "default", "state_100mhz", "state_200mhz";
 	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
-- 
2.17.1

