vhdl xil_defaultlib  \
"../../../bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocking.vhd" \
"../../../bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_resets.vhd" \
"../../../bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_support.vhd" \
"../../../bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_reset_sync.vhd" \
"../../../bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd" \
"../../../bd/base/ip/base_gmii_to_rgmii_0_0/base_gmii_to_rgmii_0_0/simulation/demo_tb.vhd" \
"../../../bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0.vhd" \
"../../../bd/base/ip/base_proc_sys_reset_0_0/sim/base_proc_sys_reset_0_0.vhd" \
"../../../bd/base/ip/base_gmii_to_rgmii_1_0/example_design/support/base_gmii_to_rgmii_1_0_clocking.vhd" \
"../../../bd/base/ip/base_gmii_to_rgmii_1_0/example_design/support/base_gmii_to_rgmii_1_0_resets.vhd" \
"../../../bd/base/ip/base_gmii_to_rgmii_1_0/example_design/support/base_gmii_to_rgmii_1_0_support.vhd" \
"../../../bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd" \
"../../../bd/base/ip/base_gmii_to_rgmii_1_0/base_gmii_to_rgmii_1_0/simulation/demo_tb.vhd" \
"../../../bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0.vhd" \
"../../../bd/base/ip/base_proc_sys_reset_0_2/sim/base_proc_sys_reset_0_2.vhd" \
"../../../bd/base/ip/base_v_tc_0_0/sim/base_v_tc_0_0.vhd" \
"../../../bd/base/ip/base_proc_sys_reset_0_1/sim/base_proc_sys_reset_0_1.vhd" \
"../../../bd/base/ip/base_axi_vdma_0_0/sim/base_axi_vdma_0_0.vhd" \
"../../../bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_b441_psr_aclk_0.vhd" \
"../../../bd/base/ip/base_proc_sys_reset_pclk_0/sim/base_proc_sys_reset_pclk_0.vhd" \
"../../../bd/base/ip/base_v_tc_0_1/sim/base_v_tc_0_1.vhd" \

nosort
