// Seed: 505081976
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(id_2 or id_3 or 1 or posedge id_1 or posedge id_6) $display(id_6);
  reg  id_7;
  wire id_8;
  genvar id_9;
  initial begin
    id_7 <= 1;
    id_9 <= 1;
  end
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input tri0 id_2,
    input supply1 id_3,
    output tri0 id_4
);
  wire id_6;
  wire id_7;
  wire id_8;
  module_0(
      id_8, id_6, id_6, id_6, id_7, id_7
  );
  logic [7:0] id_9;
  assign id_9[1] = id_7;
endmodule
