===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 10.7414 seconds

  ----User Time----  ----Wall Time----  ----Name----
    5.1009 ( 40.0%)    5.1009 ( 47.5%)  FIR Parser
    3.6011 ( 28.3%)    2.4027 ( 22.4%)  'firrtl.circuit' Pipeline
    1.0237 (  8.0%)    0.5121 (  4.8%)    'firrtl.module' Pipeline
    1.0213 (  8.0%)    0.5110 (  4.8%)      CSE
    0.0009 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.1147 (  0.9%)    0.1147 (  1.1%)    InferWidths
    0.3192 (  2.5%)    0.3192 (  3.0%)    LowerFIRRTLTypes
    1.3205 ( 10.4%)    0.6606 (  6.2%)    'firrtl.module' Pipeline
    0.4117 (  3.2%)    0.2060 (  1.9%)      ExpandWhens
    0.9047 (  7.1%)    0.4528 (  4.2%)      SimpleCanonicalizer
    0.7640 (  6.0%)    0.7640 (  7.1%)    IMConstProp
    0.0400 (  0.3%)    0.0400 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.0536 (  0.4%)    0.0269 (  0.3%)    'firrtl.module' Pipeline
    0.0507 (  0.4%)    0.0257 (  0.2%)      CheckWidths
    0.7354 (  5.8%)    0.7354 (  6.8%)  LowerFIRRTLToHW
    0.1392 (  1.1%)    0.1392 (  1.3%)  HWMemSimImpl
    1.3919 ( 10.9%)    0.6961 (  6.5%)  'hw.module' Pipeline
    0.0337 (  0.3%)    0.0176 (  0.2%)    HWCleanup
    0.5560 (  4.4%)    0.2843 (  2.6%)    CSE
    0.0012 (  0.0%)    0.0007 (  0.0%)      (A) DominanceInfo
    0.7952 (  6.2%)    0.4028 (  3.8%)    SimpleCanonicalizer
    0.2720 (  2.1%)    0.2720 (  2.5%)  HWLegalizeNames
    0.2145 (  1.7%)    0.1079 (  1.0%)  'hw.module' Pipeline
    0.2111 (  1.7%)    0.1062 (  1.0%)    PrettifyVerilog
    1.2763 ( 10.0%)    1.2763 ( 11.9%)  Output
    0.0064 (  0.1%)    0.0064 (  0.1%)  Rest
   12.7423 (100.0%)   10.7414 (100.0%)  Total

{
  totalTime: 10.812,
  maxMemory: 848556032
}
