@W: MT530 :"c:\d3120005043_zjh\hdl\zjh_exam.v":44:0:44:5|Found inferred clock xulie_0110_Moore|Clk which controls 5 sequential elements including current_state[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 
