# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Oct 14 2019 21:21:56

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX4K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for top|\spi0/spi_clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (top|\spi0/spi_clk:R vs. top|\spi0/spi_clk:R)
		5.2::Critical Path Report for (top|\spi0/spi_clk:R vs. top|\spi0/spi_clk:F)
		5.3::Critical Path Report for (top|\spi0/spi_clk:F vs. top|\spi0/spi_clk:F)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: SOUT
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: DEBUG_3
			6.2.2::Path details for port: DEBUG_8
			6.2.3::Path details for port: DEBUG_9
			6.2.4::Path details for port: SCK
			6.2.5::Path details for port: SDAT
			6.2.6::Path details for port: SEN
		6.3::PI to PO Path Details
			6.3.1::Path details for port: SLM_CLK
		6.4::Hold Times Path Details
			6.4.1::Path details for port: SOUT
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: DEBUG_3
			6.5.2::Path details for port: DEBUG_8
			6.5.3::Path details for port: DEBUG_9
			6.5.4::Path details for port: SCK
			6.5.5::Path details for port: SDAT
			6.5.6::Path details for port: SEN
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: SLM_CLK
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: top|\spi0/spi_clk  | Frequency: 134.51 MHz  | Target: 1.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
top|\spi0/spi_clk  top|\spi0/spi_clk  1e+006           994691      500000           496283      1e+006           997966      N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                        Setup Times  Clock Reference:Phase  
---------  --------------------------------  -----------  ---------------------  
SOUT       spi0.spi_clk_76_LC_12_15_4/lcout  2617         top|\spi0/spi_clk:R    


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port                        Clock to Out  Clock Reference:Phase  
---------  --------------------------------  ------------  ---------------------  
DEBUG_3    spi0.spi_clk_76_LC_12_15_4/lcout  11415         top|\spi0/spi_clk:R    
DEBUG_3    spi0.spi_clk_76_LC_12_15_4/lcout  8153          top|\spi0/spi_clk:F    
DEBUG_8    spi0.spi_clk_76_LC_12_15_4/lcout  9647          top|\spi0/spi_clk:F    
DEBUG_9    spi0.spi_clk_76_LC_12_15_4/lcout  8118          top|\spi0/spi_clk:R    
SCK        spi0.spi_clk_76_LC_12_15_4/lcout  12502         top|\spi0/spi_clk:R    
SCK        spi0.spi_clk_76_LC_12_15_4/lcout  9240          top|\spi0/spi_clk:F    
SDAT       spi0.spi_clk_76_LC_12_15_4/lcout  9773          top|\spi0/spi_clk:F    
SEN        spi0.spi_clk_76_LC_12_15_4/lcout  7894          top|\spi0/spi_clk:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
ICE_SYSCLK         SLM_CLK             19074       


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                        Hold Times  Clock Reference:Phase  
---------  --------------------------------  ----------  ---------------------  
SOUT       spi0.spi_clk_76_LC_12_15_4/lcout  -2104       top|\spi0/spi_clk:R    


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port                        Minimum Clock to Out  Clock Reference:Phase  
---------  --------------------------------  --------------------  ---------------------  
DEBUG_3    spi0.spi_clk_76_LC_12_15_4/lcout  7909                  top|\spi0/spi_clk:R    
DEBUG_3    spi0.spi_clk_76_LC_12_15_4/lcout  8153                  top|\spi0/spi_clk:F    
DEBUG_8    spi0.spi_clk_76_LC_12_15_4/lcout  9221                  top|\spi0/spi_clk:F    
DEBUG_9    spi0.spi_clk_76_LC_12_15_4/lcout  7755                  top|\spi0/spi_clk:R    
SCK        spi0.spi_clk_76_LC_12_15_4/lcout  8884                  top|\spi0/spi_clk:R    
SCK        spi0.spi_clk_76_LC_12_15_4/lcout  9240                  top|\spi0/spi_clk:F    
SDAT       spi0.spi_clk_76_LC_12_15_4/lcout  9368                  top|\spi0/spi_clk:F    
SEN        spi0.spi_clk_76_LC_12_15_4/lcout  7545                  top|\spi0/spi_clk:R    


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
ICE_SYSCLK         SLM_CLK             17945               

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for top|\spi0/spi_clk
***********************************************
Clock: top|\spi0/spi_clk
Frequency: 134.51 MHz | Target: 1.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i0_LC_14_18_0/sr
Capture Clock    : spi0.tx_shift_reg_i0_LC_14_18_0/clk
Setup Constraint : 500000p
Path slack       : 496283p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -203
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501080

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2349
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4797
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1835/I                           LocalMux                       0              2448  496283  RISE       1
I__1835/O                           LocalMux                     330              2777  496283  RISE       1
I__1841/I                           InMux                          0              2777  496283  RISE       1
I__1841/O                           InMux                        259              3037  496283  RISE       1
spi0.i1_1_lut_LC_15_17_1/in3        LogicCell40_SEQ_MODE_0000      0              3037  496283  RISE       1
spi0.i1_1_lut_LC_15_17_1/lcout      LogicCell40_SEQ_MODE_0000    316              3352  496283  RISE       1
I__1115/I                           Odrv4                          0              3352  496283  RISE       1
I__1115/O                           Odrv4                        351              3703  496283  RISE       1
I__1116/I                           Span4Mux_h                     0              3703  496283  RISE       1
I__1116/O                           Span4Mux_h                   302              4005  496283  RISE       1
I__1117/I                           LocalMux                       0              4005  496283  RISE       1
I__1117/O                           LocalMux                     330              4334  496283  RISE       1
I__1118/I                           SRMux                          0              4334  496283  RISE       1
I__1118/O                           SRMux                        463              4797  496283  RISE       1
spi0.tx_shift_reg_i0_LC_14_18_0/sr  LogicCell40_SEQ_MODE_1000      0              4797  496283  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2601/I                            Span4Mux_v                     0               372  FALL       1
I__2601/O                            Span4Mux_v                   372               743  FALL       1
I__2616/I                            LocalMux                       0               743  FALL       1
I__2616/O                            LocalMux                     309              1052  FALL       1
I__2629/I                            ClkMux                         0              1052  FALL       1
I__2629/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i0C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i0C/O           INV                            0              1283  RISE       1
spi0.tx_shift_reg_i0_LC_14_18_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (top|\spi0/spi_clk:R vs. top|\spi0/spi_clk:R)
***************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.t_FSM_i4_LC_16_15_4/in0
Capture Clock    : spi0.t_FSM_i4_LC_16_15_4/clk
Setup Constraint : 1000000p
Path slack       : 994691p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1129
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000659

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3520
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5968
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout       LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1837/I                                LocalMux                       0              2448  994691  RISE       1
I__1837/O                                LocalMux                     330              2777  994691  RISE       1
I__1847/I                                InMux                          0              2777  994691  RISE       1
I__1847/O                                InMux                        259              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  994691  RISE       3
I__1121/I                                LocalMux                       0              3486  994691  RISE       1
I__1121/O                                LocalMux                     330              3815  994691  RISE       1
I__1124/I                                InMux                          0              3815  994691  RISE       1
I__1124/O                                InMux                        259              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/in1     LogicCell40_SEQ_MODE_0000      0              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/lcout   LogicCell40_SEQ_MODE_0000    400              4475  994691  RISE       1
I__1092/I                                LocalMux                       0              4475  994691  RISE       1
I__1092/O                                LocalMux                     330              4804  994691  RISE       1
I__1093/I                                InMux                          0              4804  994691  RISE       1
I__1093/O                                InMux                        259              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/in3             LogicCell40_SEQ_MODE_0000      0              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_0000    316              5379  994691  RISE      15
I__1667/I                                LocalMux                       0              5379  994691  RISE       1
I__1667/O                                LocalMux                     330              5709  994691  RISE       1
I__1680/I                                InMux                          0              5709  994691  RISE       1
I__1680/O                                InMux                        259              5968  994691  RISE       1
spi0.t_FSM_i4_LC_16_15_4/in0             LogicCell40_SEQ_MODE_1010      0              5968  994691  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i4_LC_16_15_4/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1


5.2::Critical Path Report for (top|\spi0/spi_clk:R vs. top|\spi0/spi_clk:F)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i0_LC_14_18_0/sr
Capture Clock    : spi0.tx_shift_reg_i0_LC_14_18_0/clk
Setup Constraint : 500000p
Path slack       : 496283p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -203
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501080

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2349
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4797
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1835/I                           LocalMux                       0              2448  496283  RISE       1
I__1835/O                           LocalMux                     330              2777  496283  RISE       1
I__1841/I                           InMux                          0              2777  496283  RISE       1
I__1841/O                           InMux                        259              3037  496283  RISE       1
spi0.i1_1_lut_LC_15_17_1/in3        LogicCell40_SEQ_MODE_0000      0              3037  496283  RISE       1
spi0.i1_1_lut_LC_15_17_1/lcout      LogicCell40_SEQ_MODE_0000    316              3352  496283  RISE       1
I__1115/I                           Odrv4                          0              3352  496283  RISE       1
I__1115/O                           Odrv4                        351              3703  496283  RISE       1
I__1116/I                           Span4Mux_h                     0              3703  496283  RISE       1
I__1116/O                           Span4Mux_h                   302              4005  496283  RISE       1
I__1117/I                           LocalMux                       0              4005  496283  RISE       1
I__1117/O                           LocalMux                     330              4334  496283  RISE       1
I__1118/I                           SRMux                          0              4334  496283  RISE       1
I__1118/O                           SRMux                        463              4797  496283  RISE       1
spi0.tx_shift_reg_i0_LC_14_18_0/sr  LogicCell40_SEQ_MODE_1000      0              4797  496283  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2601/I                            Span4Mux_v                     0               372  FALL       1
I__2601/O                            Span4Mux_v                   372               743  FALL       1
I__2616/I                            LocalMux                       0               743  FALL       1
I__2616/O                            LocalMux                     309              1052  FALL       1
I__2629/I                            ClkMux                         0              1052  FALL       1
I__2629/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i0C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i0C/O           INV                            0              1283  RISE       1
spi0.tx_shift_reg_i0_LC_14_18_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1


5.3::Critical Path Report for (top|\spi0/spi_clk:F vs. top|\spi0/spi_clk:F)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i6_LC_17_16_4/lcout
Path End         : spi0.tx_shift_reg_i7_LC_16_17_3/in3
Capture Clock    : spi0.tx_shift_reg_i7_LC_16_17_3/clk
Setup Constraint : 1000000p
Path slack       : 997966p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001010

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1915
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3044
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2591/I                            Odrv4                          0                 0  FALL       1
I__2591/O                            Odrv4                        372               372  FALL       1
I__2600/I                            Span4Mux_h                     0               372  FALL       1
I__2600/O                            Span4Mux_h                   316               687  FALL       1
I__2614/I                            Span4Mux_h                     0               687  FALL       1
I__2614/O                            Span4Mux_h                   316              1003  FALL       1
I__2627/I                            Span4Mux_v                     0              1003  FALL       1
I__2627/O                            Span4Mux_v                   372              1375  FALL       1
I__2636/I                            LocalMux                       0              1375  FALL       1
I__2636/O                            LocalMux                     309              1683  FALL       1
I__2641/I                            ClkMux                         0              1683  FALL       1
I__2641/O                            ClkMux                       231              1915  FALL       1
INVspi0.tx_shift_reg_i4C/I           INV                            0              1915  FALL       1
INVspi0.tx_shift_reg_i4C/O           INV                            0              1915  RISE       3
spi0.tx_shift_reg_i6_LC_17_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i6_LC_17_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2455  997966  RISE       1
I__2055/I                              LocalMux                       0              2455  997966  RISE       1
I__2055/O                              LocalMux                     330              2784  997966  RISE       1
I__2056/I                              InMux                          0              2784  997966  RISE       1
I__2056/O                              InMux                        259              3044  997966  RISE       1
spi0.tx_shift_reg_i7_LC_16_17_3/in3    LogicCell40_SEQ_MODE_1000      0              3044  997966  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                            Odrv4                          0                 0  FALL       1
I__2590/O                            Odrv4                        372               372  FALL       1
I__2599/I                            Span4Mux_v                     0               372  FALL       1
I__2599/O                            Span4Mux_v                   372               743  FALL       1
I__2612/I                            LocalMux                       0               743  FALL       1
I__2612/O                            LocalMux                     309              1052  FALL       1
I__2625/I                            ClkMux                         0              1052  FALL       1
I__2625/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O           INV                            0              1283  RISE       5
spi0.tx_shift_reg_i7_LC_16_17_3/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: SOUT      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SOUT
Clock Port        : spi0.spi_clk_76_LC_12_15_4/lcout
Clock Reference   : top|\spi0/spi_clk:R
Setup Time        : 2617


Data Path Delay                3858
+ Setup Time                    400
- Capture Clock Path Delay    -1641
---------------------------- ------
Setup to Clock                 2617

Data Path
pin name                      model name                 delay  cummulative delay  edge  Fanout  
----------------------------  -------------------------  -----  -----------------  ----  ------  
SOUT                          top                        0      0                  RISE  1       
SOUT_pad_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
SOUT_pad_iopad/DOUT           IO_PAD                     590    590                RISE  1       
SOUT_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
SOUT_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__1694/I                     Odrv12                     0      1207               RISE  1       
I__1694/O                     Odrv12                     491    1698               RISE  1       
I__1695/I                     Span12Mux_h                0      1698               RISE  1       
I__1695/O                     Span12Mux_h                491    2189               RISE  1       
I__1696/I                     Sp12to4                    0      2189               RISE  1       
I__1696/O                     Sp12to4                    428    2617               RISE  1       
I__1697/I                     Span4Mux_h                 0      2617               RISE  1       
I__1697/O                     Span4Mux_h                 302    2918               RISE  1       
I__1698/I                     Span4Mux_v                 0      2918               RISE  1       
I__1698/O                     Span4Mux_v                 351    3269               RISE  1       
I__1699/I                     LocalMux                   0      3269               RISE  1       
I__1699/O                     LocalMux                   330    3599               RISE  1       
I__1700/I                     InMux                      0      3599               RISE  1       
I__1700/O                     InMux                      259    3858               RISE  1       
spi0.rx__5_i1_LC_16_18_1/in1  LogicCell40_SEQ_MODE_1000  0      3858               RISE  1       

Capture Clock Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  45      
I__2590/I                         Odrv4                      0      0                  RISE  1       
I__2590/O                         Odrv4                      351    351                RISE  1       
I__2598/I                         Span4Mux_h                 0      351                RISE  1       
I__2598/O                         Span4Mux_h                 302    652                RISE  1       
I__2611/I                         Span4Mux_v                 0      652                RISE  1       
I__2611/O                         Span4Mux_v                 351    1003               RISE  1       
I__2624/I                         LocalMux                   0      1003               RISE  1       
I__2624/O                         LocalMux                   330    1333               RISE  1       
I__2635/I                         ClkMux                     0      1333               RISE  1       
I__2635/O                         ClkMux                     309    1641               RISE  1       
spi0.rx__5_i1_LC_16_18_1/clk      LogicCell40_SEQ_MODE_1000  0      1641               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: DEBUG_3   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG_3
Clock Port         : spi0.spi_clk_76_LC_12_15_4/lcout
Clock Reference    : top|\spi0/spi_clk:R
Clock to Out Delay : 11415


Launch Clock Path Delay        1908
+ Clock To Q Delay              540
+ Data Path Delay              8967
---------------------------- ------
Clock To Out Delay            11415

Launch Clock Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  45      
I__2593/I                         Odrv12                     0      0                  RISE  1       
I__2593/O                         Odrv12                     491    491                RISE  1       
I__2605/I                         Sp12to4                    0      491                RISE  1       
I__2605/O                         Sp12to4                    428    919                RISE  1       
I__2620/I                         Span4Mux_v                 0      919                RISE  1       
I__2620/O                         Span4Mux_v                 351    1269               RISE  1       
I__2632/I                         LocalMux                   0      1269               RISE  1       
I__2632/O                         LocalMux                   330    1599               RISE  1       
I__2639/I                         ClkMux                     0      1599               RISE  1       
I__2639/O                         ClkMux                     309    1908               RISE  1       
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010  0      1908               RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.state_reg_i2_LC_15_16_6/lcout                         LogicCell40_SEQ_MODE_1010  540    2448               RISE  16      
I__1816/I                                                  LocalMux                   0      2448               RISE  1       
I__1816/O                                                  LocalMux                   330    2777               RISE  1       
I__1832/I                                                  InMux                      0      2777               RISE  1       
I__1832/O                                                  InMux                      259    3037               RISE  1       
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_LC_16_15_6/in0    LogicCell40_SEQ_MODE_0000  0      3037               RISE  1       
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_LC_16_15_6/lcout  LogicCell40_SEQ_MODE_0000  449    3486               RISE  2       
I__2569/I                                                  Odrv4                      0      3486               RISE  1       
I__2569/O                                                  Odrv4                      351    3836               RISE  1       
I__2570/I                                                  LocalMux                   0      3836               RISE  1       
I__2570/O                                                  LocalMux                   330    4166               RISE  1       
I__2572/I                                                  InMux                      0      4166               RISE  1       
I__2572/O                                                  InMux                      259    4425               RISE  1       
spi0.i2_3_lut_LC_18_15_4/in3                               LogicCell40_SEQ_MODE_0000  0      4425               RISE  1       
spi0.i2_3_lut_LC_18_15_4/lcout                             LogicCell40_SEQ_MODE_0000  288    4713               FALL  2       
I__2554/I                                                  Odrv4                      0      4713               FALL  1       
I__2554/O                                                  Odrv4                      372    5085               FALL  1       
I__2556/I                                                  Span4Mux_h                 0      5085               FALL  1       
I__2556/O                                                  Span4Mux_h                 316    5400               FALL  1       
I__2558/I                                                  Span4Mux_v                 0      5400               FALL  1       
I__2558/O                                                  Span4Mux_v                 372    5772               FALL  1       
I__2560/I                                                  Span4Mux_s2_h              0      5772               FALL  1       
I__2560/O                                                  Span4Mux_s2_h              203    5975               FALL  1       
I__2562/I                                                  IoSpan4Mux                 0      5975               FALL  1       
I__2562/O                                                  IoSpan4Mux                 323    6298               FALL  1       
I__2564/I                                                  LocalMux                   0      6298               FALL  1       
I__2564/O                                                  LocalMux                   309    6607               FALL  1       
I__2566/I                                                  IoInMux                    0      6607               FALL  1       
I__2566/O                                                  IoInMux                    217    6824               FALL  1       
DEBUG_3_pad_preio/DOUT0                                    PRE_IO_PIN_TYPE_011001     0      6824               FALL  1       
DEBUG_3_pad_preio/PADOUT                                   PRE_IO_PIN_TYPE_011001     2237   9061               FALL  1       
DEBUG_3_pad_iopad/DIN                                      IO_PAD                     0      9061               FALL  1       
DEBUG_3_pad_iopad/PACKAGEPIN:out                           IO_PAD                     2353   11415              FALL  1       
DEBUG_3                                                    top                        0      11415              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG_3
Clock Port         : spi0.spi_clk_76_LC_12_15_4/lcout
Clock Reference    : top|\spi0/spi_clk:F
Clock to Out Delay : 8153


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8153
---------------------------- ------
Clock To Out Delay             8153

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000  0      0                  FALL  45      
I__2593/I                         Odrv12                     0      0                  FALL  1       
I__2593/O                         Odrv12                     540    540                FALL  1       
I__2606/I                         LocalMux                   0      540                FALL  1       
I__2606/O                         LocalMux                   309    849                FALL  1       
I__2621/I                         InMux                      0      849                FALL  1       
I__2621/O                         InMux                      217    1066               FALL  1       
spi0.i2_3_lut_LC_18_15_4/in0      LogicCell40_SEQ_MODE_0000  0      1066               FALL  1       
spi0.i2_3_lut_LC_18_15_4/lcout    LogicCell40_SEQ_MODE_0000  386    1452               FALL  2       
I__2554/I                         Odrv4                      0      1452               FALL  1       
I__2554/O                         Odrv4                      372    1823               FALL  1       
I__2556/I                         Span4Mux_h                 0      1823               FALL  1       
I__2556/O                         Span4Mux_h                 316    2139               FALL  1       
I__2558/I                         Span4Mux_v                 0      2139               FALL  1       
I__2558/O                         Span4Mux_v                 372    2511               FALL  1       
I__2560/I                         Span4Mux_s2_h              0      2511               FALL  1       
I__2560/O                         Span4Mux_s2_h              203    2714               FALL  1       
I__2562/I                         IoSpan4Mux                 0      2714               FALL  1       
I__2562/O                         IoSpan4Mux                 323    3037               FALL  1       
I__2564/I                         LocalMux                   0      3037               FALL  1       
I__2564/O                         LocalMux                   309    3345               FALL  1       
I__2566/I                         IoInMux                    0      3345               FALL  1       
I__2566/O                         IoInMux                    217    3563               FALL  1       
DEBUG_3_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3563               FALL  1       
DEBUG_3_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5800               FALL  1       
DEBUG_3_pad_iopad/DIN             IO_PAD                     0      5800               FALL  1       
DEBUG_3_pad_iopad/PACKAGEPIN:out  IO_PAD                     2353   8153               FALL  1       
DEBUG_3                           top                        0      8153               FALL  1       

6.2.2::Path details for port: DEBUG_8   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG_8
Clock Port         : spi0.spi_clk_76_LC_12_15_4/lcout
Clock Reference    : top|\spi0/spi_clk:F
Clock to Out Delay : 9647


Launch Clock Path Delay        1599
+ Clock To Q Delay              540
+ Data Path Delay              7508
---------------------------- ------
Clock To Out Delay             9647

Launch Clock Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000  0      0                  FALL  45      
I__2592/I                             Odrv4                      0      0                  FALL  1       
I__2592/O                             Odrv4                      372    372                FALL  1       
I__2603/I                             Span4Mux_h                 0      372                FALL  1       
I__2603/O                             Span4Mux_h                 316    687                FALL  1       
I__2618/I                             Span4Mux_v                 0      687                FALL  1       
I__2618/O                             Span4Mux_v                 372    1059               FALL  1       
I__2631/I                             LocalMux                   0      1059               FALL  1       
I__2631/O                             LocalMux                   309    1368               FALL  1       
I__2638/I                             ClkMux                     0      1368               FALL  1       
I__2638/O                             ClkMux                     231    1599               FALL  1       
INVspi0.tx_shift_reg_i12C/I           INV                        0      1599               FALL  1       
INVspi0.tx_shift_reg_i12C/O           INV                        0      1599               RISE  7       
spi0.tx_shift_reg_i15_LC_17_17_5/clk  LogicCell40_SEQ_MODE_1000  0      1599               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.tx_shift_reg_i15_LC_17_17_5/lcout  LogicCell40_SEQ_MODE_1000  540    2139               FALL  2       
I__2236/I                               Odrv12                     0      2139               FALL  1       
I__2236/O                               Odrv12                     540    2679               FALL  1       
I__2238/I                               Span12Mux_v                0      2679               FALL  1       
I__2238/O                               Span12Mux_v                540    3219               FALL  1       
I__2240/I                               Span12Mux_s11_h            0      3219               FALL  1       
I__2240/O                               Span12Mux_s11_h            526    3745               FALL  1       
I__2242/I                               Sp12to4                    0      3745               FALL  1       
I__2242/O                               Sp12to4                    449    4194               FALL  1       
I__2244/I                               Span4Mux_s3_v              0      4194               FALL  1       
I__2244/O                               Span4Mux_s3_v              337    4531               FALL  1       
I__2246/I                               LocalMux                   0      4531               FALL  1       
I__2246/O                               LocalMux                   309    4839               FALL  1       
I__2248/I                               IoInMux                    0      4839               FALL  1       
I__2248/O                               IoInMux                    217    5057               FALL  1       
DEBUG_8_pad_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      5057               FALL  1       
DEBUG_8_pad_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   7294               FALL  1       
DEBUG_8_pad_iopad/DIN                   IO_PAD                     0      7294               FALL  1       
DEBUG_8_pad_iopad/PACKAGEPIN:out        IO_PAD                     2353   9647               FALL  1       
DEBUG_8                                 top                        0      9647               FALL  1       

6.2.3::Path details for port: DEBUG_9   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG_9
Clock Port         : spi0.spi_clk_76_LC_12_15_4/lcout
Clock Reference    : top|\spi0/spi_clk:R
Clock to Out Delay : 8118


Launch Clock Path Delay         989
+ Clock To Q Delay              540
+ Data Path Delay              6589
---------------------------- ------
Clock To Out Delay             8118

Launch Clock Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  45      
I__2589/I                         Odrv4                      0      0                  RISE  1       
I__2589/O                         Odrv4                      351    351                RISE  1       
I__2595/I                         LocalMux                   0      351                RISE  1       
I__2595/O                         LocalMux                   330    680                RISE  1       
I__2607/I                         ClkMux                     0      680                RISE  1       
I__2607/O                         ClkMux                     309    989                RISE  1       
spi0.CS_81_LC_13_15_0/clk         LogicCell40_SEQ_MODE_1011  0      989                RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.CS_81_LC_13_15_0/lcout       LogicCell40_SEQ_MODE_1011  540    1529               FALL  3       
I__2577/I                         Odrv12                     0      1529               FALL  1       
I__2577/O                         Odrv12                     540    2069               FALL  1       
I__2580/I                         Span12Mux_h                0      2069               FALL  1       
I__2580/O                         Span12Mux_h                540    2609               FALL  1       
I__2583/I                         Span12Mux_s8_v             0      2609               FALL  1       
I__2583/O                         Span12Mux_s8_v             393    3002               FALL  1       
I__2585/I                         LocalMux                   0      3002               FALL  1       
I__2585/O                         LocalMux                   309    3310               FALL  1       
I__2587/I                         IoInMux                    0      3310               FALL  1       
I__2587/O                         IoInMux                    217    3528               FALL  1       
DEBUG_9_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3528               FALL  1       
DEBUG_9_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5765               FALL  1       
DEBUG_9_pad_iopad/DIN             IO_PAD                     0      5765               FALL  1       
DEBUG_9_pad_iopad/PACKAGEPIN:out  IO_PAD                     2353   8118               FALL  1       
DEBUG_9                           top                        0      8118               FALL  1       

6.2.4::Path details for port: SCK       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCK
Clock Port         : spi0.spi_clk_76_LC_12_15_4/lcout
Clock Reference    : top|\spi0/spi_clk:R
Clock to Out Delay : 12502


Launch Clock Path Delay        1908
+ Clock To Q Delay              540
+ Data Path Delay             10054
---------------------------- ------
Clock To Out Delay            12502

Launch Clock Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  45      
I__2593/I                         Odrv12                     0      0                  RISE  1       
I__2593/O                         Odrv12                     491    491                RISE  1       
I__2605/I                         Sp12to4                    0      491                RISE  1       
I__2605/O                         Sp12to4                    428    919                RISE  1       
I__2620/I                         Span4Mux_v                 0      919                RISE  1       
I__2620/O                         Span4Mux_v                 351    1269               RISE  1       
I__2632/I                         LocalMux                   0      1269               RISE  1       
I__2632/O                         LocalMux                   330    1599               RISE  1       
I__2639/I                         ClkMux                     0      1599               RISE  1       
I__2639/O                         ClkMux                     309    1908               RISE  1       
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010  0      1908               RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.state_reg_i2_LC_15_16_6/lcout                         LogicCell40_SEQ_MODE_1010  540    2448               RISE  16      
I__1816/I                                                  LocalMux                   0      2448               RISE  1       
I__1816/O                                                  LocalMux                   330    2777               RISE  1       
I__1832/I                                                  InMux                      0      2777               RISE  1       
I__1832/O                                                  InMux                      259    3037               RISE  1       
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_LC_16_15_6/in0    LogicCell40_SEQ_MODE_0000  0      3037               RISE  1       
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_LC_16_15_6/lcout  LogicCell40_SEQ_MODE_0000  449    3486               RISE  2       
I__2569/I                                                  Odrv4                      0      3486               RISE  1       
I__2569/O                                                  Odrv4                      351    3836               RISE  1       
I__2570/I                                                  LocalMux                   0      3836               RISE  1       
I__2570/O                                                  LocalMux                   330    4166               RISE  1       
I__2572/I                                                  InMux                      0      4166               RISE  1       
I__2572/O                                                  InMux                      259    4425               RISE  1       
spi0.i2_3_lut_LC_18_15_4/in3                               LogicCell40_SEQ_MODE_0000  0      4425               RISE  1       
spi0.i2_3_lut_LC_18_15_4/lcout                             LogicCell40_SEQ_MODE_0000  288    4713               FALL  2       
I__2555/I                                                  Odrv12                     0      4713               FALL  1       
I__2555/O                                                  Odrv12                     540    5253               FALL  1       
I__2557/I                                                  Span12Mux_h                0      5253               FALL  1       
I__2557/O                                                  Span12Mux_h                540    5793               FALL  1       
I__2559/I                                                  Span12Mux_s9_h             0      5793               FALL  1       
I__2559/O                                                  Span12Mux_s9_h             435    6228               FALL  1       
I__2561/I                                                  Sp12to4                    0      6228               FALL  1       
I__2561/O                                                  Sp12to4                    449    6677               FALL  1       
I__2563/I                                                  Span4Mux_v                 0      6677               FALL  1       
I__2563/O                                                  Span4Mux_v                 372    7049               FALL  1       
I__2565/I                                                  Span4Mux_s3_v              0      7049               FALL  1       
I__2565/O                                                  Span4Mux_s3_v              337    7385               FALL  1       
I__2567/I                                                  LocalMux                   0      7385               FALL  1       
I__2567/O                                                  LocalMux                   309    7694               FALL  1       
I__2568/I                                                  IoInMux                    0      7694               FALL  1       
I__2568/O                                                  IoInMux                    217    7911               FALL  1       
SCK_pad_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      7911               FALL  1       
SCK_pad_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     2237   10148              FALL  1       
SCK_pad_iopad/DIN                                          IO_PAD                     0      10148              FALL  1       
SCK_pad_iopad/PACKAGEPIN:out                               IO_PAD                     2353   12502              FALL  1       
SCK                                                        top                        0      12502              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCK
Clock Port         : spi0.spi_clk_76_LC_12_15_4/lcout
Clock Reference    : top|\spi0/spi_clk:F
Clock to Out Delay : 9240


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              9240
---------------------------- ------
Clock To Out Delay             9240

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000  0      0                  FALL  45      
I__2593/I                         Odrv12                     0      0                  FALL  1       
I__2593/O                         Odrv12                     540    540                FALL  1       
I__2606/I                         LocalMux                   0      540                FALL  1       
I__2606/O                         LocalMux                   309    849                FALL  1       
I__2621/I                         InMux                      0      849                FALL  1       
I__2621/O                         InMux                      217    1066               FALL  1       
spi0.i2_3_lut_LC_18_15_4/in0      LogicCell40_SEQ_MODE_0000  0      1066               FALL  1       
spi0.i2_3_lut_LC_18_15_4/lcout    LogicCell40_SEQ_MODE_0000  386    1452               FALL  2       
I__2555/I                         Odrv12                     0      1452               FALL  1       
I__2555/O                         Odrv12                     540    1992               FALL  1       
I__2557/I                         Span12Mux_h                0      1992               FALL  1       
I__2557/O                         Span12Mux_h                540    2532               FALL  1       
I__2559/I                         Span12Mux_s9_h             0      2532               FALL  1       
I__2559/O                         Span12Mux_s9_h             435    2967               FALL  1       
I__2561/I                         Sp12to4                    0      2967               FALL  1       
I__2561/O                         Sp12to4                    449    3416               FALL  1       
I__2563/I                         Span4Mux_v                 0      3416               FALL  1       
I__2563/O                         Span4Mux_v                 372    3787               FALL  1       
I__2565/I                         Span4Mux_s3_v              0      3787               FALL  1       
I__2565/O                         Span4Mux_s3_v              337    4124               FALL  1       
I__2567/I                         LocalMux                   0      4124               FALL  1       
I__2567/O                         LocalMux                   309    4433               FALL  1       
I__2568/I                         IoInMux                    0      4433               FALL  1       
I__2568/O                         IoInMux                    217    4650               FALL  1       
SCK_pad_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      4650               FALL  1       
SCK_pad_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   6887               FALL  1       
SCK_pad_iopad/DIN                 IO_PAD                     0      6887               FALL  1       
SCK_pad_iopad/PACKAGEPIN:out      IO_PAD                     2353   9240               FALL  1       
SCK                               top                        0      9240               FALL  1       

6.2.5::Path details for port: SDAT      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SDAT
Clock Port         : spi0.spi_clk_76_LC_12_15_4/lcout
Clock Reference    : top|\spi0/spi_clk:F
Clock to Out Delay : 9773


Launch Clock Path Delay        1599
+ Clock To Q Delay              540
+ Data Path Delay              7634
---------------------------- ------
Clock To Out Delay             9773

Launch Clock Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000  0      0                  FALL  45      
I__2592/I                             Odrv4                      0      0                  FALL  1       
I__2592/O                             Odrv4                      372    372                FALL  1       
I__2603/I                             Span4Mux_h                 0      372                FALL  1       
I__2603/O                             Span4Mux_h                 316    687                FALL  1       
I__2618/I                             Span4Mux_v                 0      687                FALL  1       
I__2618/O                             Span4Mux_v                 372    1059               FALL  1       
I__2631/I                             LocalMux                   0      1059               FALL  1       
I__2631/O                             LocalMux                   309    1368               FALL  1       
I__2638/I                             ClkMux                     0      1368               FALL  1       
I__2638/O                             ClkMux                     231    1599               FALL  1       
INVspi0.tx_shift_reg_i12C/I           INV                        0      1599               FALL  1       
INVspi0.tx_shift_reg_i12C/O           INV                        0      1599               RISE  7       
spi0.tx_shift_reg_i15_LC_17_17_5/clk  LogicCell40_SEQ_MODE_1000  0      1599               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.tx_shift_reg_i15_LC_17_17_5/lcout  LogicCell40_SEQ_MODE_1000  540    2139               FALL  2       
I__2235/I                               Odrv12                     0      2139               FALL  1       
I__2235/O                               Odrv12                     540    2679               FALL  1       
I__2237/I                               Span12Mux_h                0      2679               FALL  1       
I__2237/O                               Span12Mux_h                540    3219               FALL  1       
I__2239/I                               Span12Mux_s9_v             0      3219               FALL  1       
I__2239/O                               Span12Mux_s9_v             421    3640               FALL  1       
I__2241/I                               Sp12to4                    0      3640               FALL  1       
I__2241/O                               Sp12to4                    449    4089               FALL  1       
I__2243/I                               Span4Mux_h                 0      4089               FALL  1       
I__2243/O                               Span4Mux_h                 316    4404               FALL  1       
I__2245/I                               Span4Mux_s2_v              0      4404               FALL  1       
I__2245/O                               Span4Mux_s2_v              252    4657               FALL  1       
I__2247/I                               LocalMux                   0      4657               FALL  1       
I__2247/O                               LocalMux                   309    4966               FALL  1       
I__2249/I                               IoInMux                    0      4966               FALL  1       
I__2249/O                               IoInMux                    217    5183               FALL  1       
SDAT_pad_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      5183               FALL  1       
SDAT_pad_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2237   7420               FALL  1       
SDAT_pad_iopad/DIN                      IO_PAD                     0      7420               FALL  1       
SDAT_pad_iopad/PACKAGEPIN:out           IO_PAD                     2353   9773               FALL  1       
SDAT                                    top                        0      9773               FALL  1       

6.2.6::Path details for port: SEN       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEN
Clock Port         : spi0.spi_clk_76_LC_12_15_4/lcout
Clock Reference    : top|\spi0/spi_clk:R
Clock to Out Delay : 7894


Launch Clock Path Delay         989
+ Clock To Q Delay              540
+ Data Path Delay              6365
---------------------------- ------
Clock To Out Delay             7894

Launch Clock Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  45      
I__2589/I                         Odrv4                      0      0                  RISE  1       
I__2589/O                         Odrv4                      351    351                RISE  1       
I__2595/I                         LocalMux                   0      351                RISE  1       
I__2595/O                         LocalMux                   330    680                RISE  1       
I__2607/I                         ClkMux                     0      680                RISE  1       
I__2607/O                         ClkMux                     309    989                RISE  1       
spi0.CS_81_LC_13_15_0/clk         LogicCell40_SEQ_MODE_1011  0      989                RISE  1       

Data Path
pin name                      model name                 delay  cummulative delay  edge  Fanout  
----------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.CS_81_LC_13_15_0/lcout   LogicCell40_SEQ_MODE_1011  540    1529               FALL  3       
I__2576/I                     Odrv12                     0      1529               FALL  1       
I__2576/O                     Odrv12                     540    2069               FALL  1       
I__2579/I                     Span12Mux_h                0      2069               FALL  1       
I__2579/O                     Span12Mux_h                540    2609               FALL  1       
I__2582/I                     Span12Mux_s3_v             0      2609               FALL  1       
I__2582/O                     Span12Mux_s3_v             168    2777               FALL  1       
I__2584/I                     LocalMux                   0      2777               FALL  1       
I__2584/O                     LocalMux                   309    3086               FALL  1       
I__2586/I                     IoInMux                    0      3086               FALL  1       
I__2586/O                     IoInMux                    217    3303               FALL  1       
SEN_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3303               FALL  1       
SEN_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5541               FALL  1       
SEN_pad_iopad/DIN             IO_PAD                     0      5541               FALL  1       
SEN_pad_iopad/PACKAGEPIN:out  IO_PAD                     2353   7894               FALL  1       
SEN                           top                        0      7894               FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: SLM_CLK   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : SLM_CLK
Input Port       : ICE_SYSCLK
Pad to Pad Delay : 19074

Pad to Pad Path
pin name                                            model name                          delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
ICE_SYSCLK                                          top                                 0      0                  RISE  1       
ICE_SYSCLK_pad_iopad/PACKAGEPIN:in                  IO_PAD                              0      0                  RISE  1       
ICE_SYSCLK_pad_iopad/DOUT                           IO_PAD                              590    590                RISE  1       
ICE_SYSCLK_pad_preio/PADIN                          PRE_IO_PIN_TYPE_000001              0      590                RISE  1       
ICE_SYSCLK_pad_preio/DIN0                           PRE_IO_PIN_TYPE_000001              617    1207               RISE  1       
I__444/I                                            Odrv12                              0      1207               RISE  1       
I__444/O                                            Odrv12                              491    1698               RISE  1       
I__445/I                                            Span12Mux_v                         0      1698               RISE  1       
I__445/O                                            Span12Mux_v                         491    2189               RISE  1       
I__446/I                                            Span12Mux_h                         0      2189               RISE  1       
I__446/O                                            Span12Mux_h                         491    2680               RISE  1       
I__447/I                                            Sp12to4                             0      2680               RISE  1       
I__447/O                                            Sp12to4                             428    3108               RISE  1       
I__448/I                                            Span4Mux_s3_v                       0      3108               RISE  1       
I__448/O                                            Span4Mux_s3_v                       316    3423               RISE  1       
I__449/I                                            LocalMux                            0      3423               RISE  1       
I__449/O                                            LocalMux                            330    3753               RISE  1       
I__450/I                                            IoInMux                             0      3753               RISE  1       
I__450/O                                            IoInMux                             259    4013               RISE  1       
clock_inst.pll_config/REFERENCECLK                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4013               RISE  1       
clock_inst.pll_config/PLLOUTGLOBAL                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  3016   7028               RISE  1       
I__466/I                                            GlobalMux                           0      7028               RISE  1       
I__466/O                                            GlobalMux                           154    7183               RISE  1       
I__467/I                                            Glb2LocalMux                        0      7183               RISE  1       
I__467/O                                            Glb2LocalMux                        449    7632               RISE  1       
I__468/I                                            LocalMux                            0      7632               RISE  1       
I__468/O                                            LocalMux                            330    7961               RISE  1       
I__469/I                                            InMux                               0      7961               RISE  1       
I__469/O                                            InMux                               259    8221               RISE  1       
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_7_1_1/in0    LogicCell40_SEQ_MODE_0000           0      8221               RISE  1       
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_7_1_1/lcout  LogicCell40_SEQ_MODE_0000           449    8670               RISE  1       
I__459/I                                            Odrv12                              0      8670               RISE  1       
I__459/O                                            Odrv12                              491    9160               RISE  1       
I__460/I                                            Sp12to4                             0      9160               RISE  1       
I__460/O                                            Sp12to4                             428    9588               RISE  1       
I__461/I                                            Span4Mux_h                          0      9588               RISE  1       
I__461/O                                            Span4Mux_h                          302    9890               RISE  1       
I__462/I                                            Span4Mux_h                          0      9890               RISE  1       
I__462/O                                            Span4Mux_h                          302    10191              RISE  1       
I__463/I                                            Span4Mux_s2_h                       0      10191              RISE  1       
I__463/O                                            Span4Mux_s2_h                       203    10395              RISE  1       
I__464/I                                            LocalMux                            0      10395              RISE  1       
I__464/O                                            LocalMux                            330    10724              RISE  1       
I__465/I                                            IoInMux                             0      10724              RISE  1       
I__465/O                                            IoInMux                             259    10984              RISE  1       
clk_gb/USERSIGNALTOGLOBALBUFFER                     ICE_GB                              0      10984              RISE  1       
clk_gb/GLOBALBUFFEROUTPUT                           ICE_GB                              617    11601              RISE  175     
I__2898/I                                           gio2CtrlBuf                         0      11601              RISE  1       
I__2898/O                                           gio2CtrlBuf                         0      11601              RISE  1       
I__2899/I                                           GlobalMux                           0      11601              RISE  1       
I__2899/O                                           GlobalMux                           154    11755              RISE  1       
I__2954/I                                           Glb2LocalMux                        0      11755              RISE  1       
I__2954/O                                           Glb2LocalMux                        449    12204              RISE  1       
I__2960/I                                           LocalMux                            0      12204              RISE  1       
I__2960/O                                           LocalMux                            330    12534              RISE  1       
I__2961/I                                           InMux                               0      12534              RISE  1       
I__2961/O                                           InMux                               259    12793              RISE  1       
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_5/in3      LogicCell40_SEQ_MODE_0000           0      12793              RISE  1       
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_5/lcout    LogicCell40_SEQ_MODE_0000           316    13109              RISE  1       
I__2893/I                                           Odrv4                               0      13109              RISE  1       
I__2893/O                                           Odrv4                               351    13460              RISE  1       
I__2894/I                                           Span4Mux_s0_h                       0      13460              RISE  1       
I__2894/O                                           Span4Mux_s0_h                       147    13607              RISE  1       
I__2895/I                                           IoSpan4Mux                          0      13607              RISE  1       
I__2895/O                                           IoSpan4Mux                          288    13895              RISE  1       
I__2896/I                                           LocalMux                            0      13895              RISE  1       
I__2896/O                                           LocalMux                            330    14224              RISE  1       
I__2897/I                                           IoInMux                             0      14224              RISE  1       
I__2897/O                                           IoInMux                             259    14484              RISE  1       
SLM_CLK_pad_preio/DOUT0                             PRE_IO_PIN_TYPE_011001              0      14484              RISE  1       
SLM_CLK_pad_preio/PADOUT                            PRE_IO_PIN_TYPE_011001              2237   16721              FALL  1       
SLM_CLK_pad_iopad/DIN                               IO_PAD                              0      16721              FALL  1       
SLM_CLK_pad_iopad/PACKAGEPIN:out                    IO_PAD                              2353   19074              FALL  1       
SLM_CLK                                             top                                 0      19074              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: SOUT      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SOUT
Clock Port        : spi0.spi_clk_76_LC_12_15_4/lcout
Clock Reference   : top|\spi0/spi_clk:R
Hold Time         : -2104


Capture Clock Path Delay       1641
+ Hold  Time                      0
- Data Path Delay             -3745
---------------------------- ------
Hold Time                     -2104

Data Path
pin name                      model name                 delay  cummulative delay  edge  Fanout  
----------------------------  -------------------------  -----  -----------------  ----  ------  
SOUT                          top                        0      0                  FALL  1       
SOUT_pad_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
SOUT_pad_iopad/DOUT           IO_PAD                     540    540                FALL  1       
SOUT_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
SOUT_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__1694/I                     Odrv12                     0      1003               FALL  1       
I__1694/O                     Odrv12                     540    1543               FALL  1       
I__1695/I                     Span12Mux_h                0      1543               FALL  1       
I__1695/O                     Span12Mux_h                540    2083               FALL  1       
I__1696/I                     Sp12to4                    0      2083               FALL  1       
I__1696/O                     Sp12to4                    449    2532               FALL  1       
I__1697/I                     Span4Mux_h                 0      2532               FALL  1       
I__1697/O                     Span4Mux_h                 316    2847               FALL  1       
I__1698/I                     Span4Mux_v                 0      2847               FALL  1       
I__1698/O                     Span4Mux_v                 372    3219               FALL  1       
I__1699/I                     LocalMux                   0      3219               FALL  1       
I__1699/O                     LocalMux                   309    3528               FALL  1       
I__1700/I                     InMux                      0      3528               FALL  1       
I__1700/O                     InMux                      217    3745               FALL  1       
spi0.rx__5_i1_LC_16_18_1/in1  LogicCell40_SEQ_MODE_1000  0      3745               FALL  1       

Capture Clock Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  45      
I__2590/I                         Odrv4                      0      0                  RISE  1       
I__2590/O                         Odrv4                      351    351                RISE  1       
I__2598/I                         Span4Mux_h                 0      351                RISE  1       
I__2598/O                         Span4Mux_h                 302    652                RISE  1       
I__2611/I                         Span4Mux_v                 0      652                RISE  1       
I__2611/O                         Span4Mux_v                 351    1003               RISE  1       
I__2624/I                         LocalMux                   0      1003               RISE  1       
I__2624/O                         LocalMux                   330    1333               RISE  1       
I__2635/I                         ClkMux                     0      1333               RISE  1       
I__2635/O                         ClkMux                     309    1641               RISE  1       
spi0.rx__5_i1_LC_16_18_1/clk      LogicCell40_SEQ_MODE_1000  0      1641               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: DEBUG_3   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG_3
Clock Port         : spi0.spi_clk_76_LC_12_15_4/lcout
Clock Reference    : top|\spi0/spi_clk:R
Clock to Out Delay : 7909


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              7909
---------------------------- ------
Clock To Out Delay             7909

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  45      
I__2593/I                         Odrv12                     0      0                  RISE  1       
I__2593/O                         Odrv12                     491    491                RISE  1       
I__2606/I                         LocalMux                   0      491                RISE  1       
I__2606/O                         LocalMux                   330    821                RISE  1       
I__2621/I                         InMux                      0      821                RISE  1       
I__2621/O                         InMux                      259    1080               RISE  1       
spi0.i2_3_lut_LC_18_15_4/in0      LogicCell40_SEQ_MODE_0000  0      1080               RISE  1       
spi0.i2_3_lut_LC_18_15_4/lcout    LogicCell40_SEQ_MODE_0000  449    1529               RISE  2       
I__2554/I                         Odrv4                      0      1529               RISE  1       
I__2554/O                         Odrv4                      351    1880               RISE  1       
I__2556/I                         Span4Mux_h                 0      1880               RISE  1       
I__2556/O                         Span4Mux_h                 302    2181               RISE  1       
I__2558/I                         Span4Mux_v                 0      2181               RISE  1       
I__2558/O                         Span4Mux_v                 351    2532               RISE  1       
I__2560/I                         Span4Mux_s2_h              0      2532               RISE  1       
I__2560/O                         Span4Mux_s2_h              203    2735               RISE  1       
I__2562/I                         IoSpan4Mux                 0      2735               RISE  1       
I__2562/O                         IoSpan4Mux                 288    3023               RISE  1       
I__2564/I                         LocalMux                   0      3023               RISE  1       
I__2564/O                         LocalMux                   330    3352               RISE  1       
I__2566/I                         IoInMux                    0      3352               RISE  1       
I__2566/O                         IoInMux                    259    3612               RISE  1       
DEBUG_3_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3612               RISE  1       
DEBUG_3_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5618               RISE  1       
DEBUG_3_pad_iopad/DIN             IO_PAD                     0      5618               RISE  1       
DEBUG_3_pad_iopad/PACKAGEPIN:out  IO_PAD                     2292   7909               RISE  1       
DEBUG_3                           top                        0      7909               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG_3
Clock Port         : spi0.spi_clk_76_LC_12_15_4/lcout
Clock Reference    : top|\spi0/spi_clk:F
Clock to Out Delay : 8153


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8153
---------------------------- ------
Clock To Out Delay             8153

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000  0      0                  FALL  45      
I__2593/I                         Odrv12                     0      0                  FALL  1       
I__2593/O                         Odrv12                     540    540                FALL  1       
I__2606/I                         LocalMux                   0      540                FALL  1       
I__2606/O                         LocalMux                   309    849                FALL  1       
I__2621/I                         InMux                      0      849                FALL  1       
I__2621/O                         InMux                      217    1066               FALL  1       
spi0.i2_3_lut_LC_18_15_4/in0      LogicCell40_SEQ_MODE_0000  0      1066               FALL  1       
spi0.i2_3_lut_LC_18_15_4/lcout    LogicCell40_SEQ_MODE_0000  386    1452               FALL  2       
I__2554/I                         Odrv4                      0      1452               FALL  1       
I__2554/O                         Odrv4                      372    1823               FALL  1       
I__2556/I                         Span4Mux_h                 0      1823               FALL  1       
I__2556/O                         Span4Mux_h                 316    2139               FALL  1       
I__2558/I                         Span4Mux_v                 0      2139               FALL  1       
I__2558/O                         Span4Mux_v                 372    2511               FALL  1       
I__2560/I                         Span4Mux_s2_h              0      2511               FALL  1       
I__2560/O                         Span4Mux_s2_h              203    2714               FALL  1       
I__2562/I                         IoSpan4Mux                 0      2714               FALL  1       
I__2562/O                         IoSpan4Mux                 323    3037               FALL  1       
I__2564/I                         LocalMux                   0      3037               FALL  1       
I__2564/O                         LocalMux                   309    3345               FALL  1       
I__2566/I                         IoInMux                    0      3345               FALL  1       
I__2566/O                         IoInMux                    217    3563               FALL  1       
DEBUG_3_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3563               FALL  1       
DEBUG_3_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5800               FALL  1       
DEBUG_3_pad_iopad/DIN             IO_PAD                     0      5800               FALL  1       
DEBUG_3_pad_iopad/PACKAGEPIN:out  IO_PAD                     2353   8153               FALL  1       
DEBUG_3                           top                        0      8153               FALL  1       

6.5.2::Path details for port: DEBUG_8   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG_8
Clock Port         : spi0.spi_clk_76_LC_12_15_4/lcout
Clock Reference    : top|\spi0/spi_clk:F
Clock to Out Delay : 9221


Launch Clock Path Delay        1599
+ Clock To Q Delay              540
+ Data Path Delay              7082
---------------------------- ------
Clock To Out Delay             9221

Launch Clock Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000  0      0                  FALL  45      
I__2592/I                             Odrv4                      0      0                  FALL  1       
I__2592/O                             Odrv4                      372    372                FALL  1       
I__2603/I                             Span4Mux_h                 0      372                FALL  1       
I__2603/O                             Span4Mux_h                 316    687                FALL  1       
I__2618/I                             Span4Mux_v                 0      687                FALL  1       
I__2618/O                             Span4Mux_v                 372    1059               FALL  1       
I__2631/I                             LocalMux                   0      1059               FALL  1       
I__2631/O                             LocalMux                   309    1368               FALL  1       
I__2638/I                             ClkMux                     0      1368               FALL  1       
I__2638/O                             ClkMux                     231    1599               FALL  1       
INVspi0.tx_shift_reg_i12C/I           INV                        0      1599               FALL  1       
INVspi0.tx_shift_reg_i12C/O           INV                        0      1599               RISE  7       
spi0.tx_shift_reg_i15_LC_17_17_5/clk  LogicCell40_SEQ_MODE_1000  0      1599               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.tx_shift_reg_i15_LC_17_17_5/lcout  LogicCell40_SEQ_MODE_1000  540    2139               RISE  2       
I__2236/I                               Odrv12                     0      2139               RISE  1       
I__2236/O                               Odrv12                     491    2630               RISE  1       
I__2238/I                               Span12Mux_v                0      2630               RISE  1       
I__2238/O                               Span12Mux_v                491    3121               RISE  1       
I__2240/I                               Span12Mux_s11_h            0      3121               RISE  1       
I__2240/O                               Span12Mux_s11_h            470    3591               RISE  1       
I__2242/I                               Sp12to4                    0      3591               RISE  1       
I__2242/O                               Sp12to4                    428    4019               RISE  1       
I__2244/I                               Span4Mux_s3_v              0      4019               RISE  1       
I__2244/O                               Span4Mux_s3_v              316    4334               RISE  1       
I__2246/I                               LocalMux                   0      4334               RISE  1       
I__2246/O                               LocalMux                   330    4664               RISE  1       
I__2248/I                               IoInMux                    0      4664               RISE  1       
I__2248/O                               IoInMux                    259    4923               RISE  1       
DEBUG_8_pad_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      4923               RISE  1       
DEBUG_8_pad_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   6929               RISE  1       
DEBUG_8_pad_iopad/DIN                   IO_PAD                     0      6929               RISE  1       
DEBUG_8_pad_iopad/PACKAGEPIN:out        IO_PAD                     2292   9221               RISE  1       
DEBUG_8                                 top                        0      9221               RISE  1       

6.5.3::Path details for port: DEBUG_9   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG_9
Clock Port         : spi0.spi_clk_76_LC_12_15_4/lcout
Clock Reference    : top|\spi0/spi_clk:R
Clock to Out Delay : 7755


Launch Clock Path Delay         989
+ Clock To Q Delay              540
+ Data Path Delay              6226
---------------------------- ------
Clock To Out Delay             7755

Launch Clock Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  45      
I__2589/I                         Odrv4                      0      0                  RISE  1       
I__2589/O                         Odrv4                      351    351                RISE  1       
I__2595/I                         LocalMux                   0      351                RISE  1       
I__2595/O                         LocalMux                   330    680                RISE  1       
I__2607/I                         ClkMux                     0      680                RISE  1       
I__2607/O                         ClkMux                     309    989                RISE  1       
spi0.CS_81_LC_13_15_0/clk         LogicCell40_SEQ_MODE_1011  0      989                RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.CS_81_LC_13_15_0/lcout       LogicCell40_SEQ_MODE_1011  540    1529               RISE  3       
I__2577/I                         Odrv12                     0      1529               RISE  1       
I__2577/O                         Odrv12                     491    2020               RISE  1       
I__2580/I                         Span12Mux_h                0      2020               RISE  1       
I__2580/O                         Span12Mux_h                491    2511               RISE  1       
I__2583/I                         Span12Mux_s8_v             0      2511               RISE  1       
I__2583/O                         Span12Mux_s8_v             358    2869               RISE  1       
I__2585/I                         LocalMux                   0      2869               RISE  1       
I__2585/O                         LocalMux                   330    3198               RISE  1       
I__2587/I                         IoInMux                    0      3198               RISE  1       
I__2587/O                         IoInMux                    259    3458               RISE  1       
DEBUG_9_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3458               RISE  1       
DEBUG_9_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5463               RISE  1       
DEBUG_9_pad_iopad/DIN             IO_PAD                     0      5463               RISE  1       
DEBUG_9_pad_iopad/PACKAGEPIN:out  IO_PAD                     2292   7755               RISE  1       
DEBUG_9                           top                        0      7755               RISE  1       

6.5.4::Path details for port: SCK       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCK
Clock Port         : spi0.spi_clk_76_LC_12_15_4/lcout
Clock Reference    : top|\spi0/spi_clk:R
Clock to Out Delay : 8884


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8884
---------------------------- ------
Clock To Out Delay             8884

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  45      
I__2593/I                         Odrv12                     0      0                  RISE  1       
I__2593/O                         Odrv12                     491    491                RISE  1       
I__2606/I                         LocalMux                   0      491                RISE  1       
I__2606/O                         LocalMux                   330    821                RISE  1       
I__2621/I                         InMux                      0      821                RISE  1       
I__2621/O                         InMux                      259    1080               RISE  1       
spi0.i2_3_lut_LC_18_15_4/in0      LogicCell40_SEQ_MODE_0000  0      1080               RISE  1       
spi0.i2_3_lut_LC_18_15_4/lcout    LogicCell40_SEQ_MODE_0000  449    1529               RISE  2       
I__2555/I                         Odrv12                     0      1529               RISE  1       
I__2555/O                         Odrv12                     491    2020               RISE  1       
I__2557/I                         Span12Mux_h                0      2020               RISE  1       
I__2557/O                         Span12Mux_h                491    2511               RISE  1       
I__2559/I                         Span12Mux_s9_h             0      2511               RISE  1       
I__2559/O                         Span12Mux_s9_h             393    2904               RISE  1       
I__2561/I                         Sp12to4                    0      2904               RISE  1       
I__2561/O                         Sp12to4                    428    3331               RISE  1       
I__2563/I                         Span4Mux_v                 0      3331               RISE  1       
I__2563/O                         Span4Mux_v                 351    3682               RISE  1       
I__2565/I                         Span4Mux_s3_v              0      3682               RISE  1       
I__2565/O                         Span4Mux_s3_v              316    3998               RISE  1       
I__2567/I                         LocalMux                   0      3998               RISE  1       
I__2567/O                         LocalMux                   330    4327               RISE  1       
I__2568/I                         IoInMux                    0      4327               RISE  1       
I__2568/O                         IoInMux                    259    4587               RISE  1       
SCK_pad_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      4587               RISE  1       
SCK_pad_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   6593               RISE  1       
SCK_pad_iopad/DIN                 IO_PAD                     0      6593               RISE  1       
SCK_pad_iopad/PACKAGEPIN:out      IO_PAD                     2292   8884               RISE  1       
SCK                               top                        0      8884               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCK
Clock Port         : spi0.spi_clk_76_LC_12_15_4/lcout
Clock Reference    : top|\spi0/spi_clk:F
Clock to Out Delay : 9240


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              9240
---------------------------- ------
Clock To Out Delay             9240

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000  0      0                  FALL  45      
I__2593/I                         Odrv12                     0      0                  FALL  1       
I__2593/O                         Odrv12                     540    540                FALL  1       
I__2606/I                         LocalMux                   0      540                FALL  1       
I__2606/O                         LocalMux                   309    849                FALL  1       
I__2621/I                         InMux                      0      849                FALL  1       
I__2621/O                         InMux                      217    1066               FALL  1       
spi0.i2_3_lut_LC_18_15_4/in0      LogicCell40_SEQ_MODE_0000  0      1066               FALL  1       
spi0.i2_3_lut_LC_18_15_4/lcout    LogicCell40_SEQ_MODE_0000  386    1452               FALL  2       
I__2555/I                         Odrv12                     0      1452               FALL  1       
I__2555/O                         Odrv12                     540    1992               FALL  1       
I__2557/I                         Span12Mux_h                0      1992               FALL  1       
I__2557/O                         Span12Mux_h                540    2532               FALL  1       
I__2559/I                         Span12Mux_s9_h             0      2532               FALL  1       
I__2559/O                         Span12Mux_s9_h             435    2967               FALL  1       
I__2561/I                         Sp12to4                    0      2967               FALL  1       
I__2561/O                         Sp12to4                    449    3416               FALL  1       
I__2563/I                         Span4Mux_v                 0      3416               FALL  1       
I__2563/O                         Span4Mux_v                 372    3787               FALL  1       
I__2565/I                         Span4Mux_s3_v              0      3787               FALL  1       
I__2565/O                         Span4Mux_s3_v              337    4124               FALL  1       
I__2567/I                         LocalMux                   0      4124               FALL  1       
I__2567/O                         LocalMux                   309    4433               FALL  1       
I__2568/I                         IoInMux                    0      4433               FALL  1       
I__2568/O                         IoInMux                    217    4650               FALL  1       
SCK_pad_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      4650               FALL  1       
SCK_pad_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   6887               FALL  1       
SCK_pad_iopad/DIN                 IO_PAD                     0      6887               FALL  1       
SCK_pad_iopad/PACKAGEPIN:out      IO_PAD                     2353   9240               FALL  1       
SCK                               top                        0      9240               FALL  1       

6.5.5::Path details for port: SDAT      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SDAT
Clock Port         : spi0.spi_clk_76_LC_12_15_4/lcout
Clock Reference    : top|\spi0/spi_clk:F
Clock to Out Delay : 9368


Launch Clock Path Delay        1599
+ Clock To Q Delay              540
+ Data Path Delay              7229
---------------------------- ------
Clock To Out Delay             9368

Launch Clock Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000  0      0                  FALL  45      
I__2592/I                             Odrv4                      0      0                  FALL  1       
I__2592/O                             Odrv4                      372    372                FALL  1       
I__2603/I                             Span4Mux_h                 0      372                FALL  1       
I__2603/O                             Span4Mux_h                 316    687                FALL  1       
I__2618/I                             Span4Mux_v                 0      687                FALL  1       
I__2618/O                             Span4Mux_v                 372    1059               FALL  1       
I__2631/I                             LocalMux                   0      1059               FALL  1       
I__2631/O                             LocalMux                   309    1368               FALL  1       
I__2638/I                             ClkMux                     0      1368               FALL  1       
I__2638/O                             ClkMux                     231    1599               FALL  1       
INVspi0.tx_shift_reg_i12C/I           INV                        0      1599               FALL  1       
INVspi0.tx_shift_reg_i12C/O           INV                        0      1599               RISE  7       
spi0.tx_shift_reg_i15_LC_17_17_5/clk  LogicCell40_SEQ_MODE_1000  0      1599               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.tx_shift_reg_i15_LC_17_17_5/lcout  LogicCell40_SEQ_MODE_1000  540    2139               RISE  2       
I__2235/I                               Odrv12                     0      2139               RISE  1       
I__2235/O                               Odrv12                     491    2630               RISE  1       
I__2237/I                               Span12Mux_h                0      2630               RISE  1       
I__2237/O                               Span12Mux_h                491    3121               RISE  1       
I__2239/I                               Span12Mux_s9_v             0      3121               RISE  1       
I__2239/O                               Span12Mux_s9_v             379    3500               RISE  1       
I__2241/I                               Sp12to4                    0      3500               RISE  1       
I__2241/O                               Sp12to4                    428    3928               RISE  1       
I__2243/I                               Span4Mux_h                 0      3928               RISE  1       
I__2243/O                               Span4Mux_h                 302    4229               RISE  1       
I__2245/I                               Span4Mux_s2_v              0      4229               RISE  1       
I__2245/O                               Span4Mux_s2_v              252    4482               RISE  1       
I__2247/I                               LocalMux                   0      4482               RISE  1       
I__2247/O                               LocalMux                   330    4811               RISE  1       
I__2249/I                               IoInMux                    0      4811               RISE  1       
I__2249/O                               IoInMux                    259    5071               RISE  1       
SDAT_pad_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      5071               RISE  1       
SDAT_pad_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2006   7077               RISE  1       
SDAT_pad_iopad/DIN                      IO_PAD                     0      7077               RISE  1       
SDAT_pad_iopad/PACKAGEPIN:out           IO_PAD                     2292   9368               RISE  1       
SDAT                                    top                        0      9368               RISE  1       

6.5.6::Path details for port: SEN       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEN
Clock Port         : spi0.spi_clk_76_LC_12_15_4/lcout
Clock Reference    : top|\spi0/spi_clk:R
Clock to Out Delay : 7545


Launch Clock Path Delay         989
+ Clock To Q Delay              540
+ Data Path Delay              6016
---------------------------- ------
Clock To Out Delay             7545

Launch Clock Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  45      
I__2589/I                         Odrv4                      0      0                  RISE  1       
I__2589/O                         Odrv4                      351    351                RISE  1       
I__2595/I                         LocalMux                   0      351                RISE  1       
I__2595/O                         LocalMux                   330    680                RISE  1       
I__2607/I                         ClkMux                     0      680                RISE  1       
I__2607/O                         ClkMux                     309    989                RISE  1       
spi0.CS_81_LC_13_15_0/clk         LogicCell40_SEQ_MODE_1011  0      989                RISE  1       

Data Path
pin name                      model name                 delay  cummulative delay  edge  Fanout  
----------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.CS_81_LC_13_15_0/lcout   LogicCell40_SEQ_MODE_1011  540    1529               RISE  3       
I__2576/I                     Odrv12                     0      1529               RISE  1       
I__2576/O                     Odrv12                     491    2020               RISE  1       
I__2579/I                     Span12Mux_h                0      2020               RISE  1       
I__2579/O                     Span12Mux_h                491    2511               RISE  1       
I__2582/I                     Span12Mux_s3_v             0      2511               RISE  1       
I__2582/O                     Span12Mux_s3_v             147    2658               RISE  1       
I__2584/I                     LocalMux                   0      2658               RISE  1       
I__2584/O                     LocalMux                   330    2988               RISE  1       
I__2586/I                     IoInMux                    0      2988               RISE  1       
I__2586/O                     IoInMux                    259    3247               RISE  1       
SEN_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3247               RISE  1       
SEN_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5253               RISE  1       
SEN_pad_iopad/DIN             IO_PAD                     0      5253               RISE  1       
SEN_pad_iopad/PACKAGEPIN:out  IO_PAD                     2292   7545               RISE  1       
SEN                           top                        0      7545               RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: SLM_CLK   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : SLM_CLK
Input Port       : ICE_SYSCLK
Pad to Pad Delay : 17945

Pad to Pad Path
pin name                                            model name                          delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
ICE_SYSCLK                                          top                                 0      0                  FALL  1       
ICE_SYSCLK_pad_iopad/PACKAGEPIN:in                  IO_PAD                              0      0                  FALL  1       
ICE_SYSCLK_pad_iopad/DOUT                           IO_PAD                              540    540                FALL  1       
ICE_SYSCLK_pad_preio/PADIN                          PRE_IO_PIN_TYPE_000001              0      540                FALL  1       
ICE_SYSCLK_pad_preio/DIN0                           PRE_IO_PIN_TYPE_000001              463    1003               FALL  1       
I__444/I                                            Odrv12                              0      1003               FALL  1       
I__444/O                                            Odrv12                              540    1543               FALL  1       
I__445/I                                            Span12Mux_v                         0      1543               FALL  1       
I__445/O                                            Span12Mux_v                         540    2083               FALL  1       
I__446/I                                            Span12Mux_h                         0      2083               FALL  1       
I__446/O                                            Span12Mux_h                         540    2623               FALL  1       
I__447/I                                            Sp12to4                             0      2623               FALL  1       
I__447/O                                            Sp12to4                             449    3072               FALL  1       
I__448/I                                            Span4Mux_s3_v                       0      3072               FALL  1       
I__448/O                                            Span4Mux_s3_v                       337    3409               FALL  1       
I__449/I                                            LocalMux                            0      3409               FALL  1       
I__449/O                                            LocalMux                            309    3717               FALL  1       
I__450/I                                            IoInMux                             0      3717               FALL  1       
I__450/O                                            IoInMux                             217    3935               FALL  1       
clock_inst.pll_config/REFERENCECLK                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      3935               FALL  1       
clock_inst.pll_config/PLLOUTGLOBAL                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2847   6782               FALL  1       
I__466/I                                            GlobalMux                           0      6782               FALL  1       
I__466/O                                            GlobalMux                           77     6859               FALL  1       
I__467/I                                            Glb2LocalMux                        0      6859               FALL  1       
I__467/O                                            Glb2LocalMux                        358    7217               FALL  1       
I__468/I                                            LocalMux                            0      7217               FALL  1       
I__468/O                                            LocalMux                            309    7525               FALL  1       
I__469/I                                            InMux                               0      7525               FALL  1       
I__469/O                                            InMux                               217    7743               FALL  1       
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_7_1_1/in0    LogicCell40_SEQ_MODE_0000           0      7743               FALL  1       
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_7_1_1/lcout  LogicCell40_SEQ_MODE_0000           386    8129               FALL  1       
I__459/I                                            Odrv12                              0      8129               FALL  1       
I__459/O                                            Odrv12                              540    8669               FALL  1       
I__460/I                                            Sp12to4                             0      8669               FALL  1       
I__460/O                                            Sp12to4                             449    9117               FALL  1       
I__461/I                                            Span4Mux_h                          0      9117               FALL  1       
I__461/O                                            Span4Mux_h                          316    9433               FALL  1       
I__462/I                                            Span4Mux_h                          0      9433               FALL  1       
I__462/O                                            Span4Mux_h                          316    9749               FALL  1       
I__463/I                                            Span4Mux_s2_h                       0      9749               FALL  1       
I__463/O                                            Span4Mux_s2_h                       203    9952               FALL  1       
I__464/I                                            LocalMux                            0      9952               FALL  1       
I__464/O                                            LocalMux                            309    10261              FALL  1       
I__465/I                                            IoInMux                             0      10261              FALL  1       
I__465/O                                            IoInMux                             217    10478              FALL  1       
clk_gb/USERSIGNALTOGLOBALBUFFER                     ICE_GB                              0      10478              FALL  1       
clk_gb/GLOBALBUFFEROUTPUT                           ICE_GB                              561    11039              FALL  175     
I__2898/I                                           gio2CtrlBuf                         0      11039              FALL  1       
I__2898/O                                           gio2CtrlBuf                         0      11039              FALL  1       
I__2899/I                                           GlobalMux                           0      11039              FALL  1       
I__2899/O                                           GlobalMux                           77     11116              FALL  1       
I__2954/I                                           Glb2LocalMux                        0      11116              FALL  1       
I__2954/O                                           Glb2LocalMux                        358    11474              FALL  1       
I__2960/I                                           LocalMux                            0      11474              FALL  1       
I__2960/O                                           LocalMux                            309    11783              FALL  1       
I__2961/I                                           InMux                               0      11783              FALL  1       
I__2961/O                                           InMux                               217    12000              FALL  1       
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_5/in3      LogicCell40_SEQ_MODE_0000           0      12000              FALL  1       
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_5/lcout    LogicCell40_SEQ_MODE_0000           288    12288              FALL  1       
I__2893/I                                           Odrv4                               0      12288              FALL  1       
I__2893/O                                           Odrv4                               372    12659              FALL  1       
I__2894/I                                           Span4Mux_s0_h                       0      12659              FALL  1       
I__2894/O                                           Span4Mux_s0_h                       140    12800              FALL  1       
I__2895/I                                           IoSpan4Mux                          0      12800              FALL  1       
I__2895/O                                           IoSpan4Mux                          323    13122              FALL  1       
I__2896/I                                           LocalMux                            0      13122              FALL  1       
I__2896/O                                           LocalMux                            309    13431              FALL  1       
I__2897/I                                           IoInMux                             0      13431              FALL  1       
I__2897/O                                           IoInMux                             217    13648              FALL  1       
SLM_CLK_pad_preio/DOUT0                             PRE_IO_PIN_TYPE_011001              0      13648              FALL  1       
SLM_CLK_pad_preio/PADOUT                            PRE_IO_PIN_TYPE_011001              2006   15654              RISE  1       
SLM_CLK_pad_iopad/DIN                               IO_PAD                              0      15654              RISE  1       
SLM_CLK_pad_iopad/PACKAGEPIN:out                    IO_PAD                              2292   17945              RISE  1       
SLM_CLK                                             top                                 0      17945              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i0_LC_14_18_0/sr
Capture Clock    : spi0.tx_shift_reg_i0_LC_14_18_0/clk
Setup Constraint : 500000p
Path slack       : 496283p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -203
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501080

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2349
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4797
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1835/I                           LocalMux                       0              2448  496283  RISE       1
I__1835/O                           LocalMux                     330              2777  496283  RISE       1
I__1841/I                           InMux                          0              2777  496283  RISE       1
I__1841/O                           InMux                        259              3037  496283  RISE       1
spi0.i1_1_lut_LC_15_17_1/in3        LogicCell40_SEQ_MODE_0000      0              3037  496283  RISE       1
spi0.i1_1_lut_LC_15_17_1/lcout      LogicCell40_SEQ_MODE_0000    316              3352  496283  RISE       1
I__1115/I                           Odrv4                          0              3352  496283  RISE       1
I__1115/O                           Odrv4                        351              3703  496283  RISE       1
I__1116/I                           Span4Mux_h                     0              3703  496283  RISE       1
I__1116/O                           Span4Mux_h                   302              4005  496283  RISE       1
I__1117/I                           LocalMux                       0              4005  496283  RISE       1
I__1117/O                           LocalMux                     330              4334  496283  RISE       1
I__1118/I                           SRMux                          0              4334  496283  RISE       1
I__1118/O                           SRMux                        463              4797  496283  RISE       1
spi0.tx_shift_reg_i0_LC_14_18_0/sr  LogicCell40_SEQ_MODE_1000      0              4797  496283  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2601/I                            Span4Mux_v                     0               372  FALL       1
I__2601/O                            Span4Mux_v                   372               743  FALL       1
I__2616/I                            LocalMux                       0               743  FALL       1
I__2616/O                            LocalMux                     309              1052  FALL       1
I__2629/I                            ClkMux                         0              1052  FALL       1
I__2629/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i0C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i0C/O           INV                            0              1283  RISE       1
spi0.tx_shift_reg_i0_LC_14_18_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i11_LC_16_17_7/in0
Capture Clock    : spi0.tx_shift_reg_i11_LC_16_17_7/clk
Setup Constraint : 500000p
Path slack       : 496739p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500814

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout    LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1836/I                             LocalMux                       0              2448  496739  RISE       1
I__1836/O                             LocalMux                     330              2777  496739  RISE       1
I__1844/I                             InMux                          0              2777  496739  RISE       1
I__1844/O                             InMux                        259              3037  496739  RISE       1
spi0.i19_3_lut_LC_16_16_2/in0         LogicCell40_SEQ_MODE_0000      0              3037  496739  RISE       1
spi0.i19_3_lut_LC_16_16_2/lcout       LogicCell40_SEQ_MODE_0000    449              3486  496739  RISE      23
I__2194/I                             LocalMux                       0              3486  496739  RISE       1
I__2194/O                             LocalMux                     330              3815  496739  RISE       1
I__2200/I                             InMux                          0              3815  496739  RISE       1
I__2200/O                             InMux                        259              4075  496739  RISE       1
spi0.tx_shift_reg_i11_LC_16_17_7/in0  LogicCell40_SEQ_MODE_1000      0              4075  496739  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                             Odrv4                          0                 0  FALL       1
I__2590/O                             Odrv4                        372               372  FALL       1
I__2599/I                             Span4Mux_v                     0               372  FALL       1
I__2599/O                             Span4Mux_v                   372               743  FALL       1
I__2612/I                             LocalMux                       0               743  FALL       1
I__2612/O                             LocalMux                     309              1052  FALL       1
I__2625/I                             ClkMux                         0              1052  FALL       1
I__2625/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I            INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O            INV                            0              1283  RISE       5
spi0.tx_shift_reg_i11_LC_16_17_7/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i7_LC_16_17_3/in0
Capture Clock    : spi0.tx_shift_reg_i7_LC_16_17_3/clk
Setup Constraint : 500000p
Path slack       : 496739p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500814

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout   LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1836/I                            LocalMux                       0              2448  496739  RISE       1
I__1836/O                            LocalMux                     330              2777  496739  RISE       1
I__1844/I                            InMux                          0              2777  496739  RISE       1
I__1844/O                            InMux                        259              3037  496739  RISE       1
spi0.i19_3_lut_LC_16_16_2/in0        LogicCell40_SEQ_MODE_0000      0              3037  496739  RISE       1
spi0.i19_3_lut_LC_16_16_2/lcout      LogicCell40_SEQ_MODE_0000    449              3486  496739  RISE      23
I__2194/I                            LocalMux                       0              3486  496739  RISE       1
I__2194/O                            LocalMux                     330              3815  496739  RISE       1
I__2201/I                            InMux                          0              3815  496739  RISE       1
I__2201/O                            InMux                        259              4075  496739  RISE       1
spi0.tx_shift_reg_i7_LC_16_17_3/in0  LogicCell40_SEQ_MODE_1000      0              4075  496739  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                            Odrv4                          0                 0  FALL       1
I__2590/O                            Odrv4                        372               372  FALL       1
I__2599/I                            Span4Mux_v                     0               372  FALL       1
I__2599/O                            Span4Mux_v                   372               743  FALL       1
I__2612/I                            LocalMux                       0               743  FALL       1
I__2612/O                            LocalMux                     309              1052  FALL       1
I__2625/I                            ClkMux                         0              1052  FALL       1
I__2625/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O           INV                            0              1283  RISE       5
spi0.tx_shift_reg_i7_LC_16_17_3/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i10_LC_16_17_2/in1
Capture Clock    : spi0.tx_shift_reg_i10_LC_16_17_2/clk
Setup Constraint : 500000p
Path slack       : 496809p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -400
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500884

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout           LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1836/I                                    LocalMux                       0              2448  496739  RISE       1
I__1836/O                                    LocalMux                     330              2777  496739  RISE       1
I__1845/I                                    InMux                          0              2777  496809  RISE       1
I__1845/O                                    InMux                        259              3037  496809  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3037  496809  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              3486  496809  RISE      15
I__2161/I                                    LocalMux                       0              3486  496809  RISE       1
I__2161/O                                    LocalMux                     330              3815  496809  RISE       1
I__2165/I                                    InMux                          0              3815  496809  RISE       1
I__2165/O                                    InMux                        259              4075  496809  RISE       1
spi0.tx_shift_reg_i10_LC_16_17_2/in1         LogicCell40_SEQ_MODE_1000      0              4075  496809  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                             Odrv4                          0                 0  FALL       1
I__2590/O                             Odrv4                        372               372  FALL       1
I__2599/I                             Span4Mux_v                     0               372  FALL       1
I__2599/O                             Span4Mux_v                   372               743  FALL       1
I__2612/I                             LocalMux                       0               743  FALL       1
I__2612/O                             LocalMux                     309              1052  FALL       1
I__2625/I                             ClkMux                         0              1052  FALL       1
I__2625/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I            INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O            INV                            0              1283  RISE       5
spi0.tx_shift_reg_i10_LC_16_17_2/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i8_LC_16_17_0/in1
Capture Clock    : spi0.tx_shift_reg_i8_LC_16_17_0/clk
Setup Constraint : 500000p
Path slack       : 496809p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -400
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500884

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout           LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1836/I                                    LocalMux                       0              2448  496739  RISE       1
I__1836/O                                    LocalMux                     330              2777  496739  RISE       1
I__1845/I                                    InMux                          0              2777  496809  RISE       1
I__1845/O                                    InMux                        259              3037  496809  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3037  496809  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              3486  496809  RISE      15
I__2161/I                                    LocalMux                       0              3486  496809  RISE       1
I__2161/O                                    LocalMux                     330              3815  496809  RISE       1
I__2168/I                                    InMux                          0              3815  496809  RISE       1
I__2168/O                                    InMux                        259              4075  496809  RISE       1
spi0.tx_shift_reg_i8_LC_16_17_0/in1          LogicCell40_SEQ_MODE_1000      0              4075  496809  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                            Odrv4                          0                 0  FALL       1
I__2590/O                            Odrv4                        372               372  FALL       1
I__2599/I                            Span4Mux_v                     0               372  FALL       1
I__2599/O                            Span4Mux_v                   372               743  FALL       1
I__2612/I                            LocalMux                       0               743  FALL       1
I__2612/O                            LocalMux                     309              1052  FALL       1
I__2625/I                            ClkMux                         0              1052  FALL       1
I__2625/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O           INV                            0              1283  RISE       5
spi0.tx_shift_reg_i8_LC_16_17_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i9_LC_16_17_4/in1
Capture Clock    : spi0.tx_shift_reg_i9_LC_16_17_4/clk
Setup Constraint : 500000p
Path slack       : 496809p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -400
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500884

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout           LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1836/I                                    LocalMux                       0              2448  496739  RISE       1
I__1836/O                                    LocalMux                     330              2777  496739  RISE       1
I__1845/I                                    InMux                          0              2777  496809  RISE       1
I__1845/O                                    InMux                        259              3037  496809  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3037  496809  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              3486  496809  RISE      15
I__2161/I                                    LocalMux                       0              3486  496809  RISE       1
I__2161/O                                    LocalMux                     330              3815  496809  RISE       1
I__2169/I                                    InMux                          0              3815  496809  RISE       1
I__2169/O                                    InMux                        259              4075  496809  RISE       1
spi0.tx_shift_reg_i9_LC_16_17_4/in1          LogicCell40_SEQ_MODE_1000      0              4075  496809  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                            Odrv4                          0                 0  FALL       1
I__2590/O                            Odrv4                        372               372  FALL       1
I__2599/I                            Span4Mux_v                     0               372  FALL       1
I__2599/O                            Span4Mux_v                   372               743  FALL       1
I__2612/I                            LocalMux                       0               743  FALL       1
I__2612/O                            LocalMux                     309              1052  FALL       1
I__2625/I                            ClkMux                         0              1052  FALL       1
I__2625/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O           INV                            0              1283  RISE       5
spi0.tx_shift_reg_i9_LC_16_17_4/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i11_LC_16_17_7/in2
Capture Clock    : spi0.tx_shift_reg_i11_LC_16_17_7/clk
Setup Constraint : 500000p
Path slack       : 496837p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -372
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500912

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout           LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1836/I                                    LocalMux                       0              2448  496739  RISE       1
I__1836/O                                    LocalMux                     330              2777  496739  RISE       1
I__1845/I                                    InMux                          0              2777  496809  RISE       1
I__1845/O                                    InMux                        259              3037  496809  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3037  496809  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              3486  496809  RISE      15
I__2161/I                                    LocalMux                       0              3486  496809  RISE       1
I__2161/O                                    LocalMux                     330              3815  496809  RISE       1
I__2166/I                                    InMux                          0              3815  496837  RISE       1
I__2166/O                                    InMux                        259              4075  496837  RISE       1
I__2180/I                                    CascadeMux                     0              4075  496837  RISE       1
I__2180/O                                    CascadeMux                     0              4075  496837  RISE       1
spi0.tx_shift_reg_i11_LC_16_17_7/in2         LogicCell40_SEQ_MODE_1000      0              4075  496837  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                             Odrv4                          0                 0  FALL       1
I__2590/O                             Odrv4                        372               372  FALL       1
I__2599/I                             Span4Mux_v                     0               372  FALL       1
I__2599/O                             Span4Mux_v                   372               743  FALL       1
I__2612/I                             LocalMux                       0               743  FALL       1
I__2612/O                             LocalMux                     309              1052  FALL       1
I__2625/I                             ClkMux                         0              1052  FALL       1
I__2625/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I            INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O            INV                            0              1283  RISE       5
spi0.tx_shift_reg_i11_LC_16_17_7/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i7_LC_16_17_3/in2
Capture Clock    : spi0.tx_shift_reg_i7_LC_16_17_3/clk
Setup Constraint : 500000p
Path slack       : 496837p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -372
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500912

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout           LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1836/I                                    LocalMux                       0              2448  496739  RISE       1
I__1836/O                                    LocalMux                     330              2777  496739  RISE       1
I__1845/I                                    InMux                          0              2777  496809  RISE       1
I__1845/O                                    InMux                        259              3037  496809  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3037  496809  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              3486  496809  RISE      15
I__2161/I                                    LocalMux                       0              3486  496809  RISE       1
I__2161/O                                    LocalMux                     330              3815  496809  RISE       1
I__2167/I                                    InMux                          0              3815  496837  RISE       1
I__2167/O                                    InMux                        259              4075  496837  RISE       1
I__2181/I                                    CascadeMux                     0              4075  496837  RISE       1
I__2181/O                                    CascadeMux                     0              4075  496837  RISE       1
spi0.tx_shift_reg_i7_LC_16_17_3/in2          LogicCell40_SEQ_MODE_1000      0              4075  496837  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                            Odrv4                          0                 0  FALL       1
I__2590/O                            Odrv4                        372               372  FALL       1
I__2599/I                            Span4Mux_v                     0               372  FALL       1
I__2599/O                            Span4Mux_v                   372               743  FALL       1
I__2612/I                            LocalMux                       0               743  FALL       1
I__2612/O                            LocalMux                     309              1052  FALL       1
I__2625/I                            ClkMux                         0              1052  FALL       1
I__2625/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O           INV                            0              1283  RISE       5
spi0.tx_shift_reg_i7_LC_16_17_3/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i10_LC_16_17_2/in3
Capture Clock    : spi0.tx_shift_reg_i10_LC_16_17_2/clk
Setup Constraint : 500000p
Path slack       : 496935p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501010

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout    LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1836/I                             LocalMux                       0              2448  496739  RISE       1
I__1836/O                             LocalMux                     330              2777  496739  RISE       1
I__1844/I                             InMux                          0              2777  496739  RISE       1
I__1844/O                             InMux                        259              3037  496739  RISE       1
spi0.i19_3_lut_LC_16_16_2/in0         LogicCell40_SEQ_MODE_0000      0              3037  496739  RISE       1
spi0.i19_3_lut_LC_16_16_2/lcout       LogicCell40_SEQ_MODE_0000    449              3486  496739  RISE      23
I__2194/I                             LocalMux                       0              3486  496739  RISE       1
I__2194/O                             LocalMux                     330              3815  496739  RISE       1
I__2199/I                             InMux                          0              3815  496935  RISE       1
I__2199/O                             InMux                        259              4075  496935  RISE       1
spi0.tx_shift_reg_i10_LC_16_17_2/in3  LogicCell40_SEQ_MODE_1000      0              4075  496935  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                             Odrv4                          0                 0  FALL       1
I__2590/O                             Odrv4                        372               372  FALL       1
I__2599/I                             Span4Mux_v                     0               372  FALL       1
I__2599/O                             Span4Mux_v                   372               743  FALL       1
I__2612/I                             LocalMux                       0               743  FALL       1
I__2612/O                             LocalMux                     309              1052  FALL       1
I__2625/I                             ClkMux                         0              1052  FALL       1
I__2625/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I            INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O            INV                            0              1283  RISE       5
spi0.tx_shift_reg_i10_LC_16_17_2/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i8_LC_16_17_0/in3
Capture Clock    : spi0.tx_shift_reg_i8_LC_16_17_0/clk
Setup Constraint : 500000p
Path slack       : 496935p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501010

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout   LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1836/I                            LocalMux                       0              2448  496739  RISE       1
I__1836/O                            LocalMux                     330              2777  496739  RISE       1
I__1844/I                            InMux                          0              2777  496739  RISE       1
I__1844/O                            InMux                        259              3037  496739  RISE       1
spi0.i19_3_lut_LC_16_16_2/in0        LogicCell40_SEQ_MODE_0000      0              3037  496739  RISE       1
spi0.i19_3_lut_LC_16_16_2/lcout      LogicCell40_SEQ_MODE_0000    449              3486  496739  RISE      23
I__2194/I                            LocalMux                       0              3486  496739  RISE       1
I__2194/O                            LocalMux                     330              3815  496739  RISE       1
I__2202/I                            InMux                          0              3815  496935  RISE       1
I__2202/O                            InMux                        259              4075  496935  RISE       1
spi0.tx_shift_reg_i8_LC_16_17_0/in3  LogicCell40_SEQ_MODE_1000      0              4075  496935  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                            Odrv4                          0                 0  FALL       1
I__2590/O                            Odrv4                        372               372  FALL       1
I__2599/I                            Span4Mux_v                     0               372  FALL       1
I__2599/O                            Span4Mux_v                   372               743  FALL       1
I__2612/I                            LocalMux                       0               743  FALL       1
I__2612/O                            LocalMux                     309              1052  FALL       1
I__2625/I                            ClkMux                         0              1052  FALL       1
I__2625/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O           INV                            0              1283  RISE       5
spi0.tx_shift_reg_i8_LC_16_17_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i9_LC_16_17_4/in3
Capture Clock    : spi0.tx_shift_reg_i9_LC_16_17_4/clk
Setup Constraint : 500000p
Path slack       : 496935p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501010

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout   LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1836/I                            LocalMux                       0              2448  496739  RISE       1
I__1836/O                            LocalMux                     330              2777  496739  RISE       1
I__1844/I                            InMux                          0              2777  496739  RISE       1
I__1844/O                            InMux                        259              3037  496739  RISE       1
spi0.i19_3_lut_LC_16_16_2/in0        LogicCell40_SEQ_MODE_0000      0              3037  496739  RISE       1
spi0.i19_3_lut_LC_16_16_2/lcout      LogicCell40_SEQ_MODE_0000    449              3486  496739  RISE      23
I__2194/I                            LocalMux                       0              3486  496739  RISE       1
I__2194/O                            LocalMux                     330              3815  496739  RISE       1
I__2203/I                            InMux                          0              3815  496935  RISE       1
I__2203/O                            InMux                        259              4075  496935  RISE       1
spi0.tx_shift_reg_i9_LC_16_17_4/in3  LogicCell40_SEQ_MODE_1000      0              4075  496935  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                            Odrv4                          0                 0  FALL       1
I__2590/O                            Odrv4                        372               372  FALL       1
I__2599/I                            Span4Mux_v                     0               372  FALL       1
I__2599/O                            Span4Mux_v                   372               743  FALL       1
I__2612/I                            LocalMux                       0               743  FALL       1
I__2612/O                            LocalMux                     309              1052  FALL       1
I__2625/I                            ClkMux                         0              1052  FALL       1
I__2625/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O           INV                            0              1283  RISE       5
spi0.tx_shift_reg_i9_LC_16_17_4/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i14_LC_17_17_3/in0
Capture Clock    : spi0.tx_shift_reg_i14_LC_17_17_3/clk
Setup Constraint : 500000p
Path slack       : 497054p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout    LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1836/I                             LocalMux                       0              2448  496739  RISE       1
I__1836/O                             LocalMux                     330              2777  496739  RISE       1
I__1844/I                             InMux                          0              2777  496739  RISE       1
I__1844/O                             InMux                        259              3037  496739  RISE       1
spi0.i19_3_lut_LC_16_16_2/in0         LogicCell40_SEQ_MODE_0000      0              3037  496739  RISE       1
spi0.i19_3_lut_LC_16_16_2/lcout       LogicCell40_SEQ_MODE_0000    449              3486  496739  RISE      23
I__2196/I                             LocalMux                       0              3486  497054  RISE       1
I__2196/O                             LocalMux                     330              3815  497054  RISE       1
I__2209/I                             InMux                          0              3815  497054  RISE       1
I__2209/O                             InMux                        259              4075  497054  RISE       1
spi0.tx_shift_reg_i14_LC_17_17_3/in0  LogicCell40_SEQ_MODE_1000      0              4075  497054  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i14_LC_17_17_3/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i15_LC_17_17_5/in0
Capture Clock    : spi0.tx_shift_reg_i15_LC_17_17_5/clk
Setup Constraint : 500000p
Path slack       : 497054p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout    LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1836/I                             LocalMux                       0              2448  496739  RISE       1
I__1836/O                             LocalMux                     330              2777  496739  RISE       1
I__1844/I                             InMux                          0              2777  496739  RISE       1
I__1844/O                             InMux                        259              3037  496739  RISE       1
spi0.i19_3_lut_LC_16_16_2/in0         LogicCell40_SEQ_MODE_0000      0              3037  496739  RISE       1
spi0.i19_3_lut_LC_16_16_2/lcout       LogicCell40_SEQ_MODE_0000    449              3486  496739  RISE      23
I__2196/I                             LocalMux                       0              3486  497054  RISE       1
I__2196/O                             LocalMux                     330              3815  497054  RISE       1
I__2210/I                             InMux                          0              3815  497054  RISE       1
I__2210/O                             InMux                        259              4075  497054  RISE       1
spi0.tx_shift_reg_i15_LC_17_17_5/in0  LogicCell40_SEQ_MODE_1000      0              4075  497054  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i15_LC_17_17_5/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i1_LC_17_17_1/in0
Capture Clock    : spi0.tx_shift_reg_i1_LC_17_17_1/clk
Setup Constraint : 500000p
Path slack       : 497054p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout   LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1836/I                            LocalMux                       0              2448  496739  RISE       1
I__1836/O                            LocalMux                     330              2777  496739  RISE       1
I__1844/I                            InMux                          0              2777  496739  RISE       1
I__1844/O                            InMux                        259              3037  496739  RISE       1
spi0.i19_3_lut_LC_16_16_2/in0        LogicCell40_SEQ_MODE_0000      0              3037  496739  RISE       1
spi0.i19_3_lut_LC_16_16_2/lcout      LogicCell40_SEQ_MODE_0000    449              3486  496739  RISE      23
I__2196/I                            LocalMux                       0              3486  497054  RISE       1
I__2196/O                            LocalMux                     330              3815  497054  RISE       1
I__2211/I                            InMux                          0              3815  497054  RISE       1
I__2211/O                            InMux                        259              4075  497054  RISE       1
spi0.tx_shift_reg_i1_LC_17_17_1/in0  LogicCell40_SEQ_MODE_1000      0              4075  497054  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2603/I                            Span4Mux_h                     0               372  FALL       1
I__2603/O                            Span4Mux_h                   316               687  FALL       1
I__2618/I                            Span4Mux_v                     0               687  FALL       1
I__2618/O                            Span4Mux_v                   372              1059  FALL       1
I__2631/I                            LocalMux                       0              1059  FALL       1
I__2631/O                            LocalMux                     309              1368  FALL       1
I__2638/I                            ClkMux                         0              1368  FALL       1
I__2638/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1599  RISE       7
spi0.tx_shift_reg_i1_LC_17_17_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i3_LC_17_17_7/in0
Capture Clock    : spi0.tx_shift_reg_i3_LC_17_17_7/clk
Setup Constraint : 500000p
Path slack       : 497054p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout   LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1836/I                            LocalMux                       0              2448  496739  RISE       1
I__1836/O                            LocalMux                     330              2777  496739  RISE       1
I__1844/I                            InMux                          0              2777  496739  RISE       1
I__1844/O                            InMux                        259              3037  496739  RISE       1
spi0.i19_3_lut_LC_16_16_2/in0        LogicCell40_SEQ_MODE_0000      0              3037  496739  RISE       1
spi0.i19_3_lut_LC_16_16_2/lcout      LogicCell40_SEQ_MODE_0000    449              3486  496739  RISE      23
I__2196/I                            LocalMux                       0              3486  497054  RISE       1
I__2196/O                            LocalMux                     330              3815  497054  RISE       1
I__2213/I                            InMux                          0              3815  497054  RISE       1
I__2213/O                            InMux                        259              4075  497054  RISE       1
spi0.tx_shift_reg_i3_LC_17_17_7/in0  LogicCell40_SEQ_MODE_1000      0              4075  497054  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2603/I                            Span4Mux_h                     0               372  FALL       1
I__2603/O                            Span4Mux_h                   316               687  FALL       1
I__2618/I                            Span4Mux_v                     0               687  FALL       1
I__2618/O                            Span4Mux_v                   372              1059  FALL       1
I__2631/I                            LocalMux                       0              1059  FALL       1
I__2631/O                            LocalMux                     309              1368  FALL       1
I__2638/I                            ClkMux                         0              1368  FALL       1
I__2638/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1599  RISE       7
spi0.tx_shift_reg_i3_LC_17_17_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i12_LC_17_17_0/in1
Capture Clock    : spi0.tx_shift_reg_i12_LC_17_17_0/clk
Setup Constraint : 500000p
Path slack       : 497124p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -400
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501199

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout           LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1836/I                                    LocalMux                       0              2448  496739  RISE       1
I__1836/O                                    LocalMux                     330              2777  496739  RISE       1
I__1845/I                                    InMux                          0              2777  496809  RISE       1
I__1845/O                                    InMux                        259              3037  496809  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3037  496809  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              3486  496809  RISE      15
I__2163/I                                    LocalMux                       0              3486  497124  RISE       1
I__2163/O                                    LocalMux                     330              3815  497124  RISE       1
I__2173/I                                    InMux                          0              3815  497124  RISE       1
I__2173/O                                    InMux                        259              4075  497124  RISE       1
spi0.tx_shift_reg_i12_LC_17_17_0/in1         LogicCell40_SEQ_MODE_1000      0              4075  497124  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i12_LC_17_17_0/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i13_LC_17_17_2/in1
Capture Clock    : spi0.tx_shift_reg_i13_LC_17_17_2/clk
Setup Constraint : 500000p
Path slack       : 497124p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -400
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501199

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout           LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1836/I                                    LocalMux                       0              2448  496739  RISE       1
I__1836/O                                    LocalMux                     330              2777  496739  RISE       1
I__1845/I                                    InMux                          0              2777  496809  RISE       1
I__1845/O                                    InMux                        259              3037  496809  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3037  496809  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              3486  496809  RISE      15
I__2163/I                                    LocalMux                       0              3486  497124  RISE       1
I__2163/O                                    LocalMux                     330              3815  497124  RISE       1
I__2174/I                                    InMux                          0              3815  497124  RISE       1
I__2174/O                                    InMux                        259              4075  497124  RISE       1
spi0.tx_shift_reg_i13_LC_17_17_2/in1         LogicCell40_SEQ_MODE_1000      0              4075  497124  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i13_LC_17_17_2/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i2_LC_17_17_6/in1
Capture Clock    : spi0.tx_shift_reg_i2_LC_17_17_6/clk
Setup Constraint : 500000p
Path slack       : 497124p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -400
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501199

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout           LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1836/I                                    LocalMux                       0              2448  496739  RISE       1
I__1836/O                                    LocalMux                     330              2777  496739  RISE       1
I__1845/I                                    InMux                          0              2777  496809  RISE       1
I__1845/O                                    InMux                        259              3037  496809  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3037  496809  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              3486  496809  RISE      15
I__2163/I                                    LocalMux                       0              3486  497124  RISE       1
I__2163/O                                    LocalMux                     330              3815  497124  RISE       1
I__2175/I                                    InMux                          0              3815  497124  RISE       1
I__2175/O                                    InMux                        259              4075  497124  RISE       1
spi0.tx_shift_reg_i2_LC_17_17_6/in1          LogicCell40_SEQ_MODE_1000      0              4075  497124  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2603/I                            Span4Mux_h                     0               372  FALL       1
I__2603/O                            Span4Mux_h                   316               687  FALL       1
I__2618/I                            Span4Mux_v                     0               687  FALL       1
I__2618/O                            Span4Mux_v                   372              1059  FALL       1
I__2631/I                            LocalMux                       0              1059  FALL       1
I__2631/O                            LocalMux                     309              1368  FALL       1
I__2638/I                            ClkMux                         0              1368  FALL       1
I__2638/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1599  RISE       7
spi0.tx_shift_reg_i2_LC_17_17_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i14_LC_17_17_3/in3
Capture Clock    : spi0.tx_shift_reg_i14_LC_17_17_3/clk
Setup Constraint : 500000p
Path slack       : 497251p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501326

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout           LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1836/I                                    LocalMux                       0              2448  496739  RISE       1
I__1836/O                                    LocalMux                     330              2777  496739  RISE       1
I__1845/I                                    InMux                          0              2777  496809  RISE       1
I__1845/O                                    InMux                        259              3037  496809  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3037  496809  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              3486  496809  RISE      15
I__2164/I                                    LocalMux                       0              3486  497251  RISE       1
I__2164/O                                    LocalMux                     330              3815  497251  RISE       1
I__2176/I                                    InMux                          0              3815  497251  RISE       1
I__2176/O                                    InMux                        259              4075  497251  RISE       1
spi0.tx_shift_reg_i14_LC_17_17_3/in3         LogicCell40_SEQ_MODE_1000      0              4075  497251  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i14_LC_17_17_3/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i15_LC_17_17_5/in3
Capture Clock    : spi0.tx_shift_reg_i15_LC_17_17_5/clk
Setup Constraint : 500000p
Path slack       : 497251p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501326

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout           LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1836/I                                    LocalMux                       0              2448  496739  RISE       1
I__1836/O                                    LocalMux                     330              2777  496739  RISE       1
I__1845/I                                    InMux                          0              2777  496809  RISE       1
I__1845/O                                    InMux                        259              3037  496809  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3037  496809  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              3486  496809  RISE      15
I__2164/I                                    LocalMux                       0              3486  497251  RISE       1
I__2164/O                                    LocalMux                     330              3815  497251  RISE       1
I__2177/I                                    InMux                          0              3815  497251  RISE       1
I__2177/O                                    InMux                        259              4075  497251  RISE       1
spi0.tx_shift_reg_i15_LC_17_17_5/in3         LogicCell40_SEQ_MODE_1000      0              4075  497251  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i15_LC_17_17_5/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i1_LC_17_17_1/in3
Capture Clock    : spi0.tx_shift_reg_i1_LC_17_17_1/clk
Setup Constraint : 500000p
Path slack       : 497251p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501326

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout           LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1836/I                                    LocalMux                       0              2448  496739  RISE       1
I__1836/O                                    LocalMux                     330              2777  496739  RISE       1
I__1845/I                                    InMux                          0              2777  496809  RISE       1
I__1845/O                                    InMux                        259              3037  496809  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3037  496809  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              3486  496809  RISE      15
I__2164/I                                    LocalMux                       0              3486  497251  RISE       1
I__2164/O                                    LocalMux                     330              3815  497251  RISE       1
I__2178/I                                    InMux                          0              3815  497251  RISE       1
I__2178/O                                    InMux                        259              4075  497251  RISE       1
spi0.tx_shift_reg_i1_LC_17_17_1/in3          LogicCell40_SEQ_MODE_1000      0              4075  497251  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2603/I                            Span4Mux_h                     0               372  FALL       1
I__2603/O                            Span4Mux_h                   316               687  FALL       1
I__2618/I                            Span4Mux_v                     0               687  FALL       1
I__2618/O                            Span4Mux_v                   372              1059  FALL       1
I__2631/I                            LocalMux                       0              1059  FALL       1
I__2631/O                            LocalMux                     309              1368  FALL       1
I__2638/I                            ClkMux                         0              1368  FALL       1
I__2638/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1599  RISE       7
spi0.tx_shift_reg_i1_LC_17_17_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i3_LC_17_17_7/in3
Capture Clock    : spi0.tx_shift_reg_i3_LC_17_17_7/clk
Setup Constraint : 500000p
Path slack       : 497251p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501326

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout           LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1836/I                                    LocalMux                       0              2448  496739  RISE       1
I__1836/O                                    LocalMux                     330              2777  496739  RISE       1
I__1845/I                                    InMux                          0              2777  496809  RISE       1
I__1845/O                                    InMux                        259              3037  496809  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3037  496809  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              3486  496809  RISE      15
I__2164/I                                    LocalMux                       0              3486  497251  RISE       1
I__2164/O                                    LocalMux                     330              3815  497251  RISE       1
I__2179/I                                    InMux                          0              3815  497251  RISE       1
I__2179/O                                    InMux                        259              4075  497251  RISE       1
spi0.tx_shift_reg_i3_LC_17_17_7/in3          LogicCell40_SEQ_MODE_1000      0              4075  497251  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2603/I                            Span4Mux_h                     0               372  FALL       1
I__2603/O                            Span4Mux_h                   316               687  FALL       1
I__2618/I                            Span4Mux_v                     0               687  FALL       1
I__2618/O                            Span4Mux_v                   372              1059  FALL       1
I__2631/I                            LocalMux                       0              1059  FALL       1
I__2631/O                            LocalMux                     309              1368  FALL       1
I__2638/I                            ClkMux                         0              1368  FALL       1
I__2638/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1599  RISE       7
spi0.tx_shift_reg_i3_LC_17_17_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i12_LC_17_17_0/in3
Capture Clock    : spi0.tx_shift_reg_i12_LC_17_17_0/clk
Setup Constraint : 500000p
Path slack       : 497251p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501326

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout    LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1836/I                             LocalMux                       0              2448  496739  RISE       1
I__1836/O                             LocalMux                     330              2777  496739  RISE       1
I__1844/I                             InMux                          0              2777  496739  RISE       1
I__1844/O                             InMux                        259              3037  496739  RISE       1
spi0.i19_3_lut_LC_16_16_2/in0         LogicCell40_SEQ_MODE_0000      0              3037  496739  RISE       1
spi0.i19_3_lut_LC_16_16_2/lcout       LogicCell40_SEQ_MODE_0000    449              3486  496739  RISE      23
I__2196/I                             LocalMux                       0              3486  497054  RISE       1
I__2196/O                             LocalMux                     330              3815  497054  RISE       1
I__2207/I                             InMux                          0              3815  497251  RISE       1
I__2207/O                             InMux                        259              4075  497251  RISE       1
spi0.tx_shift_reg_i12_LC_17_17_0/in3  LogicCell40_SEQ_MODE_1000      0              4075  497251  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i12_LC_17_17_0/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i13_LC_17_17_2/in3
Capture Clock    : spi0.tx_shift_reg_i13_LC_17_17_2/clk
Setup Constraint : 500000p
Path slack       : 497251p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501326

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout    LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1836/I                             LocalMux                       0              2448  496739  RISE       1
I__1836/O                             LocalMux                     330              2777  496739  RISE       1
I__1844/I                             InMux                          0              2777  496739  RISE       1
I__1844/O                             InMux                        259              3037  496739  RISE       1
spi0.i19_3_lut_LC_16_16_2/in0         LogicCell40_SEQ_MODE_0000      0              3037  496739  RISE       1
spi0.i19_3_lut_LC_16_16_2/lcout       LogicCell40_SEQ_MODE_0000    449              3486  496739  RISE      23
I__2196/I                             LocalMux                       0              3486  497054  RISE       1
I__2196/O                             LocalMux                     330              3815  497054  RISE       1
I__2208/I                             InMux                          0              3815  497251  RISE       1
I__2208/O                             InMux                        259              4075  497251  RISE       1
spi0.tx_shift_reg_i13_LC_17_17_2/in3  LogicCell40_SEQ_MODE_1000      0              4075  497251  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i13_LC_17_17_2/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i2_LC_17_17_6/in3
Capture Clock    : spi0.tx_shift_reg_i2_LC_17_17_6/clk
Setup Constraint : 500000p
Path slack       : 497251p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501326

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout   LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1836/I                            LocalMux                       0              2448  496739  RISE       1
I__1836/O                            LocalMux                     330              2777  496739  RISE       1
I__1844/I                            InMux                          0              2777  496739  RISE       1
I__1844/O                            InMux                        259              3037  496739  RISE       1
spi0.i19_3_lut_LC_16_16_2/in0        LogicCell40_SEQ_MODE_0000      0              3037  496739  RISE       1
spi0.i19_3_lut_LC_16_16_2/lcout      LogicCell40_SEQ_MODE_0000    449              3486  496739  RISE      23
I__2196/I                            LocalMux                       0              3486  497054  RISE       1
I__2196/O                            LocalMux                     330              3815  497054  RISE       1
I__2212/I                            InMux                          0              3815  497251  RISE       1
I__2212/O                            InMux                        259              4075  497251  RISE       1
spi0.tx_shift_reg_i2_LC_17_17_6/in3  LogicCell40_SEQ_MODE_1000      0              4075  497251  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2603/I                            Span4Mux_h                     0               372  FALL       1
I__2603/O                            Span4Mux_h                   316               687  FALL       1
I__2618/I                            Span4Mux_v                     0               687  FALL       1
I__2618/O                            Span4Mux_v                   372              1059  FALL       1
I__2631/I                            LocalMux                       0              1059  FALL       1
I__2631/O                            LocalMux                     309              1368  FALL       1
I__2638/I                            ClkMux                         0              1368  FALL       1
I__2638/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1599  RISE       7
spi0.tx_shift_reg_i2_LC_17_17_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i5_LC_17_16_2/in0
Capture Clock    : spi0.tx_shift_reg_i5_LC_17_16_2/clk
Setup Constraint : 500000p
Path slack       : 497370p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1915
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501445

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout   LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1836/I                            LocalMux                       0              2448  496739  RISE       1
I__1836/O                            LocalMux                     330              2777  496739  RISE       1
I__1844/I                            InMux                          0              2777  496739  RISE       1
I__1844/O                            InMux                        259              3037  496739  RISE       1
spi0.i19_3_lut_LC_16_16_2/in0        LogicCell40_SEQ_MODE_0000      0              3037  496739  RISE       1
spi0.i19_3_lut_LC_16_16_2/lcout      LogicCell40_SEQ_MODE_0000    449              3486  496739  RISE      23
I__2195/I                            LocalMux                       0              3486  497370  RISE       1
I__2195/O                            LocalMux                     330              3815  497370  RISE       1
I__2205/I                            InMux                          0              3815  497370  RISE       1
I__2205/O                            InMux                        259              4075  497370  RISE       1
spi0.tx_shift_reg_i5_LC_17_16_2/in0  LogicCell40_SEQ_MODE_1000      0              4075  497370  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2591/I                            Odrv4                          0                 0  FALL       1
I__2591/O                            Odrv4                        372               372  FALL       1
I__2600/I                            Span4Mux_h                     0               372  FALL       1
I__2600/O                            Span4Mux_h                   316               687  FALL       1
I__2614/I                            Span4Mux_h                     0               687  FALL       1
I__2614/O                            Span4Mux_h                   316              1003  FALL       1
I__2627/I                            Span4Mux_v                     0              1003  FALL       1
I__2627/O                            Span4Mux_v                   372              1375  FALL       1
I__2636/I                            LocalMux                       0              1375  FALL       1
I__2636/O                            LocalMux                     309              1683  FALL       1
I__2641/I                            ClkMux                         0              1683  FALL       1
I__2641/O                            ClkMux                       231              1915  FALL       1
INVspi0.tx_shift_reg_i4C/I           INV                            0              1915  FALL       1
INVspi0.tx_shift_reg_i4C/O           INV                            0              1915  RISE       3
spi0.tx_shift_reg_i5_LC_17_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i6_LC_17_16_4/in0
Capture Clock    : spi0.tx_shift_reg_i6_LC_17_16_4/clk
Setup Constraint : 500000p
Path slack       : 497370p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1915
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501445

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout   LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1836/I                            LocalMux                       0              2448  496739  RISE       1
I__1836/O                            LocalMux                     330              2777  496739  RISE       1
I__1844/I                            InMux                          0              2777  496739  RISE       1
I__1844/O                            InMux                        259              3037  496739  RISE       1
spi0.i19_3_lut_LC_16_16_2/in0        LogicCell40_SEQ_MODE_0000      0              3037  496739  RISE       1
spi0.i19_3_lut_LC_16_16_2/lcout      LogicCell40_SEQ_MODE_0000    449              3486  496739  RISE      23
I__2195/I                            LocalMux                       0              3486  497370  RISE       1
I__2195/O                            LocalMux                     330              3815  497370  RISE       1
I__2206/I                            InMux                          0              3815  497370  RISE       1
I__2206/O                            InMux                        259              4075  497370  RISE       1
spi0.tx_shift_reg_i6_LC_17_16_4/in0  LogicCell40_SEQ_MODE_1000      0              4075  497370  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2591/I                            Odrv4                          0                 0  FALL       1
I__2591/O                            Odrv4                        372               372  FALL       1
I__2600/I                            Span4Mux_h                     0               372  FALL       1
I__2600/O                            Span4Mux_h                   316               687  FALL       1
I__2614/I                            Span4Mux_h                     0               687  FALL       1
I__2614/O                            Span4Mux_h                   316              1003  FALL       1
I__2627/I                            Span4Mux_v                     0              1003  FALL       1
I__2627/O                            Span4Mux_v                   372              1375  FALL       1
I__2636/I                            LocalMux                       0              1375  FALL       1
I__2636/O                            LocalMux                     309              1683  FALL       1
I__2641/I                            ClkMux                         0              1683  FALL       1
I__2641/O                            ClkMux                       231              1915  FALL       1
INVspi0.tx_shift_reg_i4C/I           INV                            0              1915  FALL       1
INVspi0.tx_shift_reg_i4C/O           INV                            0              1915  RISE       3
spi0.tx_shift_reg_i6_LC_17_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i4_LC_17_16_1/in1
Capture Clock    : spi0.tx_shift_reg_i4_LC_17_16_1/clk
Setup Constraint : 500000p
Path slack       : 497440p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1915
- Setup Time                                           -400
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501515

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout           LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1836/I                                    LocalMux                       0              2448  496739  RISE       1
I__1836/O                                    LocalMux                     330              2777  496739  RISE       1
I__1845/I                                    InMux                          0              2777  496809  RISE       1
I__1845/O                                    InMux                        259              3037  496809  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3037  496809  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              3486  496809  RISE      15
I__2162/I                                    LocalMux                       0              3486  497440  RISE       1
I__2162/O                                    LocalMux                     330              3815  497440  RISE       1
I__2170/I                                    InMux                          0              3815  497440  RISE       1
I__2170/O                                    InMux                        259              4075  497440  RISE       1
spi0.tx_shift_reg_i4_LC_17_16_1/in1          LogicCell40_SEQ_MODE_1000      0              4075  497440  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2591/I                            Odrv4                          0                 0  FALL       1
I__2591/O                            Odrv4                        372               372  FALL       1
I__2600/I                            Span4Mux_h                     0               372  FALL       1
I__2600/O                            Span4Mux_h                   316               687  FALL       1
I__2614/I                            Span4Mux_h                     0               687  FALL       1
I__2614/O                            Span4Mux_h                   316              1003  FALL       1
I__2627/I                            Span4Mux_v                     0              1003  FALL       1
I__2627/O                            Span4Mux_v                   372              1375  FALL       1
I__2636/I                            LocalMux                       0              1375  FALL       1
I__2636/O                            LocalMux                     309              1683  FALL       1
I__2641/I                            ClkMux                         0              1683  FALL       1
I__2641/O                            ClkMux                       231              1915  FALL       1
INVspi0.tx_shift_reg_i4C/I           INV                            0              1915  FALL       1
INVspi0.tx_shift_reg_i4C/O           INV                            0              1915  RISE       3
spi0.tx_shift_reg_i4_LC_17_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i5_LC_17_16_2/in2
Capture Clock    : spi0.tx_shift_reg_i5_LC_17_16_2/clk
Setup Constraint : 500000p
Path slack       : 497468p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1915
- Setup Time                                           -372
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501543

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout           LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1836/I                                    LocalMux                       0              2448  496739  RISE       1
I__1836/O                                    LocalMux                     330              2777  496739  RISE       1
I__1845/I                                    InMux                          0              2777  496809  RISE       1
I__1845/O                                    InMux                        259              3037  496809  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3037  496809  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              3486  496809  RISE      15
I__2162/I                                    LocalMux                       0              3486  497440  RISE       1
I__2162/O                                    LocalMux                     330              3815  497440  RISE       1
I__2171/I                                    InMux                          0              3815  497468  RISE       1
I__2171/O                                    InMux                        259              4075  497468  RISE       1
I__2182/I                                    CascadeMux                     0              4075  497468  RISE       1
I__2182/O                                    CascadeMux                     0              4075  497468  RISE       1
spi0.tx_shift_reg_i5_LC_17_16_2/in2          LogicCell40_SEQ_MODE_1000      0              4075  497468  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2591/I                            Odrv4                          0                 0  FALL       1
I__2591/O                            Odrv4                        372               372  FALL       1
I__2600/I                            Span4Mux_h                     0               372  FALL       1
I__2600/O                            Span4Mux_h                   316               687  FALL       1
I__2614/I                            Span4Mux_h                     0               687  FALL       1
I__2614/O                            Span4Mux_h                   316              1003  FALL       1
I__2627/I                            Span4Mux_v                     0              1003  FALL       1
I__2627/O                            Span4Mux_v                   372              1375  FALL       1
I__2636/I                            LocalMux                       0              1375  FALL       1
I__2636/O                            LocalMux                     309              1683  FALL       1
I__2641/I                            ClkMux                         0              1683  FALL       1
I__2641/O                            ClkMux                       231              1915  FALL       1
INVspi0.tx_shift_reg_i4C/I           INV                            0              1915  FALL       1
INVspi0.tx_shift_reg_i4C/O           INV                            0              1915  RISE       3
spi0.tx_shift_reg_i5_LC_17_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1915  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i6_LC_17_16_4/in2
Capture Clock    : spi0.tx_shift_reg_i6_LC_17_16_4/clk
Setup Constraint : 500000p
Path slack       : 497468p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1915
- Setup Time                                           -372
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501543

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout           LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1836/I                                    LocalMux                       0              2448  496739  RISE       1
I__1836/O                                    LocalMux                     330              2777  496739  RISE       1
I__1845/I                                    InMux                          0              2777  496809  RISE       1
I__1845/O                                    InMux                        259              3037  496809  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3037  496809  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              3486  496809  RISE      15
I__2162/I                                    LocalMux                       0              3486  497440  RISE       1
I__2162/O                                    LocalMux                     330              3815  497440  RISE       1
I__2172/I                                    InMux                          0              3815  497468  RISE       1
I__2172/O                                    InMux                        259              4075  497468  RISE       1
I__2183/I                                    CascadeMux                     0              4075  497468  RISE       1
I__2183/O                                    CascadeMux                     0              4075  497468  RISE       1
spi0.tx_shift_reg_i6_LC_17_16_4/in2          LogicCell40_SEQ_MODE_1000      0              4075  497468  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2591/I                            Odrv4                          0                 0  FALL       1
I__2591/O                            Odrv4                        372               372  FALL       1
I__2600/I                            Span4Mux_h                     0               372  FALL       1
I__2600/O                            Span4Mux_h                   316               687  FALL       1
I__2614/I                            Span4Mux_h                     0               687  FALL       1
I__2614/O                            Span4Mux_h                   316              1003  FALL       1
I__2627/I                            Span4Mux_v                     0              1003  FALL       1
I__2627/O                            Span4Mux_v                   372              1375  FALL       1
I__2636/I                            LocalMux                       0              1375  FALL       1
I__2636/O                            LocalMux                     309              1683  FALL       1
I__2641/I                            ClkMux                         0              1683  FALL       1
I__2641/O                            ClkMux                       231              1915  FALL       1
INVspi0.tx_shift_reg_i4C/I           INV                            0              1915  FALL       1
INVspi0.tx_shift_reg_i4C/O           INV                            0              1915  RISE       3
spi0.tx_shift_reg_i6_LC_17_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i4_LC_17_16_1/in3
Capture Clock    : spi0.tx_shift_reg_i4_LC_17_16_1/clk
Setup Constraint : 500000p
Path slack       : 497566p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1915
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout   LogicCell40_SEQ_MODE_1010    540              2448  496283  RISE      13
I__1836/I                            LocalMux                       0              2448  496739  RISE       1
I__1836/O                            LocalMux                     330              2777  496739  RISE       1
I__1844/I                            InMux                          0              2777  496739  RISE       1
I__1844/O                            InMux                        259              3037  496739  RISE       1
spi0.i19_3_lut_LC_16_16_2/in0        LogicCell40_SEQ_MODE_0000      0              3037  496739  RISE       1
spi0.i19_3_lut_LC_16_16_2/lcout      LogicCell40_SEQ_MODE_0000    449              3486  496739  RISE      23
I__2195/I                            LocalMux                       0              3486  497370  RISE       1
I__2195/O                            LocalMux                     330              3815  497370  RISE       1
I__2204/I                            InMux                          0              3815  497566  RISE       1
I__2204/O                            InMux                        259              4075  497566  RISE       1
spi0.tx_shift_reg_i4_LC_17_16_1/in3  LogicCell40_SEQ_MODE_1000      0              4075  497566  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2591/I                            Odrv4                          0                 0  FALL       1
I__2591/O                            Odrv4                        372               372  FALL       1
I__2600/I                            Span4Mux_h                     0               372  FALL       1
I__2600/O                            Span4Mux_h                   316               687  FALL       1
I__2614/I                            Span4Mux_h                     0               687  FALL       1
I__2614/O                            Span4Mux_h                   316              1003  FALL       1
I__2627/I                            Span4Mux_v                     0              1003  FALL       1
I__2627/O                            Span4Mux_v                   372              1375  FALL       1
I__2636/I                            LocalMux                       0              1375  FALL       1
I__2636/O                            LocalMux                     309              1683  FALL       1
I__2641/I                            ClkMux                         0              1683  FALL       1
I__2641/O                            ClkMux                       231              1915  FALL       1
INVspi0.tx_shift_reg_i4C/I           INV                            0              1915  FALL       1
INVspi0.tx_shift_reg_i4C/O           INV                            0              1915  RISE       3
spi0.tx_shift_reg_i4_LC_17_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.tx_shift_reg_i0_LC_14_18_0/in3
Capture Clock    : spi0.tx_shift_reg_i0_LC_14_18_0/clk
Setup Constraint : 500000p
Path slack       : 497623p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501010

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    939
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3387
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout   LogicCell40_SEQ_MODE_1010    540              2448  496788  RISE      16
I__1813/I                            Odrv4                          0              2448  497622  RISE       1
I__1813/O                            Odrv4                        351              2798  497622  RISE       1
I__1829/I                            LocalMux                       0              2798  497622  RISE       1
I__1829/O                            LocalMux                     330              3128  497622  RISE       1
I__1834/I                            InMux                          0              3128  497622  RISE       1
I__1834/O                            InMux                        259              3387  497622  RISE       1
spi0.tx_shift_reg_i0_LC_14_18_0/in3  LogicCell40_SEQ_MODE_1000      0              3387  497622  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2601/I                            Span4Mux_v                     0               372  FALL       1
I__2601/O                            Span4Mux_v                   372               743  FALL       1
I__2616/I                            LocalMux                       0               743  FALL       1
I__2616/O                            LocalMux                     309              1052  FALL       1
I__2629/I                            ClkMux                         0              1052  FALL       1
I__2629/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i0C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i0C/O           INV                            0              1283  RISE       1
spi0.tx_shift_reg_i0_LC_14_18_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i0_LC_14_18_0/in0
Capture Clock    : spi0.tx_shift_reg_i0_LC_14_18_0/clk
Setup Constraint : 500000p
Path slack       : 497693p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500814

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1290
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3121
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  497489  RISE      31
I__1764/I                            Odrv4                          0              1831  497693  RISE       1
I__1764/O                            Odrv4                        351              2181  497693  RISE       1
I__1777/I                            Span4Mux_v                     0              2181  497693  RISE       1
I__1777/O                            Span4Mux_v                   351              2532  497693  RISE       1
I__1793/I                            LocalMux                       0              2532  497693  RISE       1
I__1793/O                            LocalMux                     330              2861  497693  RISE       1
I__1805/I                            InMux                          0              2861  497693  RISE       1
I__1805/O                            InMux                        259              3121  497693  RISE       1
spi0.tx_shift_reg_i0_LC_14_18_0/in0  LogicCell40_SEQ_MODE_1000      0              3121  497693  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2601/I                            Span4Mux_v                     0               372  FALL       1
I__2601/O                            Span4Mux_v                   372               743  FALL       1
I__2616/I                            LocalMux                       0               743  FALL       1
I__2616/O                            LocalMux                     309              1052  FALL       1
I__2629/I                            ClkMux                         0              1052  FALL       1
I__2629/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i0C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i0C/O           INV                            0              1283  RISE       1
spi0.tx_shift_reg_i0_LC_14_18_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.t_FSM_i4_LC_16_15_4/in0
Capture Clock    : spi0.t_FSM_i4_LC_16_15_4/clk
Setup Constraint : 1000000p
Path slack       : 994691p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1129
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000659

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3520
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5968
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout       LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1837/I                                LocalMux                       0              2448  994691  RISE       1
I__1837/O                                LocalMux                     330              2777  994691  RISE       1
I__1847/I                                InMux                          0              2777  994691  RISE       1
I__1847/O                                InMux                        259              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  994691  RISE       3
I__1121/I                                LocalMux                       0              3486  994691  RISE       1
I__1121/O                                LocalMux                     330              3815  994691  RISE       1
I__1124/I                                InMux                          0              3815  994691  RISE       1
I__1124/O                                InMux                        259              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/in1     LogicCell40_SEQ_MODE_0000      0              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/lcout   LogicCell40_SEQ_MODE_0000    400              4475  994691  RISE       1
I__1092/I                                LocalMux                       0              4475  994691  RISE       1
I__1092/O                                LocalMux                     330              4804  994691  RISE       1
I__1093/I                                InMux                          0              4804  994691  RISE       1
I__1093/O                                InMux                        259              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/in3             LogicCell40_SEQ_MODE_0000      0              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_0000    316              5379  994691  RISE      15
I__1667/I                                LocalMux                       0              5379  994691  RISE       1
I__1667/O                                LocalMux                     330              5709  994691  RISE       1
I__1680/I                                InMux                          0              5709  994691  RISE       1
I__1680/O                                InMux                        259              5968  994691  RISE       1
spi0.t_FSM_i4_LC_16_15_4/in0             LogicCell40_SEQ_MODE_1010      0              5968  994691  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i4_LC_16_15_4/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.t_FSM_i6_LC_16_15_2/in0
Capture Clock    : spi0.t_FSM_i6_LC_16_15_2/clk
Setup Constraint : 1000000p
Path slack       : 994691p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1129
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000659

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3520
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5968
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout       LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1837/I                                LocalMux                       0              2448  994691  RISE       1
I__1837/O                                LocalMux                     330              2777  994691  RISE       1
I__1847/I                                InMux                          0              2777  994691  RISE       1
I__1847/O                                InMux                        259              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  994691  RISE       3
I__1121/I                                LocalMux                       0              3486  994691  RISE       1
I__1121/O                                LocalMux                     330              3815  994691  RISE       1
I__1124/I                                InMux                          0              3815  994691  RISE       1
I__1124/O                                InMux                        259              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/in1     LogicCell40_SEQ_MODE_0000      0              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/lcout   LogicCell40_SEQ_MODE_0000    400              4475  994691  RISE       1
I__1092/I                                LocalMux                       0              4475  994691  RISE       1
I__1092/O                                LocalMux                     330              4804  994691  RISE       1
I__1093/I                                InMux                          0              4804  994691  RISE       1
I__1093/O                                InMux                        259              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/in3             LogicCell40_SEQ_MODE_0000      0              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_0000    316              5379  994691  RISE      15
I__1667/I                                LocalMux                       0              5379  994691  RISE       1
I__1667/O                                LocalMux                     330              5709  994691  RISE       1
I__1682/I                                InMux                          0              5709  994691  RISE       1
I__1682/O                                InMux                        259              5968  994691  RISE       1
spi0.t_FSM_i6_LC_16_15_2/in0             LogicCell40_SEQ_MODE_1010      0              5968  994691  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i6_LC_16_15_2/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.t_FSM_i2_LC_15_15_4/in0
Capture Clock    : spi0.t_FSM_i2_LC_15_15_4/clk
Setup Constraint : 1000000p
Path slack       : 994853p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000821

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3520
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5968
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout       LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1837/I                                LocalMux                       0              2448  994691  RISE       1
I__1837/O                                LocalMux                     330              2777  994691  RISE       1
I__1847/I                                InMux                          0              2777  994691  RISE       1
I__1847/O                                InMux                        259              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  994691  RISE       3
I__1121/I                                LocalMux                       0              3486  994691  RISE       1
I__1121/O                                LocalMux                     330              3815  994691  RISE       1
I__1124/I                                InMux                          0              3815  994691  RISE       1
I__1124/O                                InMux                        259              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/in1     LogicCell40_SEQ_MODE_0000      0              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/lcout   LogicCell40_SEQ_MODE_0000    400              4475  994691  RISE       1
I__1092/I                                LocalMux                       0              4475  994691  RISE       1
I__1092/O                                LocalMux                     330              4804  994691  RISE       1
I__1093/I                                InMux                          0              4804  994691  RISE       1
I__1093/O                                InMux                        259              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/in3             LogicCell40_SEQ_MODE_0000      0              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_0000    316              5379  994691  RISE      15
I__1666/I                                LocalMux                       0              5379  994852  RISE       1
I__1666/O                                LocalMux                     330              5709  994852  RISE       1
I__1678/I                                InMux                          0              5709  994852  RISE       1
I__1678/O                                InMux                        259              5968  994852  RISE       1
spi0.t_FSM_i2_LC_15_15_4/in0             LogicCell40_SEQ_MODE_1010      0              5968  994852  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i2_LC_15_15_4/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.t_FSM_i3_LC_16_15_5/in3
Capture Clock    : spi0.t_FSM_i3_LC_16_15_5/clk
Setup Constraint : 1000000p
Path slack       : 994888p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1129
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000856

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3520
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5968
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout       LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1837/I                                LocalMux                       0              2448  994691  RISE       1
I__1837/O                                LocalMux                     330              2777  994691  RISE       1
I__1847/I                                InMux                          0              2777  994691  RISE       1
I__1847/O                                InMux                        259              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  994691  RISE       3
I__1121/I                                LocalMux                       0              3486  994691  RISE       1
I__1121/O                                LocalMux                     330              3815  994691  RISE       1
I__1124/I                                InMux                          0              3815  994691  RISE       1
I__1124/O                                InMux                        259              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/in1     LogicCell40_SEQ_MODE_0000      0              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/lcout   LogicCell40_SEQ_MODE_0000    400              4475  994691  RISE       1
I__1092/I                                LocalMux                       0              4475  994691  RISE       1
I__1092/O                                LocalMux                     330              4804  994691  RISE       1
I__1093/I                                InMux                          0              4804  994691  RISE       1
I__1093/O                                InMux                        259              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/in3             LogicCell40_SEQ_MODE_0000      0              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_0000    316              5379  994691  RISE      15
I__1667/I                                LocalMux                       0              5379  994691  RISE       1
I__1667/O                                LocalMux                     330              5709  994691  RISE       1
I__1679/I                                InMux                          0              5709  994887  RISE       1
I__1679/O                                InMux                        259              5968  994887  RISE       1
spi0.t_FSM_i3_LC_16_15_5/in3             LogicCell40_SEQ_MODE_1010      0              5968  994887  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i3_LC_16_15_5/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.t_FSM_i5_LC_16_15_1/in3
Capture Clock    : spi0.t_FSM_i5_LC_16_15_1/clk
Setup Constraint : 1000000p
Path slack       : 994888p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1129
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000856

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3520
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5968
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout       LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1837/I                                LocalMux                       0              2448  994691  RISE       1
I__1837/O                                LocalMux                     330              2777  994691  RISE       1
I__1847/I                                InMux                          0              2777  994691  RISE       1
I__1847/O                                InMux                        259              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  994691  RISE       3
I__1121/I                                LocalMux                       0              3486  994691  RISE       1
I__1121/O                                LocalMux                     330              3815  994691  RISE       1
I__1124/I                                InMux                          0              3815  994691  RISE       1
I__1124/O                                InMux                        259              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/in1     LogicCell40_SEQ_MODE_0000      0              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/lcout   LogicCell40_SEQ_MODE_0000    400              4475  994691  RISE       1
I__1092/I                                LocalMux                       0              4475  994691  RISE       1
I__1092/O                                LocalMux                     330              4804  994691  RISE       1
I__1093/I                                InMux                          0              4804  994691  RISE       1
I__1093/O                                InMux                        259              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/in3             LogicCell40_SEQ_MODE_0000      0              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_0000    316              5379  994691  RISE      15
I__1667/I                                LocalMux                       0              5379  994691  RISE       1
I__1667/O                                LocalMux                     330              5709  994691  RISE       1
I__1681/I                                InMux                          0              5709  994887  RISE       1
I__1681/O                                InMux                        259              5968  994887  RISE       1
spi0.t_FSM_i5_LC_16_15_1/in3             LogicCell40_SEQ_MODE_1010      0              5968  994887  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i5_LC_16_15_1/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.t_FSM_i10_LC_14_16_6/in0
Capture Clock    : spi0.t_FSM_i10_LC_14_16_6/clk
Setup Constraint : 1000000p
Path slack       : 994902p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000870

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3520
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5968
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout       LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1837/I                                LocalMux                       0              2448  994691  RISE       1
I__1837/O                                LocalMux                     330              2777  994691  RISE       1
I__1847/I                                InMux                          0              2777  994691  RISE       1
I__1847/O                                InMux                        259              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  994691  RISE       3
I__1121/I                                LocalMux                       0              3486  994691  RISE       1
I__1121/O                                LocalMux                     330              3815  994691  RISE       1
I__1124/I                                InMux                          0              3815  994691  RISE       1
I__1124/O                                InMux                        259              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/in1     LogicCell40_SEQ_MODE_0000      0              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/lcout   LogicCell40_SEQ_MODE_0000    400              4475  994691  RISE       1
I__1092/I                                LocalMux                       0              4475  994691  RISE       1
I__1092/O                                LocalMux                     330              4804  994691  RISE       1
I__1093/I                                InMux                          0              4804  994691  RISE       1
I__1093/O                                InMux                        259              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/in3             LogicCell40_SEQ_MODE_0000      0              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_0000    316              5379  994691  RISE      15
I__1665/I                                LocalMux                       0              5379  994901  RISE       1
I__1665/O                                LocalMux                     330              5709  994901  RISE       1
I__1670/I                                InMux                          0              5709  994901  RISE       1
I__1670/O                                InMux                        259              5968  994901  RISE       1
spi0.t_FSM_i10_LC_14_16_6/in0            LogicCell40_SEQ_MODE_1010      0              5968  994901  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i10_LC_14_16_6/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.t_FSM_i11_LC_14_16_0/in0
Capture Clock    : spi0.t_FSM_i11_LC_14_16_0/clk
Setup Constraint : 1000000p
Path slack       : 994902p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000870

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3520
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5968
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout       LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1837/I                                LocalMux                       0              2448  994691  RISE       1
I__1837/O                                LocalMux                     330              2777  994691  RISE       1
I__1847/I                                InMux                          0              2777  994691  RISE       1
I__1847/O                                InMux                        259              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  994691  RISE       3
I__1121/I                                LocalMux                       0              3486  994691  RISE       1
I__1121/O                                LocalMux                     330              3815  994691  RISE       1
I__1124/I                                InMux                          0              3815  994691  RISE       1
I__1124/O                                InMux                        259              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/in1     LogicCell40_SEQ_MODE_0000      0              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/lcout   LogicCell40_SEQ_MODE_0000    400              4475  994691  RISE       1
I__1092/I                                LocalMux                       0              4475  994691  RISE       1
I__1092/O                                LocalMux                     330              4804  994691  RISE       1
I__1093/I                                InMux                          0              4804  994691  RISE       1
I__1093/O                                InMux                        259              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/in3             LogicCell40_SEQ_MODE_0000      0              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_0000    316              5379  994691  RISE      15
I__1665/I                                LocalMux                       0              5379  994901  RISE       1
I__1665/O                                LocalMux                     330              5709  994901  RISE       1
I__1671/I                                InMux                          0              5709  994901  RISE       1
I__1671/O                                InMux                        259              5968  994901  RISE       1
spi0.t_FSM_i11_LC_14_16_0/in0            LogicCell40_SEQ_MODE_1010      0              5968  994901  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i11_LC_14_16_0/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.t_FSM_i15_LC_14_16_4/in0
Capture Clock    : spi0.t_FSM_i15_LC_14_16_4/clk
Setup Constraint : 1000000p
Path slack       : 994902p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000870

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3520
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5968
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout       LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1837/I                                LocalMux                       0              2448  994691  RISE       1
I__1837/O                                LocalMux                     330              2777  994691  RISE       1
I__1847/I                                InMux                          0              2777  994691  RISE       1
I__1847/O                                InMux                        259              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  994691  RISE       3
I__1121/I                                LocalMux                       0              3486  994691  RISE       1
I__1121/O                                LocalMux                     330              3815  994691  RISE       1
I__1124/I                                InMux                          0              3815  994691  RISE       1
I__1124/O                                InMux                        259              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/in1     LogicCell40_SEQ_MODE_0000      0              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/lcout   LogicCell40_SEQ_MODE_0000    400              4475  994691  RISE       1
I__1092/I                                LocalMux                       0              4475  994691  RISE       1
I__1092/O                                LocalMux                     330              4804  994691  RISE       1
I__1093/I                                InMux                          0              4804  994691  RISE       1
I__1093/O                                InMux                        259              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/in3             LogicCell40_SEQ_MODE_0000      0              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_0000    316              5379  994691  RISE      15
I__1665/I                                LocalMux                       0              5379  994901  RISE       1
I__1665/O                                LocalMux                     330              5709  994901  RISE       1
I__1675/I                                InMux                          0              5709  994901  RISE       1
I__1675/O                                InMux                        259              5968  994901  RISE       1
spi0.t_FSM_i15_LC_14_16_4/in0            LogicCell40_SEQ_MODE_1010      0              5968  994901  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i15_LC_14_16_4/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.t_FSM_i9_LC_14_16_2/in0
Capture Clock    : spi0.t_FSM_i9_LC_14_16_2/clk
Setup Constraint : 1000000p
Path slack       : 994902p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000870

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3520
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5968
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout       LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1837/I                                LocalMux                       0              2448  994691  RISE       1
I__1837/O                                LocalMux                     330              2777  994691  RISE       1
I__1847/I                                InMux                          0              2777  994691  RISE       1
I__1847/O                                InMux                        259              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  994691  RISE       3
I__1121/I                                LocalMux                       0              3486  994691  RISE       1
I__1121/O                                LocalMux                     330              3815  994691  RISE       1
I__1124/I                                InMux                          0              3815  994691  RISE       1
I__1124/O                                InMux                        259              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/in1     LogicCell40_SEQ_MODE_0000      0              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/lcout   LogicCell40_SEQ_MODE_0000    400              4475  994691  RISE       1
I__1092/I                                LocalMux                       0              4475  994691  RISE       1
I__1092/O                                LocalMux                     330              4804  994691  RISE       1
I__1093/I                                InMux                          0              4804  994691  RISE       1
I__1093/O                                InMux                        259              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/in3             LogicCell40_SEQ_MODE_0000      0              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_0000    316              5379  994691  RISE      15
I__1665/I                                LocalMux                       0              5379  994901  RISE       1
I__1665/O                                LocalMux                     330              5709  994901  RISE       1
I__1676/I                                InMux                          0              5709  994901  RISE       1
I__1676/O                                InMux                        259              5968  994901  RISE       1
spi0.t_FSM_i9_LC_14_16_2/in0             LogicCell40_SEQ_MODE_1010      0              5968  994901  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i9_LC_14_16_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.t_FSM_i8_LC_14_17_4/in1
Capture Clock    : spi0.t_FSM_i8_LC_14_17_4/clk
Setup Constraint : 1000000p
Path slack       : 994972p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3520
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5968
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout       LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1837/I                                LocalMux                       0              2448  994691  RISE       1
I__1837/O                                LocalMux                     330              2777  994691  RISE       1
I__1847/I                                InMux                          0              2777  994691  RISE       1
I__1847/O                                InMux                        259              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  994691  RISE       3
I__1121/I                                LocalMux                       0              3486  994691  RISE       1
I__1121/O                                LocalMux                     330              3815  994691  RISE       1
I__1124/I                                InMux                          0              3815  994691  RISE       1
I__1124/O                                InMux                        259              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/in1     LogicCell40_SEQ_MODE_0000      0              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/lcout   LogicCell40_SEQ_MODE_0000    400              4475  994691  RISE       1
I__1092/I                                LocalMux                       0              4475  994691  RISE       1
I__1092/O                                LocalMux                     330              4804  994691  RISE       1
I__1093/I                                InMux                          0              4804  994691  RISE       1
I__1093/O                                InMux                        259              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/in3             LogicCell40_SEQ_MODE_0000      0              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_0000    316              5379  994691  RISE      15
I__1668/I                                LocalMux                       0              5379  994971  RISE       1
I__1668/O                                LocalMux                     330              5709  994971  RISE       1
I__1683/I                                InMux                          0              5709  994971  RISE       1
I__1683/O                                InMux                        259              5968  994971  RISE       1
spi0.t_FSM_i8_LC_14_17_4/in1             LogicCell40_SEQ_MODE_1010      0              5968  994971  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2602/I                         Span4Mux_v                     0               351  RISE       1
I__2602/O                         Span4Mux_v                   351               701  RISE       1
I__2617/I                         LocalMux                       0               701  RISE       1
I__2617/O                         LocalMux                     330              1031  RISE       1
I__2630/I                         ClkMux                         0              1031  RISE       1
I__2630/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i8_LC_14_17_4/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.t_FSM_i1_LC_15_15_3/in3
Capture Clock    : spi0.t_FSM_i1_LC_15_15_3/clk
Setup Constraint : 1000000p
Path slack       : 995049p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001017

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3520
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5968
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout       LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1837/I                                LocalMux                       0              2448  994691  RISE       1
I__1837/O                                LocalMux                     330              2777  994691  RISE       1
I__1847/I                                InMux                          0              2777  994691  RISE       1
I__1847/O                                InMux                        259              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  994691  RISE       3
I__1121/I                                LocalMux                       0              3486  994691  RISE       1
I__1121/O                                LocalMux                     330              3815  994691  RISE       1
I__1124/I                                InMux                          0              3815  994691  RISE       1
I__1124/O                                InMux                        259              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/in1     LogicCell40_SEQ_MODE_0000      0              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/lcout   LogicCell40_SEQ_MODE_0000    400              4475  994691  RISE       1
I__1092/I                                LocalMux                       0              4475  994691  RISE       1
I__1092/O                                LocalMux                     330              4804  994691  RISE       1
I__1093/I                                InMux                          0              4804  994691  RISE       1
I__1093/O                                InMux                        259              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/in3             LogicCell40_SEQ_MODE_0000      0              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_0000    316              5379  994691  RISE      15
I__1666/I                                LocalMux                       0              5379  994852  RISE       1
I__1666/O                                LocalMux                     330              5709  994852  RISE       1
I__1677/I                                InMux                          0              5709  995048  RISE       1
I__1677/O                                InMux                        259              5968  995048  RISE       1
spi0.t_FSM_i1_LC_15_15_3/in3             LogicCell40_SEQ_MODE_1010      0              5968  995048  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i1_LC_15_15_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.t_FSM_i0_LC_14_16_7/in3
Capture Clock    : spi0.t_FSM_i0_LC_14_16_7/clk
Setup Constraint : 1000000p
Path slack       : 995098p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001066

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3520
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5968
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout       LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1837/I                                LocalMux                       0              2448  994691  RISE       1
I__1837/O                                LocalMux                     330              2777  994691  RISE       1
I__1847/I                                InMux                          0              2777  994691  RISE       1
I__1847/O                                InMux                        259              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  994691  RISE       3
I__1121/I                                LocalMux                       0              3486  994691  RISE       1
I__1121/O                                LocalMux                     330              3815  994691  RISE       1
I__1124/I                                InMux                          0              3815  994691  RISE       1
I__1124/O                                InMux                        259              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/in1     LogicCell40_SEQ_MODE_0000      0              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/lcout   LogicCell40_SEQ_MODE_0000    400              4475  994691  RISE       1
I__1092/I                                LocalMux                       0              4475  994691  RISE       1
I__1092/O                                LocalMux                     330              4804  994691  RISE       1
I__1093/I                                InMux                          0              4804  994691  RISE       1
I__1093/O                                InMux                        259              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/in3             LogicCell40_SEQ_MODE_0000      0              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_0000    316              5379  994691  RISE      15
I__1665/I                                LocalMux                       0              5379  994901  RISE       1
I__1665/O                                LocalMux                     330              5709  994901  RISE       1
I__1669/I                                InMux                          0              5709  995098  RISE       1
I__1669/O                                InMux                        259              5968  995098  RISE       1
spi0.t_FSM_i0_LC_14_16_7/in3             LogicCell40_SEQ_MODE_1011      0              5968  995098  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i0_LC_14_16_7/clk      LogicCell40_SEQ_MODE_1011      0              1340  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.t_FSM_i12_LC_14_16_1/in3
Capture Clock    : spi0.t_FSM_i12_LC_14_16_1/clk
Setup Constraint : 1000000p
Path slack       : 995098p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001066

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3520
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5968
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout       LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1837/I                                LocalMux                       0              2448  994691  RISE       1
I__1837/O                                LocalMux                     330              2777  994691  RISE       1
I__1847/I                                InMux                          0              2777  994691  RISE       1
I__1847/O                                InMux                        259              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  994691  RISE       3
I__1121/I                                LocalMux                       0              3486  994691  RISE       1
I__1121/O                                LocalMux                     330              3815  994691  RISE       1
I__1124/I                                InMux                          0              3815  994691  RISE       1
I__1124/O                                InMux                        259              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/in1     LogicCell40_SEQ_MODE_0000      0              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/lcout   LogicCell40_SEQ_MODE_0000    400              4475  994691  RISE       1
I__1092/I                                LocalMux                       0              4475  994691  RISE       1
I__1092/O                                LocalMux                     330              4804  994691  RISE       1
I__1093/I                                InMux                          0              4804  994691  RISE       1
I__1093/O                                InMux                        259              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/in3             LogicCell40_SEQ_MODE_0000      0              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_0000    316              5379  994691  RISE      15
I__1665/I                                LocalMux                       0              5379  994901  RISE       1
I__1665/O                                LocalMux                     330              5709  994901  RISE       1
I__1672/I                                InMux                          0              5709  995098  RISE       1
I__1672/O                                InMux                        259              5968  995098  RISE       1
spi0.t_FSM_i12_LC_14_16_1/in3            LogicCell40_SEQ_MODE_1010      0              5968  995098  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i12_LC_14_16_1/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.t_FSM_i13_LC_14_16_3/in3
Capture Clock    : spi0.t_FSM_i13_LC_14_16_3/clk
Setup Constraint : 1000000p
Path slack       : 995098p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001066

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3520
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5968
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout       LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1837/I                                LocalMux                       0              2448  994691  RISE       1
I__1837/O                                LocalMux                     330              2777  994691  RISE       1
I__1847/I                                InMux                          0              2777  994691  RISE       1
I__1847/O                                InMux                        259              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  994691  RISE       3
I__1121/I                                LocalMux                       0              3486  994691  RISE       1
I__1121/O                                LocalMux                     330              3815  994691  RISE       1
I__1124/I                                InMux                          0              3815  994691  RISE       1
I__1124/O                                InMux                        259              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/in1     LogicCell40_SEQ_MODE_0000      0              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/lcout   LogicCell40_SEQ_MODE_0000    400              4475  994691  RISE       1
I__1092/I                                LocalMux                       0              4475  994691  RISE       1
I__1092/O                                LocalMux                     330              4804  994691  RISE       1
I__1093/I                                InMux                          0              4804  994691  RISE       1
I__1093/O                                InMux                        259              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/in3             LogicCell40_SEQ_MODE_0000      0              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_0000    316              5379  994691  RISE      15
I__1665/I                                LocalMux                       0              5379  994901  RISE       1
I__1665/O                                LocalMux                     330              5709  994901  RISE       1
I__1673/I                                InMux                          0              5709  995098  RISE       1
I__1673/O                                InMux                        259              5968  995098  RISE       1
spi0.t_FSM_i13_LC_14_16_3/in3            LogicCell40_SEQ_MODE_1010      0              5968  995098  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i13_LC_14_16_3/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.t_FSM_i14_LC_14_16_5/in3
Capture Clock    : spi0.t_FSM_i14_LC_14_16_5/clk
Setup Constraint : 1000000p
Path slack       : 995098p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001066

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3520
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5968
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout       LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1837/I                                LocalMux                       0              2448  994691  RISE       1
I__1837/O                                LocalMux                     330              2777  994691  RISE       1
I__1847/I                                InMux                          0              2777  994691  RISE       1
I__1847/O                                InMux                        259              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  994691  RISE       3
I__1121/I                                LocalMux                       0              3486  994691  RISE       1
I__1121/O                                LocalMux                     330              3815  994691  RISE       1
I__1124/I                                InMux                          0              3815  994691  RISE       1
I__1124/O                                InMux                        259              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/in1     LogicCell40_SEQ_MODE_0000      0              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/lcout   LogicCell40_SEQ_MODE_0000    400              4475  994691  RISE       1
I__1092/I                                LocalMux                       0              4475  994691  RISE       1
I__1092/O                                LocalMux                     330              4804  994691  RISE       1
I__1093/I                                InMux                          0              4804  994691  RISE       1
I__1093/O                                InMux                        259              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/in3             LogicCell40_SEQ_MODE_0000      0              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_0000    316              5379  994691  RISE      15
I__1665/I                                LocalMux                       0              5379  994901  RISE       1
I__1665/O                                LocalMux                     330              5709  994901  RISE       1
I__1674/I                                InMux                          0              5709  995098  RISE       1
I__1674/O                                InMux                        259              5968  995098  RISE       1
spi0.t_FSM_i14_LC_14_16_5/in3            LogicCell40_SEQ_MODE_1010      0              5968  995098  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i14_LC_14_16_5/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i8_LC_14_17_4/in3
Capture Clock    : spi0.t_FSM_i8_LC_14_17_4/clk
Setup Constraint : 1000000p
Path slack       : 995301p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001066

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3317
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5765
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994740  RISE      16
I__1811/I                                     LocalMux                       0              2448  994775  RISE       1
I__1811/O                                     LocalMux                     330              2777  994775  RISE       1
I__1821/I                                     InMux                          0              2777  994775  RISE       1
I__1821/O                                     InMux                        259              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994775  RISE       5
I__1561/I                                     LocalMux                       0              3486  995301  RISE       1
I__1561/O                                     LocalMux                     330              3815  995301  RISE       1
I__1566/I                                     InMux                          0              3815  995301  RISE       1
I__1566/O                                     InMux                        259              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in1    LogicCell40_SEQ_MODE_0000      0              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995301  RISE      16
I__1529/I                                     Odrv4                          0              4475  995301  RISE       1
I__1529/O                                     Odrv4                        351              4825  995301  RISE       1
I__1533/I                                     Span4Mux_v                     0              4825  995301  RISE       1
I__1533/O                                     Span4Mux_v                   351              5176  995301  RISE       1
I__1542/I                                     LocalMux                       0              5176  995301  RISE       1
I__1542/O                                     LocalMux                     330              5506  995301  RISE       1
I__1553/I                                     InMux                          0              5506  995301  RISE       1
I__1553/O                                     InMux                        259              5765  995301  RISE       1
spi0.t_FSM_i8_LC_14_17_4/in3                  LogicCell40_SEQ_MODE_1010      0              5765  995301  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2602/I                         Span4Mux_v                     0               351  RISE       1
I__2602/O                         Span4Mux_v                   351               701  RISE       1
I__2617/I                         LocalMux                       0               701  RISE       1
I__2617/O                         LocalMux                     330              1031  RISE       1
I__2630/I                         ClkMux                         0              1031  RISE       1
I__2630/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i8_LC_14_17_4/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i0_LC_14_16_7/in0
Capture Clock    : spi0.t_FSM_i0_LC_14_16_7/clk
Setup Constraint : 1000000p
Path slack       : 995456p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000870

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2966
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5414
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994740  RISE      16
I__1811/I                                     LocalMux                       0              2448  994775  RISE       1
I__1811/O                                     LocalMux                     330              2777  994775  RISE       1
I__1821/I                                     InMux                          0              2777  994775  RISE       1
I__1821/O                                     InMux                        259              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994775  RISE       5
I__1561/I                                     LocalMux                       0              3486  995301  RISE       1
I__1561/O                                     LocalMux                     330              3815  995301  RISE       1
I__1566/I                                     InMux                          0              3815  995301  RISE       1
I__1566/O                                     InMux                        259              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in1    LogicCell40_SEQ_MODE_0000      0              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995301  RISE      16
I__1529/I                                     Odrv4                          0              4475  995301  RISE       1
I__1529/O                                     Odrv4                        351              4825  995301  RISE       1
I__1534/I                                     LocalMux                       0              4825  995455  RISE       1
I__1534/O                                     LocalMux                     330              5155  995455  RISE       1
I__1543/I                                     InMux                          0              5155  995455  RISE       1
I__1543/O                                     InMux                        259              5414  995455  RISE       1
spi0.t_FSM_i0_LC_14_16_7/in0                  LogicCell40_SEQ_MODE_1011      0              5414  995455  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i0_LC_14_16_7/clk      LogicCell40_SEQ_MODE_1011      0              1340  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i12_LC_14_16_1/in0
Capture Clock    : spi0.t_FSM_i12_LC_14_16_1/clk
Setup Constraint : 1000000p
Path slack       : 995456p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000870

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2966
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5414
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994740  RISE      16
I__1811/I                                     LocalMux                       0              2448  994775  RISE       1
I__1811/O                                     LocalMux                     330              2777  994775  RISE       1
I__1821/I                                     InMux                          0              2777  994775  RISE       1
I__1821/O                                     InMux                        259              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994775  RISE       5
I__1561/I                                     LocalMux                       0              3486  995301  RISE       1
I__1561/O                                     LocalMux                     330              3815  995301  RISE       1
I__1566/I                                     InMux                          0              3815  995301  RISE       1
I__1566/O                                     InMux                        259              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in1    LogicCell40_SEQ_MODE_0000      0              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995301  RISE      16
I__1529/I                                     Odrv4                          0              4475  995301  RISE       1
I__1529/O                                     Odrv4                        351              4825  995301  RISE       1
I__1534/I                                     LocalMux                       0              4825  995455  RISE       1
I__1534/O                                     LocalMux                     330              5155  995455  RISE       1
I__1544/I                                     InMux                          0              5155  995455  RISE       1
I__1544/O                                     InMux                        259              5414  995455  RISE       1
spi0.t_FSM_i12_LC_14_16_1/in0                 LogicCell40_SEQ_MODE_1010      0              5414  995455  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i12_LC_14_16_1/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i13_LC_14_16_3/in0
Capture Clock    : spi0.t_FSM_i13_LC_14_16_3/clk
Setup Constraint : 1000000p
Path slack       : 995456p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000870

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2966
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5414
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994740  RISE      16
I__1811/I                                     LocalMux                       0              2448  994775  RISE       1
I__1811/O                                     LocalMux                     330              2777  994775  RISE       1
I__1821/I                                     InMux                          0              2777  994775  RISE       1
I__1821/O                                     InMux                        259              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994775  RISE       5
I__1561/I                                     LocalMux                       0              3486  995301  RISE       1
I__1561/O                                     LocalMux                     330              3815  995301  RISE       1
I__1566/I                                     InMux                          0              3815  995301  RISE       1
I__1566/O                                     InMux                        259              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in1    LogicCell40_SEQ_MODE_0000      0              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995301  RISE      16
I__1529/I                                     Odrv4                          0              4475  995301  RISE       1
I__1529/O                                     Odrv4                        351              4825  995301  RISE       1
I__1534/I                                     LocalMux                       0              4825  995455  RISE       1
I__1534/O                                     LocalMux                     330              5155  995455  RISE       1
I__1545/I                                     InMux                          0              5155  995455  RISE       1
I__1545/O                                     InMux                        259              5414  995455  RISE       1
spi0.t_FSM_i13_LC_14_16_3/in0                 LogicCell40_SEQ_MODE_1010      0              5414  995455  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i13_LC_14_16_3/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i14_LC_14_16_5/in0
Capture Clock    : spi0.t_FSM_i14_LC_14_16_5/clk
Setup Constraint : 1000000p
Path slack       : 995456p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000870

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2966
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5414
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994740  RISE      16
I__1811/I                                     LocalMux                       0              2448  994775  RISE       1
I__1811/O                                     LocalMux                     330              2777  994775  RISE       1
I__1821/I                                     InMux                          0              2777  994775  RISE       1
I__1821/O                                     InMux                        259              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994775  RISE       5
I__1561/I                                     LocalMux                       0              3486  995301  RISE       1
I__1561/O                                     LocalMux                     330              3815  995301  RISE       1
I__1566/I                                     InMux                          0              3815  995301  RISE       1
I__1566/O                                     InMux                        259              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in1    LogicCell40_SEQ_MODE_0000      0              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995301  RISE      16
I__1529/I                                     Odrv4                          0              4475  995301  RISE       1
I__1529/O                                     Odrv4                        351              4825  995301  RISE       1
I__1534/I                                     LocalMux                       0              4825  995455  RISE       1
I__1534/O                                     LocalMux                     330              5155  995455  RISE       1
I__1546/I                                     InMux                          0              5155  995455  RISE       1
I__1546/O                                     InMux                        259              5414  995455  RISE       1
spi0.t_FSM_i14_LC_14_16_5/in0                 LogicCell40_SEQ_MODE_1010      0              5414  995455  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i14_LC_14_16_5/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i10_LC_14_16_6/in3
Capture Clock    : spi0.t_FSM_i10_LC_14_16_6/clk
Setup Constraint : 1000000p
Path slack       : 995652p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001066

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2966
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5414
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994740  RISE      16
I__1811/I                                     LocalMux                       0              2448  994775  RISE       1
I__1811/O                                     LocalMux                     330              2777  994775  RISE       1
I__1821/I                                     InMux                          0              2777  994775  RISE       1
I__1821/O                                     InMux                        259              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994775  RISE       5
I__1561/I                                     LocalMux                       0              3486  995301  RISE       1
I__1561/O                                     LocalMux                     330              3815  995301  RISE       1
I__1566/I                                     InMux                          0              3815  995301  RISE       1
I__1566/O                                     InMux                        259              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in1    LogicCell40_SEQ_MODE_0000      0              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995301  RISE      16
I__1529/I                                     Odrv4                          0              4475  995301  RISE       1
I__1529/O                                     Odrv4                        351              4825  995301  RISE       1
I__1534/I                                     LocalMux                       0              4825  995455  RISE       1
I__1534/O                                     LocalMux                     330              5155  995455  RISE       1
I__1547/I                                     InMux                          0              5155  995652  RISE       1
I__1547/O                                     InMux                        259              5414  995652  RISE       1
spi0.t_FSM_i10_LC_14_16_6/in3                 LogicCell40_SEQ_MODE_1010      0              5414  995652  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i10_LC_14_16_6/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i11_LC_14_16_0/in3
Capture Clock    : spi0.t_FSM_i11_LC_14_16_0/clk
Setup Constraint : 1000000p
Path slack       : 995652p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001066

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2966
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5414
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994740  RISE      16
I__1811/I                                     LocalMux                       0              2448  994775  RISE       1
I__1811/O                                     LocalMux                     330              2777  994775  RISE       1
I__1821/I                                     InMux                          0              2777  994775  RISE       1
I__1821/O                                     InMux                        259              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994775  RISE       5
I__1561/I                                     LocalMux                       0              3486  995301  RISE       1
I__1561/O                                     LocalMux                     330              3815  995301  RISE       1
I__1566/I                                     InMux                          0              3815  995301  RISE       1
I__1566/O                                     InMux                        259              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in1    LogicCell40_SEQ_MODE_0000      0              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995301  RISE      16
I__1529/I                                     Odrv4                          0              4475  995301  RISE       1
I__1529/O                                     Odrv4                        351              4825  995301  RISE       1
I__1534/I                                     LocalMux                       0              4825  995455  RISE       1
I__1534/O                                     LocalMux                     330              5155  995455  RISE       1
I__1548/I                                     InMux                          0              5155  995652  RISE       1
I__1548/O                                     InMux                        259              5414  995652  RISE       1
spi0.t_FSM_i11_LC_14_16_0/in3                 LogicCell40_SEQ_MODE_1010      0              5414  995652  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i11_LC_14_16_0/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i15_LC_14_16_4/in3
Capture Clock    : spi0.t_FSM_i15_LC_14_16_4/clk
Setup Constraint : 1000000p
Path slack       : 995652p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001066

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2966
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5414
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994740  RISE      16
I__1811/I                                     LocalMux                       0              2448  994775  RISE       1
I__1811/O                                     LocalMux                     330              2777  994775  RISE       1
I__1821/I                                     InMux                          0              2777  994775  RISE       1
I__1821/O                                     InMux                        259              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994775  RISE       5
I__1561/I                                     LocalMux                       0              3486  995301  RISE       1
I__1561/O                                     LocalMux                     330              3815  995301  RISE       1
I__1566/I                                     InMux                          0              3815  995301  RISE       1
I__1566/O                                     InMux                        259              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in1    LogicCell40_SEQ_MODE_0000      0              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995301  RISE      16
I__1529/I                                     Odrv4                          0              4475  995301  RISE       1
I__1529/O                                     Odrv4                        351              4825  995301  RISE       1
I__1534/I                                     LocalMux                       0              4825  995455  RISE       1
I__1534/O                                     LocalMux                     330              5155  995455  RISE       1
I__1549/I                                     InMux                          0              5155  995652  RISE       1
I__1549/O                                     InMux                        259              5414  995652  RISE       1
spi0.t_FSM_i15_LC_14_16_4/in3                 LogicCell40_SEQ_MODE_1010      0              5414  995652  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i15_LC_14_16_4/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i9_LC_14_16_2/in3
Capture Clock    : spi0.t_FSM_i9_LC_14_16_2/clk
Setup Constraint : 1000000p
Path slack       : 995652p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001066

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2966
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5414
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994740  RISE      16
I__1811/I                                     LocalMux                       0              2448  994775  RISE       1
I__1811/O                                     LocalMux                     330              2777  994775  RISE       1
I__1821/I                                     InMux                          0              2777  994775  RISE       1
I__1821/O                                     InMux                        259              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994775  RISE       5
I__1561/I                                     LocalMux                       0              3486  995301  RISE       1
I__1561/O                                     LocalMux                     330              3815  995301  RISE       1
I__1566/I                                     InMux                          0              3815  995301  RISE       1
I__1566/O                                     InMux                        259              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in1    LogicCell40_SEQ_MODE_0000      0              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995301  RISE      16
I__1529/I                                     Odrv4                          0              4475  995301  RISE       1
I__1529/O                                     Odrv4                        351              4825  995301  RISE       1
I__1534/I                                     LocalMux                       0              4825  995455  RISE       1
I__1534/O                                     LocalMux                     330              5155  995455  RISE       1
I__1550/I                                     InMux                          0              5155  995652  RISE       1
I__1550/O                                     InMux                        259              5414  995652  RISE       1
spi0.t_FSM_i9_LC_14_16_2/in3                  LogicCell40_SEQ_MODE_1010      0              5414  995652  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i9_LC_14_16_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i3_LC_16_15_5/in2
Capture Clock    : spi0.t_FSM_i3_LC_16_15_5/clk
Setup Constraint : 1000000p
Path slack       : 995693p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1129
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000757

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2616
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5064
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994740  RISE      16
I__1811/I                                     LocalMux                       0              2448  994775  RISE       1
I__1811/O                                     LocalMux                     330              2777  994775  RISE       1
I__1821/I                                     InMux                          0              2777  994775  RISE       1
I__1821/O                                     InMux                        259              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994775  RISE       5
I__1561/I                                     LocalMux                       0              3486  995301  RISE       1
I__1561/O                                     LocalMux                     330              3815  995301  RISE       1
I__1566/I                                     InMux                          0              3815  995301  RISE       1
I__1566/O                                     InMux                        259              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in1    LogicCell40_SEQ_MODE_0000      0              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995301  RISE      16
I__1530/I                                     LocalMux                       0              4475  995694  RISE       1
I__1530/O                                     LocalMux                     330              4804  995694  RISE       1
I__1535/I                                     InMux                          0              4804  995694  RISE       1
I__1535/O                                     InMux                        259              5064  995694  RISE       1
I__1551/I                                     CascadeMux                     0              5064  995694  RISE       1
I__1551/O                                     CascadeMux                     0              5064  995694  RISE       1
spi0.t_FSM_i3_LC_16_15_5/in2                  LogicCell40_SEQ_MODE_1010      0              5064  995694  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i3_LC_16_15_5/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i5_LC_16_15_1/in2
Capture Clock    : spi0.t_FSM_i5_LC_16_15_1/clk
Setup Constraint : 1000000p
Path slack       : 995693p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1129
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000757

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2616
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5064
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994740  RISE      16
I__1811/I                                     LocalMux                       0              2448  994775  RISE       1
I__1811/O                                     LocalMux                     330              2777  994775  RISE       1
I__1821/I                                     InMux                          0              2777  994775  RISE       1
I__1821/O                                     InMux                        259              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994775  RISE       5
I__1561/I                                     LocalMux                       0              3486  995301  RISE       1
I__1561/O                                     LocalMux                     330              3815  995301  RISE       1
I__1566/I                                     InMux                          0              3815  995301  RISE       1
I__1566/O                                     InMux                        259              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in1    LogicCell40_SEQ_MODE_0000      0              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995301  RISE      16
I__1530/I                                     LocalMux                       0              4475  995694  RISE       1
I__1530/O                                     LocalMux                     330              4804  995694  RISE       1
I__1536/I                                     InMux                          0              4804  995694  RISE       1
I__1536/O                                     InMux                        259              5064  995694  RISE       1
I__1552/I                                     CascadeMux                     0              5064  995694  RISE       1
I__1552/O                                     CascadeMux                     0              5064  995694  RISE       1
spi0.t_FSM_i5_LC_16_15_1/in2                  LogicCell40_SEQ_MODE_1010      0              5064  995694  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i5_LC_16_15_1/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i1_LC_15_15_3/in0
Capture Clock    : spi0.t_FSM_i1_LC_15_15_3/clk
Setup Constraint : 1000000p
Path slack       : 995757p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000821

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2616
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5064
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994740  RISE      16
I__1811/I                                     LocalMux                       0              2448  994775  RISE       1
I__1811/O                                     LocalMux                     330              2777  994775  RISE       1
I__1821/I                                     InMux                          0              2777  994775  RISE       1
I__1821/O                                     InMux                        259              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994775  RISE       5
I__1561/I                                     LocalMux                       0              3486  995301  RISE       1
I__1561/O                                     LocalMux                     330              3815  995301  RISE       1
I__1566/I                                     InMux                          0              3815  995301  RISE       1
I__1566/O                                     InMux                        259              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in1    LogicCell40_SEQ_MODE_0000      0              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995301  RISE      16
I__1531/I                                     LocalMux                       0              4475  995757  RISE       1
I__1531/O                                     LocalMux                     330              4804  995757  RISE       1
I__1539/I                                     InMux                          0              4804  995757  RISE       1
I__1539/O                                     InMux                        259              5064  995757  RISE       1
spi0.t_FSM_i1_LC_15_15_3/in0                  LogicCell40_SEQ_MODE_1010      0              5064  995757  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i1_LC_15_15_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i4_LC_16_15_4/in3
Capture Clock    : spi0.t_FSM_i4_LC_16_15_4/clk
Setup Constraint : 1000000p
Path slack       : 995792p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1129
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000856

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2616
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5064
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994740  RISE      16
I__1811/I                                     LocalMux                       0              2448  994775  RISE       1
I__1811/O                                     LocalMux                     330              2777  994775  RISE       1
I__1821/I                                     InMux                          0              2777  994775  RISE       1
I__1821/O                                     InMux                        259              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994775  RISE       5
I__1561/I                                     LocalMux                       0              3486  995301  RISE       1
I__1561/O                                     LocalMux                     330              3815  995301  RISE       1
I__1566/I                                     InMux                          0              3815  995301  RISE       1
I__1566/O                                     InMux                        259              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in1    LogicCell40_SEQ_MODE_0000      0              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995301  RISE      16
I__1530/I                                     LocalMux                       0              4475  995694  RISE       1
I__1530/O                                     LocalMux                     330              4804  995694  RISE       1
I__1537/I                                     InMux                          0              4804  995792  RISE       1
I__1537/O                                     InMux                        259              5064  995792  RISE       1
spi0.t_FSM_i4_LC_16_15_4/in3                  LogicCell40_SEQ_MODE_1010      0              5064  995792  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i4_LC_16_15_4/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i6_LC_16_15_2/in3
Capture Clock    : spi0.t_FSM_i6_LC_16_15_2/clk
Setup Constraint : 1000000p
Path slack       : 995792p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1129
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000856

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2616
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5064
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994740  RISE      16
I__1811/I                                     LocalMux                       0              2448  994775  RISE       1
I__1811/O                                     LocalMux                     330              2777  994775  RISE       1
I__1821/I                                     InMux                          0              2777  994775  RISE       1
I__1821/O                                     InMux                        259              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994775  RISE       5
I__1561/I                                     LocalMux                       0              3486  995301  RISE       1
I__1561/O                                     LocalMux                     330              3815  995301  RISE       1
I__1566/I                                     InMux                          0              3815  995301  RISE       1
I__1566/O                                     InMux                        259              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in1    LogicCell40_SEQ_MODE_0000      0              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995301  RISE      16
I__1530/I                                     LocalMux                       0              4475  995694  RISE       1
I__1530/O                                     LocalMux                     330              4804  995694  RISE       1
I__1538/I                                     InMux                          0              4804  995792  RISE       1
I__1538/O                                     InMux                        259              5064  995792  RISE       1
spi0.t_FSM_i6_LC_16_15_2/in3                  LogicCell40_SEQ_MODE_1010      0              5064  995792  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i6_LC_16_15_2/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i2_LC_15_15_4/in3
Capture Clock    : spi0.t_FSM_i2_LC_15_15_4/clk
Setup Constraint : 1000000p
Path slack       : 995953p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001017

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2616
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5064
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994740  RISE      16
I__1811/I                                     LocalMux                       0              2448  994775  RISE       1
I__1811/O                                     LocalMux                     330              2777  994775  RISE       1
I__1821/I                                     InMux                          0              2777  994775  RISE       1
I__1821/O                                     InMux                        259              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994775  RISE       5
I__1561/I                                     LocalMux                       0              3486  995301  RISE       1
I__1561/O                                     LocalMux                     330              3815  995301  RISE       1
I__1566/I                                     InMux                          0              3815  995301  RISE       1
I__1566/O                                     InMux                        259              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in1    LogicCell40_SEQ_MODE_0000      0              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995301  RISE      16
I__1531/I                                     LocalMux                       0              4475  995757  RISE       1
I__1531/O                                     LocalMux                     330              4804  995757  RISE       1
I__1540/I                                     InMux                          0              4804  995953  RISE       1
I__1540/O                                     InMux                        259              5064  995953  RISE       1
spi0.t_FSM_i2_LC_15_15_4/in3                  LogicCell40_SEQ_MODE_1010      0              5064  995953  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i2_LC_15_15_4/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.t_FSM_i7_LC_15_16_2/in2
Capture Clock    : spi0.t_FSM_i7_LC_15_16_2/clk
Setup Constraint : 1000000p
Path slack       : 996206p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001536

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2882
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5330
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout       LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1837/I                                LocalMux                       0              2448  994691  RISE       1
I__1837/O                                LocalMux                     330              2777  994691  RISE       1
I__1847/I                                InMux                          0              2777  994691  RISE       1
I__1847/O                                InMux                        259              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  994691  RISE       3
I__1121/I                                LocalMux                       0              3486  994691  RISE       1
I__1121/O                                LocalMux                     330              3815  994691  RISE       1
I__1124/I                                InMux                          0              3815  994691  RISE       1
I__1124/O                                InMux                        259              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/in1     LogicCell40_SEQ_MODE_0000      0              4075  994691  RISE       1
spi0.mux_514_i1_3_lut_LC_15_15_7/lcout   LogicCell40_SEQ_MODE_0000    400              4475  994691  RISE       1
I__1092/I                                LocalMux                       0              4475  994691  RISE       1
I__1092/O                                LocalMux                     330              4804  994691  RISE       1
I__1093/I                                InMux                          0              4804  994691  RISE       1
I__1093/O                                InMux                        259              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/in3             LogicCell40_SEQ_MODE_0000      0              5064  994691  RISE       1
spi0.i1_4_lut_LC_15_16_1/ltout           LogicCell40_SEQ_MODE_0000    267              5330  996206  RISE       1
I__1091/I                                CascadeMux                     0              5330  996206  RISE       1
I__1091/O                                CascadeMux                     0              5330  996206  RISE       1
spi0.t_FSM_i7_LC_15_16_2/in2             LogicCell40_SEQ_MODE_1010      0              5330  996206  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i7_LC_15_16_2/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.Rx_Lower_Byte_i3_LC_17_15_4/in3
Capture Clock    : spi0.Rx_Lower_Byte_i3_LC_17_15_4/clk
Setup Constraint : 1000000p
Path slack       : 996290p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001017

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2279
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4727
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout                         LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1835/I                                                  LocalMux                       0              2448  995385  RISE       1
I__1835/O                                                  LocalMux                     330              2777  995385  RISE       1
I__1843/I                                                  InMux                          0              2777  996290  RISE       1
I__1843/O                                                  InMux                        259              3037  996290  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/in1    LogicCell40_SEQ_MODE_0000      0              3037  996290  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000    400              3437  996290  RISE       8
I__2140/I                                                  Odrv4                          0              3437  996290  RISE       1
I__2140/O                                                  Odrv4                        351              3787  996290  RISE       1
I__2147/I                                                  Span4Mux_v                     0              3787  996290  RISE       1
I__2147/O                                                  Span4Mux_v                   351              4138  996290  RISE       1
I__2152/I                                                  LocalMux                       0              4138  996290  RISE       1
I__2152/O                                                  LocalMux                     330              4468  996290  RISE       1
I__2154/I                                                  InMux                          0              4468  996290  RISE       1
I__2154/O                                                  InMux                        259              4727  996290  RISE       1
spi0.Rx_Lower_Byte_i3_LC_17_15_4/in3                       LogicCell40_SEQ_MODE_1000      0              4727  996290  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                             Odrv4                          0                 0  RISE       1
I__2590/O                             Odrv4                        351               351  RISE       1
I__2598/I                             Span4Mux_h                     0               351  RISE       1
I__2598/O                             Span4Mux_h                   302               652  RISE       1
I__2610/I                             LocalMux                       0               652  RISE       1
I__2610/O                             LocalMux                     330               982  RISE       1
I__2622/I                             ClkMux                         0               982  RISE       1
I__2622/O                             ClkMux                       309              1290  RISE       1
spi0.Rx_Lower_Byte_i3_LC_17_15_4/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.Rx_Lower_Byte_i1_LC_13_17_0/in3
Capture Clock    : spi0.Rx_Lower_Byte_i1_LC_13_17_0/clk
Setup Constraint : 1000000p
Path slack       : 996339p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000715

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1928
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4376
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout                         LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1835/I                                                  LocalMux                       0              2448  995385  RISE       1
I__1835/O                                                  LocalMux                     330              2777  995385  RISE       1
I__1843/I                                                  InMux                          0              2777  996290  RISE       1
I__1843/O                                                  InMux                        259              3037  996290  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/in1    LogicCell40_SEQ_MODE_0000      0              3037  996290  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000    400              3437  996290  RISE       8
I__2140/I                                                  Odrv4                          0              3437  996290  RISE       1
I__2140/O                                                  Odrv4                        351              3787  996290  RISE       1
I__2145/I                                                  LocalMux                       0              3787  996339  RISE       1
I__2145/O                                                  LocalMux                     330              4117  996339  RISE       1
I__2150/I                                                  InMux                          0              4117  996339  RISE       1
I__2150/O                                                  InMux                        259              4376  996339  RISE       1
spi0.Rx_Lower_Byte_i1_LC_13_17_0/in3                       LogicCell40_SEQ_MODE_1000      0              4376  996339  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2589/I                             Odrv4                          0                 0  RISE       1
I__2589/O                             Odrv4                        351               351  RISE       1
I__2596/I                             LocalMux                       0               351  RISE       1
I__2596/O                             LocalMux                     330               680  RISE       1
I__2608/I                             ClkMux                         0               680  RISE       1
I__2608/O                             ClkMux                       309               989  RISE       1
spi0.Rx_Lower_Byte_i1_LC_13_17_0/clk  LogicCell40_SEQ_MODE_1000      0               989  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i7_LC_15_16_2/in1
Capture Clock    : spi0.t_FSM_i7_LC_15_16_2/clk
Setup Constraint : 1000000p
Path slack       : 996444p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001508

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2616
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5064
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994740  RISE      16
I__1811/I                                     LocalMux                       0              2448  994775  RISE       1
I__1811/O                                     LocalMux                     330              2777  994775  RISE       1
I__1821/I                                     InMux                          0              2777  994775  RISE       1
I__1821/O                                     InMux                        259              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994775  RISE       5
I__1561/I                                     LocalMux                       0              3486  995301  RISE       1
I__1561/O                                     LocalMux                     330              3815  995301  RISE       1
I__1566/I                                     InMux                          0              3815  995301  RISE       1
I__1566/O                                     InMux                        259              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in1    LogicCell40_SEQ_MODE_0000      0              4075  995301  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995301  RISE      16
I__1532/I                                     LocalMux                       0              4475  996444  RISE       1
I__1532/O                                     LocalMux                     330              4804  996444  RISE       1
I__1541/I                                     InMux                          0              4804  996444  RISE       1
I__1541/O                                     InMux                        259              5064  996444  RISE       1
spi0.t_FSM_i7_LC_15_16_2/in1                  LogicCell40_SEQ_MODE_1010      0              5064  996444  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i7_LC_15_16_2/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.state_reg_i1_LC_15_15_1/in1
Capture Clock    : spi0.state_reg_i1_LC_15_15_1/clk
Setup Constraint : 1000000p
Path slack       : 996466p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000891

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1977
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4425
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout    LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1835/I                             LocalMux                       0              2448  995385  RISE       1
I__1835/O                             LocalMux                     330              2777  995385  RISE       1
I__1842/I                             InMux                          0              2777  995385  RISE       1
I__1842/O                             InMux                        259              3037  995385  RISE       1
spi0.i1_2_lut_3_lut_LC_15_17_2/in0    LogicCell40_SEQ_MODE_0000      0              3037  995385  RISE       1
spi0.i1_2_lut_3_lut_LC_15_17_2/lcout  LogicCell40_SEQ_MODE_0000    449              3486  995385  RISE       2
I__1555/I                             Odrv4                          0              3486  996465  RISE       1
I__1555/O                             Odrv4                        351              3836  996465  RISE       1
I__1557/I                             LocalMux                       0              3836  996465  RISE       1
I__1557/O                             LocalMux                     330              4166  996465  RISE       1
I__1558/I                             InMux                          0              4166  996465  RISE       1
I__1558/O                             InMux                        259              4425  996465  RISE       1
spi0.state_reg_i1_LC_15_15_1/in1      LogicCell40_SEQ_MODE_1010      0              4425  996465  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.rx__5_i8_LC_16_18_0/in0
Capture Clock    : spi0.rx__5_i8_LC_16_18_0/clk
Setup Constraint : 1000000p
Path slack       : 996746p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1977
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4425
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1836/I                           LocalMux                       0              2448  996746  RISE       1
I__1836/O                           LocalMux                     330              2777  996746  RISE       1
I__1844/I                           InMux                          0              2777  996746  RISE       1
I__1844/O                           InMux                        259              3037  996746  RISE       1
spi0.i19_3_lut_LC_16_16_2/in0       LogicCell40_SEQ_MODE_0000      0              3037  996746  RISE       1
spi0.i19_3_lut_LC_16_16_2/lcout     LogicCell40_SEQ_MODE_0000    449              3486  996746  RISE      23
I__2198/I                           Odrv4                          0              3486  996746  RISE       1
I__2198/O                           Odrv4                        351              3836  996746  RISE       1
I__2215/I                           LocalMux                       0              3836  996746  RISE       1
I__2215/O                           LocalMux                     330              4166  996746  RISE       1
I__2219/I                           InMux                          0              4166  996746  RISE       1
I__2219/O                           InMux                        259              4425  996746  RISE       1
spi0.rx__5_i8_LC_16_18_0/in0        LogicCell40_SEQ_MODE_1000      0              4425  996746  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2624/I                         LocalMux                       0              1003  RISE       1
I__2624/O                         LocalMux                     330              1333  RISE       1
I__2635/I                         ClkMux                         0              1333  RISE       1
I__2635/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i8_LC_16_18_0/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i3_LC_15_18_4/lcout
Path End         : spi0.Rx_Lower_Byte_i1_LC_13_17_0/in1
Capture Clock    : spi0.Rx_Lower_Byte_i1_LC_13_17_0/clk
Setup Constraint : 1000000p
Path slack       : 996900p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000589

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1241
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3689
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2633/I                         LocalMux                       0              1269  RISE       1
I__2633/O                         LocalMux                     330              1599  RISE       1
I__2640/I                         ClkMux                         0              1599  RISE       1
I__2640/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i3_LC_15_18_4/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i3_LC_15_18_4/lcout        LogicCell40_SEQ_MODE_1000    540              2448  996900  RISE       2
I__1130/I                             Odrv4                          0              2448  996900  RISE       1
I__1130/O                             Odrv4                        351              2798  996900  RISE       1
I__1132/I                             Span4Mux_h                     0              2798  996900  RISE       1
I__1132/O                             Span4Mux_h                   302              3100  996900  RISE       1
I__1133/I                             LocalMux                       0              3100  996900  RISE       1
I__1133/O                             LocalMux                     330              3430  996900  RISE       1
I__1134/I                             InMux                          0              3430  996900  RISE       1
I__1134/O                             InMux                        259              3689  996900  RISE       1
spi0.Rx_Lower_Byte_i1_LC_13_17_0/in1  LogicCell40_SEQ_MODE_1000      0              3689  996900  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2589/I                             Odrv4                          0                 0  RISE       1
I__2589/O                             Odrv4                        351               351  RISE       1
I__2596/I                             LocalMux                       0               351  RISE       1
I__2596/O                             LocalMux                     330               680  RISE       1
I__2608/I                             ClkMux                         0               680  RISE       1
I__2608/O                             ClkMux                       309               989  RISE       1
spi0.Rx_Lower_Byte_i1_LC_13_17_0/clk  LogicCell40_SEQ_MODE_1000      0               989  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.Rx_Lower_Byte_i6_LC_17_18_0/in3
Capture Clock    : spi0.Rx_Lower_Byte_i6_LC_17_18_0/clk
Setup Constraint : 1000000p
Path slack       : 996942p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001669

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2279
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4727
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout                         LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1835/I                                                  LocalMux                       0              2448  995385  RISE       1
I__1835/O                                                  LocalMux                     330              2777  995385  RISE       1
I__1843/I                                                  InMux                          0              2777  996290  RISE       1
I__1843/O                                                  InMux                        259              3037  996290  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/in1    LogicCell40_SEQ_MODE_0000      0              3037  996290  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000    400              3437  996290  RISE       8
I__2140/I                                                  Odrv4                          0              3437  996290  RISE       1
I__2140/O                                                  Odrv4                        351              3787  996290  RISE       1
I__2146/I                                                  Span4Mux_v                     0              3787  996942  RISE       1
I__2146/O                                                  Span4Mux_v                   351              4138  996942  RISE       1
I__2151/I                                                  LocalMux                       0              4138  996942  RISE       1
I__2151/O                                                  LocalMux                     330              4468  996942  RISE       1
I__2153/I                                                  InMux                          0              4468  996942  RISE       1
I__2153/O                                                  InMux                        259              4727  996942  RISE       1
spi0.Rx_Lower_Byte_i6_LC_17_18_0/in3                       LogicCell40_SEQ_MODE_1000      0              4727  996942  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                             Odrv4                          0                 0  RISE       1
I__2591/O                             Odrv4                        351               351  RISE       1
I__2600/I                             Span4Mux_h                     0               351  RISE       1
I__2600/O                             Span4Mux_h                   302               652  RISE       1
I__2614/I                             Span4Mux_h                     0               652  RISE       1
I__2614/O                             Span4Mux_h                   302               954  RISE       1
I__2627/I                             Span4Mux_v                     0               954  RISE       1
I__2627/O                             Span4Mux_v                   351              1305  RISE       1
I__2637/I                             LocalMux                       0              1305  RISE       1
I__2637/O                             LocalMux                     330              1634  RISE       1
I__2642/I                             ClkMux                         0              1634  RISE       1
I__2642/O                             ClkMux                       309              1943  RISE       1
spi0.Rx_Lower_Byte_i6_LC_17_18_0/clk  LogicCell40_SEQ_MODE_1000      0              1943  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.rx__5_i1_LC_16_18_1/in3
Capture Clock    : spi0.rx__5_i1_LC_16_18_1/clk
Setup Constraint : 1000000p
Path slack       : 996943p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1977
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4425
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1836/I                           LocalMux                       0              2448  996746  RISE       1
I__1836/O                           LocalMux                     330              2777  996746  RISE       1
I__1844/I                           InMux                          0              2777  996746  RISE       1
I__1844/O                           InMux                        259              3037  996746  RISE       1
spi0.i19_3_lut_LC_16_16_2/in0       LogicCell40_SEQ_MODE_0000      0              3037  996746  RISE       1
spi0.i19_3_lut_LC_16_16_2/lcout     LogicCell40_SEQ_MODE_0000    449              3486  996746  RISE      23
I__2198/I                           Odrv4                          0              3486  996746  RISE       1
I__2198/O                           Odrv4                        351              3836  996746  RISE       1
I__2215/I                           LocalMux                       0              3836  996746  RISE       1
I__2215/O                           LocalMux                     330              4166  996746  RISE       1
I__2217/I                           InMux                          0              4166  996942  RISE       1
I__2217/O                           InMux                        259              4425  996942  RISE       1
spi0.rx__5_i1_LC_16_18_1/in3        LogicCell40_SEQ_MODE_1000      0              4425  996942  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2624/I                         LocalMux                       0              1003  RISE       1
I__2624/O                         LocalMux                     330              1333  RISE       1
I__2635/I                         ClkMux                         0              1333  RISE       1
I__2635/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i1_LC_16_18_1/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.rx__5_i5_LC_16_18_7/in3
Capture Clock    : spi0.rx__5_i5_LC_16_18_7/clk
Setup Constraint : 1000000p
Path slack       : 996943p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1977
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4425
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1836/I                           LocalMux                       0              2448  996746  RISE       1
I__1836/O                           LocalMux                     330              2777  996746  RISE       1
I__1844/I                           InMux                          0              2777  996746  RISE       1
I__1844/O                           InMux                        259              3037  996746  RISE       1
spi0.i19_3_lut_LC_16_16_2/in0       LogicCell40_SEQ_MODE_0000      0              3037  996746  RISE       1
spi0.i19_3_lut_LC_16_16_2/lcout     LogicCell40_SEQ_MODE_0000    449              3486  996746  RISE      23
I__2198/I                           Odrv4                          0              3486  996746  RISE       1
I__2198/O                           Odrv4                        351              3836  996746  RISE       1
I__2215/I                           LocalMux                       0              3836  996746  RISE       1
I__2215/O                           LocalMux                     330              4166  996746  RISE       1
I__2218/I                           InMux                          0              4166  996942  RISE       1
I__2218/O                           InMux                        259              4425  996942  RISE       1
spi0.rx__5_i5_LC_16_18_7/in3        LogicCell40_SEQ_MODE_1000      0              4425  996942  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2624/I                         LocalMux                       0              1003  RISE       1
I__2624/O                         LocalMux                     330              1333  RISE       1
I__2635/I                         ClkMux                         0              1333  RISE       1
I__2635/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i5_LC_16_18_7/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.rx__5_i9_LC_16_18_5/in3
Capture Clock    : spi0.rx__5_i9_LC_16_18_5/clk
Setup Constraint : 1000000p
Path slack       : 996943p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1977
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4425
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1836/I                           LocalMux                       0              2448  996746  RISE       1
I__1836/O                           LocalMux                     330              2777  996746  RISE       1
I__1844/I                           InMux                          0              2777  996746  RISE       1
I__1844/O                           InMux                        259              3037  996746  RISE       1
spi0.i19_3_lut_LC_16_16_2/in0       LogicCell40_SEQ_MODE_0000      0              3037  996746  RISE       1
spi0.i19_3_lut_LC_16_16_2/lcout     LogicCell40_SEQ_MODE_0000    449              3486  996746  RISE      23
I__2198/I                           Odrv4                          0              3486  996746  RISE       1
I__2198/O                           Odrv4                        351              3836  996746  RISE       1
I__2215/I                           LocalMux                       0              3836  996746  RISE       1
I__2215/O                           LocalMux                     330              4166  996746  RISE       1
I__2220/I                           InMux                          0              4166  996942  RISE       1
I__2220/O                           InMux                        259              4425  996942  RISE       1
spi0.rx__5_i9_LC_16_18_5/in3        LogicCell40_SEQ_MODE_1000      0              4425  996942  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2624/I                         LocalMux                       0              1003  RISE       1
I__2624/O                         LocalMux                     330              1333  RISE       1
I__2635/I                         ClkMux                         0              1333  RISE       1
I__2635/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i9_LC_16_18_5/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.rx__5_i2_LC_15_18_2/in0
Capture Clock    : spi0.rx__5_i2_LC_15_18_2/clk
Setup Constraint : 1000000p
Path slack       : 997013p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001438

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1977
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4425
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1836/I                           LocalMux                       0              2448  996746  RISE       1
I__1836/O                           LocalMux                     330              2777  996746  RISE       1
I__1844/I                           InMux                          0              2777  996746  RISE       1
I__1844/O                           InMux                        259              3037  996746  RISE       1
spi0.i19_3_lut_LC_16_16_2/in0       LogicCell40_SEQ_MODE_0000      0              3037  996746  RISE       1
spi0.i19_3_lut_LC_16_16_2/lcout     LogicCell40_SEQ_MODE_0000    449              3486  996746  RISE      23
I__2198/I                           Odrv4                          0              3486  996746  RISE       1
I__2198/O                           Odrv4                        351              3836  996746  RISE       1
I__2216/I                           LocalMux                       0              3836  997012  RISE       1
I__2216/O                           LocalMux                     330              4166  997012  RISE       1
I__2221/I                           InMux                          0              4166  997012  RISE       1
I__2221/O                           InMux                        259              4425  997012  RISE       1
spi0.rx__5_i2_LC_15_18_2/in0        LogicCell40_SEQ_MODE_1000      0              4425  997012  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2633/I                         LocalMux                       0              1269  RISE       1
I__2633/O                         LocalMux                     330              1599  RISE       1
I__2640/I                         ClkMux                         0              1599  RISE       1
I__2640/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i2_LC_15_18_2/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.rx__5_i3_LC_15_18_4/in0
Capture Clock    : spi0.rx__5_i3_LC_15_18_4/clk
Setup Constraint : 1000000p
Path slack       : 997013p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001438

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1977
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4425
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1836/I                           LocalMux                       0              2448  996746  RISE       1
I__1836/O                           LocalMux                     330              2777  996746  RISE       1
I__1844/I                           InMux                          0              2777  996746  RISE       1
I__1844/O                           InMux                        259              3037  996746  RISE       1
spi0.i19_3_lut_LC_16_16_2/in0       LogicCell40_SEQ_MODE_0000      0              3037  996746  RISE       1
spi0.i19_3_lut_LC_16_16_2/lcout     LogicCell40_SEQ_MODE_0000    449              3486  996746  RISE      23
I__2198/I                           Odrv4                          0              3486  996746  RISE       1
I__2198/O                           Odrv4                        351              3836  996746  RISE       1
I__2216/I                           LocalMux                       0              3836  997012  RISE       1
I__2216/O                           LocalMux                     330              4166  997012  RISE       1
I__2222/I                           InMux                          0              4166  997012  RISE       1
I__2222/O                           InMux                        259              4425  997012  RISE       1
spi0.rx__5_i3_LC_15_18_4/in0        LogicCell40_SEQ_MODE_1000      0              4425  997012  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2633/I                         LocalMux                       0              1269  RISE       1
I__2633/O                         LocalMux                     330              1599  RISE       1
I__2640/I                         ClkMux                         0              1599  RISE       1
I__2640/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i3_LC_15_18_4/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.CS_w_79_LC_14_15_6/sr
Capture Clock    : spi0.CS_w_79_LC_14_15_6/clk
Setup Constraint : 1000000p
Path slack       : 997111p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -203
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000786

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1844
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3675
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995105  RISE      31
I__1764/I                           Odrv4                          0              1831  997110  RISE       1
I__1764/O                           Odrv4                        351              2181  997110  RISE       1
I__1777/I                           Span4Mux_v                     0              2181  997110  RISE       1
I__1777/O                           Span4Mux_v                   351              2532  997110  RISE       1
I__1794/I                           Span4Mux_v                     0              2532  997110  RISE       1
I__1794/O                           Span4Mux_v                   351              2883  997110  RISE       1
I__1806/I                           LocalMux                       0              2883  997110  RISE       1
I__1806/O                           LocalMux                     330              3212  997110  RISE       1
I__1809/I                           SRMux                          0              3212  997110  RISE       1
I__1809/O                           SRMux                        463              3675  997110  RISE       1
spi0.CS_w_79_LC_14_15_6/sr          LogicCell40_SEQ_MODE_1001      0              3675  997110  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2597/I                         LocalMux                       0               351  RISE       1
I__2597/O                         LocalMux                     330               680  RISE       1
I__2609/I                         ClkMux                         0               680  RISE       1
I__2609/O                         ClkMux                       309               989  RISE       1
spi0.CS_w_79_LC_14_15_6/clk       LogicCell40_SEQ_MODE_1001      0               989  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.state_reg_i0_LC_15_16_4/in1
Capture Clock    : spi0.state_reg_i0_LC_15_16_4/clk
Setup Constraint : 1000000p
Path slack       : 997125p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001508

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1935
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4383
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994740  RISE      16
I__1811/I                           LocalMux                       0              2448  994775  RISE       1
I__1811/O                           LocalMux                     330              2777  994775  RISE       1
I__1822/I                           InMux                          0              2777  995027  RISE       1
I__1822/O                           InMux                        259              3037  995027  RISE       1
spi0.i3100_3_lut_LC_15_15_5/in1     LogicCell40_SEQ_MODE_0000      0              3037  995027  RISE       1
spi0.i3100_3_lut_LC_15_15_5/ltout   LogicCell40_SEQ_MODE_0000    379              3416  995027  FALL       1
I__1098/I                           CascadeMux                     0              3416  995027  FALL       1
I__1098/O                           CascadeMux                     0              3416  995027  FALL       1
spi0.i28_4_lut_LC_15_15_6/in2       LogicCell40_SEQ_MODE_0000      0              3416  995027  FALL       1
spi0.i28_4_lut_LC_15_15_6/lcout     LogicCell40_SEQ_MODE_0000    379              3794  997124  RISE       1
I__1086/I                           LocalMux                       0              3794  997124  RISE       1
I__1086/O                           LocalMux                     330              4124  997124  RISE       1
I__1087/I                           InMux                          0              4124  997124  RISE       1
I__1087/O                           InMux                        259              4383  997124  RISE       1
spi0.state_reg_i0_LC_15_16_4/in1    LogicCell40_SEQ_MODE_1010      0              4383  997124  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.rx__5_i4_LC_15_18_7/in3
Capture Clock    : spi0.rx__5_i4_LC_15_18_7/clk
Setup Constraint : 1000000p
Path slack       : 997209p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001634

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1977
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4425
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1836/I                           LocalMux                       0              2448  996746  RISE       1
I__1836/O                           LocalMux                     330              2777  996746  RISE       1
I__1844/I                           InMux                          0              2777  996746  RISE       1
I__1844/O                           InMux                        259              3037  996746  RISE       1
spi0.i19_3_lut_LC_16_16_2/in0       LogicCell40_SEQ_MODE_0000      0              3037  996746  RISE       1
spi0.i19_3_lut_LC_16_16_2/lcout     LogicCell40_SEQ_MODE_0000    449              3486  996746  RISE      23
I__2198/I                           Odrv4                          0              3486  996746  RISE       1
I__2198/O                           Odrv4                        351              3836  996746  RISE       1
I__2216/I                           LocalMux                       0              3836  997012  RISE       1
I__2216/O                           LocalMux                     330              4166  997012  RISE       1
I__2223/I                           InMux                          0              4166  997209  RISE       1
I__2223/O                           InMux                        259              4425  997209  RISE       1
spi0.rx__5_i4_LC_15_18_7/in3        LogicCell40_SEQ_MODE_1000      0              4425  997209  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2633/I                         LocalMux                       0              1269  RISE       1
I__2633/O                         LocalMux                     330              1599  RISE       1
I__2640/I                         ClkMux                         0              1599  RISE       1
I__2640/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i4_LC_15_18_7/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.rx__5_i6_LC_16_16_4/in3
Capture Clock    : spi0.rx__5_i6_LC_16_16_4/clk
Setup Constraint : 1000000p
Path slack       : 997293p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1836/I                           LocalMux                       0              2448  996746  RISE       1
I__1836/O                           LocalMux                     330              2777  996746  RISE       1
I__1844/I                           InMux                          0              2777  996746  RISE       1
I__1844/O                           InMux                        259              3037  996746  RISE       1
spi0.i19_3_lut_LC_16_16_2/in0       LogicCell40_SEQ_MODE_0000      0              3037  996746  RISE       1
spi0.i19_3_lut_LC_16_16_2/lcout     LogicCell40_SEQ_MODE_0000    449              3486  996746  RISE      23
I__2197/I                           LocalMux                       0              3486  997293  RISE       1
I__2197/O                           LocalMux                     330              3815  997293  RISE       1
I__2214/I                           InMux                          0              3815  997293  RISE       1
I__2214/O                           InMux                        259              4075  997293  RISE       1
spi0.rx__5_i6_LC_16_16_4/in3        LogicCell40_SEQ_MODE_1000      0              4075  997293  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2623/I                         LocalMux                       0              1003  RISE       1
I__2623/O                         LocalMux                     330              1333  RISE       1
I__2634/I                         ClkMux                         0              1333  RISE       1
I__2634/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i6_LC_16_16_4/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.Rx_Lower_Byte_i4_LC_16_16_1/in3
Capture Clock    : spi0.Rx_Lower_Byte_i4_LC_16_16_1/clk
Setup Constraint : 1000000p
Path slack       : 997342p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1578
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4026
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout                         LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1835/I                                                  LocalMux                       0              2448  995385  RISE       1
I__1835/O                                                  LocalMux                     330              2777  995385  RISE       1
I__1843/I                                                  InMux                          0              2777  996290  RISE       1
I__1843/O                                                  InMux                        259              3037  996290  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/in1    LogicCell40_SEQ_MODE_0000      0              3037  996290  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000    400              3437  996290  RISE       8
I__2141/I                                                  LocalMux                       0              3437  997342  RISE       1
I__2141/O                                                  LocalMux                     330              3766  997342  RISE       1
I__2148/I                                                  InMux                          0              3766  997342  RISE       1
I__2148/O                                                  InMux                        259              4026  997342  RISE       1
spi0.Rx_Lower_Byte_i4_LC_16_16_1/in3                       LogicCell40_SEQ_MODE_1000      0              4026  997342  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                             Odrv4                          0                 0  RISE       1
I__2590/O                             Odrv4                        351               351  RISE       1
I__2598/I                             Span4Mux_h                     0               351  RISE       1
I__2598/O                             Span4Mux_h                   302               652  RISE       1
I__2611/I                             Span4Mux_v                     0               652  RISE       1
I__2611/O                             Span4Mux_v                   351              1003  RISE       1
I__2623/I                             LocalMux                       0              1003  RISE       1
I__2623/O                             LocalMux                     330              1333  RISE       1
I__2634/I                             ClkMux                         0              1333  RISE       1
I__2634/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i4_LC_16_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.Rx_Lower_Byte_i5_LC_16_16_7/in3
Capture Clock    : spi0.Rx_Lower_Byte_i5_LC_16_16_7/clk
Setup Constraint : 1000000p
Path slack       : 997342p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1578
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4026
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout                         LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1835/I                                                  LocalMux                       0              2448  995385  RISE       1
I__1835/O                                                  LocalMux                     330              2777  995385  RISE       1
I__1843/I                                                  InMux                          0              2777  996290  RISE       1
I__1843/O                                                  InMux                        259              3037  996290  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/in1    LogicCell40_SEQ_MODE_0000      0              3037  996290  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000    400              3437  996290  RISE       8
I__2141/I                                                  LocalMux                       0              3437  997342  RISE       1
I__2141/O                                                  LocalMux                     330              3766  997342  RISE       1
I__2149/I                                                  InMux                          0              3766  997342  RISE       1
I__2149/O                                                  InMux                        259              4026  997342  RISE       1
spi0.Rx_Lower_Byte_i5_LC_16_16_7/in3                       LogicCell40_SEQ_MODE_1000      0              4026  997342  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                             Odrv4                          0                 0  RISE       1
I__2590/O                             Odrv4                        351               351  RISE       1
I__2598/I                             Span4Mux_h                     0               351  RISE       1
I__2598/O                             Span4Mux_h                   302               652  RISE       1
I__2611/I                             Span4Mux_v                     0               652  RISE       1
I__2611/O                             Span4Mux_v                   351              1003  RISE       1
I__2623/I                             LocalMux                       0              1003  RISE       1
I__2623/O                             LocalMux                     330              1333  RISE       1
I__2634/I                             ClkMux                         0              1333  RISE       1
I__2634/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i5_LC_16_16_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.Rx_Lower_Byte_i7_LC_15_18_0/in0
Capture Clock    : spi0.Rx_Lower_Byte_i7_LC_15_18_0/clk
Setup Constraint : 1000000p
Path slack       : 997412p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001438

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1578
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4026
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout                         LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1835/I                                                  LocalMux                       0              2448  995385  RISE       1
I__1835/O                                                  LocalMux                     330              2777  995385  RISE       1
I__1843/I                                                  InMux                          0              2777  996290  RISE       1
I__1843/O                                                  InMux                        259              3037  996290  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/in1    LogicCell40_SEQ_MODE_0000      0              3037  996290  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000    400              3437  996290  RISE       8
I__2139/I                                                  LocalMux                       0              3437  997412  RISE       1
I__2139/O                                                  LocalMux                     330              3766  997412  RISE       1
I__2144/I                                                  InMux                          0              3766  997412  RISE       1
I__2144/O                                                  InMux                        259              4026  997412  RISE       1
spi0.Rx_Lower_Byte_i7_LC_15_18_0/in0                       LogicCell40_SEQ_MODE_1000      0              4026  997412  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                             Odrv12                         0                 0  RISE       1
I__2593/O                             Odrv12                       491               491  RISE       1
I__2605/I                             Sp12to4                        0               491  RISE       1
I__2605/O                             Sp12to4                      428               919  RISE       1
I__2620/I                             Span4Mux_v                     0               919  RISE       1
I__2620/O                             Span4Mux_v                   351              1269  RISE       1
I__2633/I                             LocalMux                       0              1269  RISE       1
I__2633/O                             LocalMux                     330              1599  RISE       1
I__2640/I                             ClkMux                         0              1599  RISE       1
I__2640/O                             ClkMux                       309              1908  RISE       1
spi0.Rx_Lower_Byte_i7_LC_15_18_0/clk  LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.state_reg_i2_LC_15_16_6/in1
Capture Clock    : spi0.state_reg_i2_LC_15_16_6/clk
Setup Constraint : 1000000p
Path slack       : 997433p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001508

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout       LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1837/I                                LocalMux                       0              2448  994691  RISE       1
I__1837/O                                LocalMux                     330              2777  994691  RISE       1
I__1847/I                                InMux                          0              2777  994691  RISE       1
I__1847/O                                InMux                        259              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  994691  RISE       3
I__1120/I                                LocalMux                       0              3486  995238  RISE       1
I__1120/O                                LocalMux                     330              3815  995238  RISE       1
I__1123/I                                InMux                          0              3815  997433  RISE       1
I__1123/O                                InMux                        259              4075  997433  RISE       1
spi0.state_reg_i2_LC_15_16_6/in1         LogicCell40_SEQ_MODE_1010      0              4075  997433  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i5_LC_16_18_7/lcout
Path End         : spi0.Rx_Lower_Byte_i3_LC_17_15_4/in1
Capture Clock    : spi0.Rx_Lower_Byte_i3_LC_17_15_4/clk
Setup Constraint : 1000000p
Path slack       : 997468p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000891

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   1242
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3423
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2624/I                         LocalMux                       0              1003  RISE       1
I__2624/O                         LocalMux                     330              1333  RISE       1
I__2635/I                         ClkMux                         0              1333  RISE       1
I__2635/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i5_LC_16_18_7/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i5_LC_16_18_7/lcout        LogicCell40_SEQ_MODE_1000    540              2181  997468  RISE       2
I__2103/I                             Odrv4                          0              2181  997468  RISE       1
I__2103/O                             Odrv4                        351              2532  997468  RISE       1
I__2105/I                             Span4Mux_h                     0              2532  997468  RISE       1
I__2105/O                             Span4Mux_h                   302              2833  997468  RISE       1
I__2107/I                             LocalMux                       0              2833  997468  RISE       1
I__2107/O                             LocalMux                     330              3163  997468  RISE       1
I__2108/I                             InMux                          0              3163  997468  RISE       1
I__2108/O                             InMux                        259              3423  997468  RISE       1
spi0.Rx_Lower_Byte_i3_LC_17_15_4/in1  LogicCell40_SEQ_MODE_1000      0              3423  997468  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                             Odrv4                          0                 0  RISE       1
I__2590/O                             Odrv4                        351               351  RISE       1
I__2598/I                             Span4Mux_h                     0               351  RISE       1
I__2598/O                             Span4Mux_h                   302               652  RISE       1
I__2610/I                             LocalMux                       0               652  RISE       1
I__2610/O                             LocalMux                     330               982  RISE       1
I__2622/I                             ClkMux                         0               982  RISE       1
I__2622/O                             ClkMux                       309              1290  RISE       1
spi0.Rx_Lower_Byte_i3_LC_17_15_4/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.state_reg_i1_LC_15_15_1/in2
Capture Clock    : spi0.state_reg_i1_LC_15_15_1/clk
Setup Constraint : 1000000p
Path slack       : 997517p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000919

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    954
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3402
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994740  RISE      16
I__1811/I                           LocalMux                       0              2448  994775  RISE       1
I__1811/O                           LocalMux                     330              2777  994775  RISE       1
I__1821/I                           InMux                          0              2777  994775  RISE       1
I__1821/O                           InMux                        259              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/in0           LogicCell40_SEQ_MODE_0000      0              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/ltout         LogicCell40_SEQ_MODE_0000    365              3402  997517  RISE       1
I__1043/I                           CascadeMux                     0              3402  997517  RISE       1
I__1043/O                           CascadeMux                     0              3402  997517  RISE       1
spi0.state_reg_i1_LC_15_15_1/in2    LogicCell40_SEQ_MODE_1010      0              3402  997517  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.CS_w_79_LC_14_15_6/in1
Capture Clock    : spi0.CS_w_79_LC_14_15_6/clk
Setup Constraint : 1000000p
Path slack       : 997552p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000589

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1839/I                           LocalMux                       0              2448  997552  RISE       1
I__1839/O                           LocalMux                     330              2777  997552  RISE       1
I__1852/I                           InMux                          0              2777  997552  RISE       1
I__1852/O                           InMux                        259              3037  997552  RISE       1
spi0.CS_w_79_LC_14_15_6/in1         LogicCell40_SEQ_MODE_1001      0              3037  997552  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2597/I                         LocalMux                       0               351  RISE       1
I__2597/O                         LocalMux                     330               680  RISE       1
I__2609/I                         ClkMux                         0               680  RISE       1
I__2609/O                         ClkMux                       309               989  RISE       1
spi0.CS_w_79_LC_14_15_6/clk       LogicCell40_SEQ_MODE_1001      0               989  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.state_reg_i2_LC_15_16_6/in3
Capture Clock    : spi0.state_reg_i2_LC_15_16_6/clk
Setup Constraint : 1000000p
Path slack       : 997559p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001634

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994740  RISE      16
I__1811/I                           LocalMux                       0              2448  994775  RISE       1
I__1811/O                           LocalMux                     330              2777  994775  RISE       1
I__1821/I                           InMux                          0              2777  994775  RISE       1
I__1821/O                           InMux                        259              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/in0           LogicCell40_SEQ_MODE_0000      0              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/lcout         LogicCell40_SEQ_MODE_0000    449              3486  994775  RISE       5
I__1559/I                           LocalMux                       0              3486  995343  RISE       1
I__1559/O                           LocalMux                     330              3815  995343  RISE       1
I__1563/I                           InMux                          0              3815  997559  RISE       1
I__1563/O                           InMux                        259              4075  997559  RISE       1
spi0.state_reg_i2_LC_15_16_6/in3    LogicCell40_SEQ_MODE_1010      0              4075  997559  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.state_reg_i0_LC_15_16_4/in3
Capture Clock    : spi0.state_reg_i0_LC_15_16_4/clk
Setup Constraint : 1000000p
Path slack       : 997559p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001634

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994740  RISE      16
I__1811/I                           LocalMux                       0              2448  994775  RISE       1
I__1811/O                           LocalMux                     330              2777  994775  RISE       1
I__1821/I                           InMux                          0              2777  994775  RISE       1
I__1821/O                           InMux                        259              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/in0           LogicCell40_SEQ_MODE_0000      0              3037  994775  RISE       1
i531_4_lut_LC_15_15_0/lcout         LogicCell40_SEQ_MODE_0000    449              3486  994775  RISE       5
I__1559/I                           LocalMux                       0              3486  995343  RISE       1
I__1559/O                           LocalMux                     330              3815  995343  RISE       1
I__1564/I                           InMux                          0              3815  997559  RISE       1
I__1564/O                           InMux                        259              4075  997559  RISE       1
spi0.state_reg_i0_LC_15_16_4/in3    LogicCell40_SEQ_MODE_1010      0              4075  997559  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.Rx_Lower_Byte_i0_LC_15_18_3/in3
Capture Clock    : spi0.Rx_Lower_Byte_i0_LC_15_18_3/clk
Setup Constraint : 1000000p
Path slack       : 997608p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001634

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1578
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4026
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout                         LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1835/I                                                  LocalMux                       0              2448  995385  RISE       1
I__1835/O                                                  LocalMux                     330              2777  995385  RISE       1
I__1843/I                                                  InMux                          0              2777  996290  RISE       1
I__1843/O                                                  InMux                        259              3037  996290  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/in1    LogicCell40_SEQ_MODE_0000      0              3037  996290  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000    400              3437  996290  RISE       8
I__2139/I                                                  LocalMux                       0              3437  997412  RISE       1
I__2139/O                                                  LocalMux                     330              3766  997412  RISE       1
I__2142/I                                                  InMux                          0              3766  997608  RISE       1
I__2142/O                                                  InMux                        259              4026  997608  RISE       1
spi0.Rx_Lower_Byte_i0_LC_15_18_3/in3                       LogicCell40_SEQ_MODE_1000      0              4026  997608  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                             Odrv12                         0                 0  RISE       1
I__2593/O                             Odrv12                       491               491  RISE       1
I__2605/I                             Sp12to4                        0               491  RISE       1
I__2605/O                             Sp12to4                      428               919  RISE       1
I__2620/I                             Span4Mux_v                     0               919  RISE       1
I__2620/O                             Span4Mux_v                   351              1269  RISE       1
I__2633/I                             LocalMux                       0              1269  RISE       1
I__2633/O                             LocalMux                     330              1599  RISE       1
I__2640/I                             ClkMux                         0              1599  RISE       1
I__2640/O                             ClkMux                       309              1908  RISE       1
spi0.Rx_Lower_Byte_i0_LC_15_18_3/clk  LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.Rx_Lower_Byte_i2_LC_15_18_5/in3
Capture Clock    : spi0.Rx_Lower_Byte_i2_LC_15_18_5/clk
Setup Constraint : 1000000p
Path slack       : 997608p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001634

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1578
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4026
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout                         LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1835/I                                                  LocalMux                       0              2448  995385  RISE       1
I__1835/O                                                  LocalMux                     330              2777  995385  RISE       1
I__1843/I                                                  InMux                          0              2777  996290  RISE       1
I__1843/O                                                  InMux                        259              3037  996290  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/in1    LogicCell40_SEQ_MODE_0000      0              3037  996290  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000    400              3437  996290  RISE       8
I__2139/I                                                  LocalMux                       0              3437  997412  RISE       1
I__2139/O                                                  LocalMux                     330              3766  997412  RISE       1
I__2143/I                                                  InMux                          0              3766  997608  RISE       1
I__2143/O                                                  InMux                        259              4026  997608  RISE       1
spi0.Rx_Lower_Byte_i2_LC_15_18_5/in3                       LogicCell40_SEQ_MODE_1000      0              4026  997608  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                             Odrv12                         0                 0  RISE       1
I__2593/O                             Odrv12                       491               491  RISE       1
I__2605/I                             Sp12to4                        0               491  RISE       1
I__2605/O                             Sp12to4                      428               919  RISE       1
I__2620/I                             Span4Mux_v                     0               919  RISE       1
I__2620/O                             Span4Mux_v                   351              1269  RISE       1
I__2633/I                             LocalMux                       0              1269  RISE       1
I__2633/O                             LocalMux                     330              1599  RISE       1
I__2640/I                             ClkMux                         0              1599  RISE       1
I__2640/O                             ClkMux                       309              1908  RISE       1
spi0.Rx_Lower_Byte_i2_LC_15_18_5/clk  LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.CS_w_79_LC_14_15_6/in3
Capture Clock    : spi0.CS_w_79_LC_14_15_6/clk
Setup Constraint : 1000000p
Path slack       : 997678p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000715

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994740  RISE      16
I__1815/I                           LocalMux                       0              2448  997679  RISE       1
I__1815/O                           LocalMux                     330              2777  997679  RISE       1
I__1831/I                           InMux                          0              2777  997679  RISE       1
I__1831/O                           InMux                        259              3037  997679  RISE       1
spi0.CS_w_79_LC_14_15_6/in3         LogicCell40_SEQ_MODE_1001      0              3037  997679  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2597/I                         LocalMux                       0               351  RISE       1
I__2597/O                         LocalMux                     330               680  RISE       1
I__2609/I                         ClkMux                         0               680  RISE       1
I__2609/O                         ClkMux                       309               989  RISE       1
spi0.CS_w_79_LC_14_15_6/clk       LogicCell40_SEQ_MODE_1001      0               989  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i8_LC_14_17_4/in0
Capture Clock    : spi0.t_FSM_i8_LC_14_17_4/clk
Setup Constraint : 1000000p
Path slack       : 997749p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000870

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1290
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3121
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995105  RISE      31
I__1764/I                           Odrv4                          0              1831  997110  RISE       1
I__1764/O                           Odrv4                        351              2181  997110  RISE       1
I__1777/I                           Span4Mux_v                     0              2181  997110  RISE       1
I__1777/O                           Span4Mux_v                   351              2532  997110  RISE       1
I__1795/I                           LocalMux                       0              2532  997749  RISE       1
I__1795/O                           LocalMux                     330              2861  997749  RISE       1
I__1807/I                           InMux                          0              2861  997749  RISE       1
I__1807/O                           InMux                        259              3121  997749  RISE       1
spi0.t_FSM_i8_LC_14_17_4/in0        LogicCell40_SEQ_MODE_1010      0              3121  997749  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2602/I                         Span4Mux_v                     0               351  RISE       1
I__2602/O                         Span4Mux_v                   351               701  RISE       1
I__2617/I                         LocalMux                       0               701  RISE       1
I__2617/O                         LocalMux                     330              1031  RISE       1
I__2630/I                         ClkMux                         0              1031  RISE       1
I__2630/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i8_LC_14_17_4/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.rx__5_i7_LC_16_16_3/in2
Capture Clock    : spi0.rx__5_i7_LC_16_16_3/clk
Setup Constraint : 1000000p
Path slack       : 997867p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001269

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    954
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3402
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1836/I                           LocalMux                       0              2448  996746  RISE       1
I__1836/O                           LocalMux                     330              2777  996746  RISE       1
I__1844/I                           InMux                          0              2777  996746  RISE       1
I__1844/O                           InMux                        259              3037  996746  RISE       1
spi0.i19_3_lut_LC_16_16_2/in0       LogicCell40_SEQ_MODE_0000      0              3037  996746  RISE       1
spi0.i19_3_lut_LC_16_16_2/ltout     LogicCell40_SEQ_MODE_0000    365              3402  997868  RISE       1
I__1570/I                           CascadeMux                     0              3402  997868  RISE       1
I__1570/O                           CascadeMux                     0              3402  997868  RISE       1
spi0.rx__5_i7_LC_16_16_3/in2        LogicCell40_SEQ_MODE_1000      0              3402  997868  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2623/I                         LocalMux                       0              1003  RISE       1
I__2623/O                         LocalMux                     330              1333  RISE       1
I__2634/I                         ClkMux                         0              1333  RISE       1
I__2634/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i7_LC_16_16_3/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i3_LC_16_15_5/in0
Capture Clock    : spi0.t_FSM_i3_LC_16_15_5/clk
Setup Constraint : 1000000p
Path slack       : 997889p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1129
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000659

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    939
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995105  RISE      31
I__1764/I                           Odrv4                          0              1831  997110  RISE       1
I__1764/O                           Odrv4                        351              2181  997110  RISE       1
I__1778/I                           LocalMux                       0              2181  997889  RISE       1
I__1778/O                           LocalMux                     330              2511  997889  RISE       1
I__1796/I                           InMux                          0              2511  997889  RISE       1
I__1796/O                           InMux                        259              2770  997889  RISE       1
spi0.t_FSM_i3_LC_16_15_5/in0        LogicCell40_SEQ_MODE_1010      0              2770  997889  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i3_LC_16_15_5/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i5_LC_16_15_1/in0
Capture Clock    : spi0.t_FSM_i5_LC_16_15_1/clk
Setup Constraint : 1000000p
Path slack       : 997889p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1129
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000659

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    939
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995105  RISE      31
I__1764/I                           Odrv4                          0              1831  997110  RISE       1
I__1764/O                           Odrv4                        351              2181  997110  RISE       1
I__1778/I                           LocalMux                       0              2181  997889  RISE       1
I__1778/O                           LocalMux                     330              2511  997889  RISE       1
I__1797/I                           InMux                          0              2511  997889  RISE       1
I__1797/O                           InMux                        259              2770  997889  RISE       1
spi0.t_FSM_i5_LC_16_15_1/in0        LogicCell40_SEQ_MODE_1010      0              2770  997889  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i5_LC_16_15_1/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i7_LC_15_16_2/lcout
Path End         : spi0.t_FSM_i8_LC_14_17_4/in2
Capture Clock    : spi0.t_FSM_i8_LC_14_17_4/clk
Setup Constraint : 1000000p
Path slack       : 997931p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000968

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i7_LC_15_16_2/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i7_LC_15_16_2/lcout  LogicCell40_SEQ_MODE_1010    540              2448  997931  RISE       1
I__1088/I                       LocalMux                       0              2448  997931  RISE       1
I__1088/O                       LocalMux                     330              2777  997931  RISE       1
I__1089/I                       InMux                          0              2777  997931  RISE       1
I__1089/O                       InMux                        259              3037  997931  RISE       1
I__1090/I                       CascadeMux                     0              3037  997931  RISE       1
I__1090/O                       CascadeMux                     0              3037  997931  RISE       1
spi0.t_FSM_i8_LC_14_17_4/in2    LogicCell40_SEQ_MODE_1010      0              3037  997931  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2602/I                         Span4Mux_v                     0               351  RISE       1
I__2602/O                         Span4Mux_v                   351               701  RISE       1
I__2617/I                         LocalMux                       0               701  RISE       1
I__2617/O                         LocalMux                     330              1031  RISE       1
I__2630/I                         ClkMux                         0              1031  RISE       1
I__2630/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i8_LC_14_17_4/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i4_LC_16_15_4/in1
Capture Clock    : spi0.t_FSM_i4_LC_16_15_4/clk
Setup Constraint : 1000000p
Path slack       : 997959p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1129
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000729

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    939
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995105  RISE      31
I__1764/I                           Odrv4                          0              1831  997110  RISE       1
I__1764/O                           Odrv4                        351              2181  997110  RISE       1
I__1778/I                           LocalMux                       0              2181  997889  RISE       1
I__1778/O                           LocalMux                     330              2511  997889  RISE       1
I__1798/I                           InMux                          0              2511  997959  RISE       1
I__1798/O                           InMux                        259              2770  997959  RISE       1
spi0.t_FSM_i4_LC_16_15_4/in1        LogicCell40_SEQ_MODE_1010      0              2770  997959  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i4_LC_16_15_4/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i6_LC_16_15_2/in1
Capture Clock    : spi0.t_FSM_i6_LC_16_15_2/clk
Setup Constraint : 1000000p
Path slack       : 997959p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1129
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000729

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    939
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995105  RISE      31
I__1764/I                           Odrv4                          0              1831  997110  RISE       1
I__1764/O                           Odrv4                        351              2181  997110  RISE       1
I__1778/I                           LocalMux                       0              2181  997889  RISE       1
I__1778/O                           LocalMux                     330              2511  997889  RISE       1
I__1799/I                           InMux                          0              2511  997959  RISE       1
I__1799/O                           InMux                        259              2770  997959  RISE       1
spi0.t_FSM_i6_LC_16_15_2/in1        LogicCell40_SEQ_MODE_1010      0              2770  997959  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i6_LC_16_15_2/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i6_LC_17_16_4/lcout
Path End         : spi0.tx_shift_reg_i7_LC_16_17_3/in3
Capture Clock    : spi0.tx_shift_reg_i7_LC_16_17_3/clk
Setup Constraint : 1000000p
Path slack       : 997966p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001010

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1915
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3044
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2591/I                            Odrv4                          0                 0  FALL       1
I__2591/O                            Odrv4                        372               372  FALL       1
I__2600/I                            Span4Mux_h                     0               372  FALL       1
I__2600/O                            Span4Mux_h                   316               687  FALL       1
I__2614/I                            Span4Mux_h                     0               687  FALL       1
I__2614/O                            Span4Mux_h                   316              1003  FALL       1
I__2627/I                            Span4Mux_v                     0              1003  FALL       1
I__2627/O                            Span4Mux_v                   372              1375  FALL       1
I__2636/I                            LocalMux                       0              1375  FALL       1
I__2636/O                            LocalMux                     309              1683  FALL       1
I__2641/I                            ClkMux                         0              1683  FALL       1
I__2641/O                            ClkMux                       231              1915  FALL       1
INVspi0.tx_shift_reg_i4C/I           INV                            0              1915  FALL       1
INVspi0.tx_shift_reg_i4C/O           INV                            0              1915  RISE       3
spi0.tx_shift_reg_i6_LC_17_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i6_LC_17_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2455  997966  RISE       1
I__2055/I                              LocalMux                       0              2455  997966  RISE       1
I__2055/O                              LocalMux                     330              2784  997966  RISE       1
I__2056/I                              InMux                          0              2784  997966  RISE       1
I__2056/O                              InMux                        259              3044  997966  RISE       1
spi0.tx_shift_reg_i7_LC_16_17_3/in3    LogicCell40_SEQ_MODE_1000      0              3044  997966  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                            Odrv4                          0                 0  FALL       1
I__2590/O                            Odrv4                        372               372  FALL       1
I__2599/I                            Span4Mux_v                     0               372  FALL       1
I__2599/O                            Span4Mux_v                   372               743  FALL       1
I__2612/I                            LocalMux                       0               743  FALL       1
I__2612/O                            LocalMux                     309              1052  FALL       1
I__2625/I                            ClkMux                         0              1052  FALL       1
I__2625/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O           INV                            0              1283  RISE       5
spi0.tx_shift_reg_i7_LC_16_17_3/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.state_reg_i1_LC_15_15_1/in3
Capture Clock    : spi0.state_reg_i1_LC_15_15_1/clk
Setup Constraint : 1000000p
Path slack       : 997980p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001017

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994740  RISE      16
I__1811/I                           LocalMux                       0              2448  994775  RISE       1
I__1811/O                           LocalMux                     330              2777  994775  RISE       1
I__1824/I                           InMux                          0              2777  997980  RISE       1
I__1824/O                           InMux                        259              3037  997980  RISE       1
spi0.state_reg_i1_LC_15_15_1/in3    LogicCell40_SEQ_MODE_1010      0              3037  997980  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i0_LC_14_18_0/lcout
Path End         : spi0.tx_shift_reg_i1_LC_17_17_1/in1
Capture Clock    : spi0.tx_shift_reg_i1_LC_17_17_1/clk
Setup Constraint : 1000000p
Path slack       : 998085p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001199

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                   1291
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3114
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2601/I                            Span4Mux_v                     0               372  FALL       1
I__2601/O                            Span4Mux_v                   372               743  FALL       1
I__2616/I                            LocalMux                       0               743  FALL       1
I__2616/O                            LocalMux                     309              1052  FALL       1
I__2629/I                            ClkMux                         0              1052  FALL       1
I__2629/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i0C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i0C/O           INV                            0              1283  RISE       1
spi0.tx_shift_reg_i0_LC_14_18_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i0_LC_14_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              1823  998085  RISE       1
I__1976/I                              Odrv4                          0              1823  998085  RISE       1
I__1976/O                              Odrv4                        351              2174  998085  RISE       1
I__1977/I                              Span4Mux_v                     0              2174  998085  RISE       1
I__1977/O                              Span4Mux_v                   351              2525  998085  RISE       1
I__1978/I                              LocalMux                       0              2525  998085  RISE       1
I__1978/O                              LocalMux                     330              2854  998085  RISE       1
I__1979/I                              InMux                          0              2854  998085  RISE       1
I__1979/O                              InMux                        259              3114  998085  RISE       1
spi0.tx_shift_reg_i1_LC_17_17_1/in1    LogicCell40_SEQ_MODE_1000      0              3114  998085  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2603/I                            Span4Mux_h                     0               372  FALL       1
I__2603/O                            Span4Mux_h                   316               687  FALL       1
I__2618/I                            Span4Mux_v                     0               687  FALL       1
I__2618/O                            Span4Mux_v                   372              1059  FALL       1
I__2631/I                            LocalMux                       0              1059  FALL       1
I__2631/O                            LocalMux                     309              1368  FALL       1
I__2638/I                            ClkMux                         0              1368  FALL       1
I__2638/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1599  RISE       7
spi0.tx_shift_reg_i1_LC_17_17_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i1_LC_15_15_3/in1
Capture Clock    : spi0.t_FSM_i1_LC_15_15_3/clk
Setup Constraint : 1000000p
Path slack       : 998121p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000891

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    939
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995105  RISE      31
I__1764/I                           Odrv4                          0              1831  997110  RISE       1
I__1764/O                           Odrv4                        351              2181  997110  RISE       1
I__1779/I                           LocalMux                       0              2181  998120  RISE       1
I__1779/O                           LocalMux                     330              2511  998120  RISE       1
I__1801/I                           InMux                          0              2511  998120  RISE       1
I__1801/O                           InMux                        259              2770  998120  RISE       1
spi0.t_FSM_i1_LC_15_15_3/in1        LogicCell40_SEQ_MODE_1010      0              2770  998120  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i1_LC_15_15_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i5_LC_16_18_7/lcout
Path End         : spi0.rx__5_i6_LC_16_16_4/in1
Capture Clock    : spi0.rx__5_i6_LC_16_16_4/clk
Setup Constraint : 1000000p
Path slack       : 998120p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3121
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2624/I                         LocalMux                       0              1003  RISE       1
I__2624/O                         LocalMux                     330              1333  RISE       1
I__2635/I                         ClkMux                         0              1333  RISE       1
I__2635/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i5_LC_16_18_7/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i5_LC_16_18_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181  997468  RISE       2
I__2103/I                       Odrv4                          0              2181  997468  RISE       1
I__2103/O                       Odrv4                        351              2532  997468  RISE       1
I__2104/I                       LocalMux                       0              2532  998120  RISE       1
I__2104/O                       LocalMux                     330              2861  998120  RISE       1
I__2106/I                       InMux                          0              2861  998120  RISE       1
I__2106/O                       InMux                        259              3121  998120  RISE       1
spi0.rx__5_i6_LC_16_16_4/in1    LogicCell40_SEQ_MODE_1000      0              3121  998120  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2623/I                         LocalMux                       0              1003  RISE       1
I__2623/O                         LocalMux                     330              1333  RISE       1
I__2634/I                         ClkMux                         0              1333  RISE       1
I__2634/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i6_LC_16_16_4/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.state_reg_i0_LC_15_16_4/in2
Capture Clock    : spi0.state_reg_i0_LC_15_16_4/clk
Setup Constraint : 1000000p
Path slack       : 998134p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001536

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    954
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3402
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout       LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1837/I                                LocalMux                       0              2448  994691  RISE       1
I__1837/O                                LocalMux                     330              2777  994691  RISE       1
I__1847/I                                InMux                          0              2777  994691  RISE       1
I__1847/O                                InMux                        259              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  994691  RISE       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/ltout  LogicCell40_SEQ_MODE_0000    365              3402  998134  RISE       1
I__1085/I                                CascadeMux                     0              3402  998134  RISE       1
I__1085/O                                CascadeMux                     0              3402  998134  RISE       1
spi0.state_reg_i0_LC_15_16_4/in2         LogicCell40_SEQ_MODE_1010      0              3402  998134  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.busy_86_LC_16_16_0/in0
Capture Clock    : spi0.busy_86_LC_16_16_0/clk
Setup Constraint : 1000000p
Path slack       : 998134p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1836/I                           LocalMux                       0              2448  996746  RISE       1
I__1836/O                           LocalMux                     330              2777  996746  RISE       1
I__1846/I                           InMux                          0              2777  998134  RISE       1
I__1846/O                           InMux                        259              3037  998134  RISE       1
spi0.busy_86_LC_16_16_0/in0         LogicCell40_SEQ_MODE_1000      0              3037  998134  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2623/I                         LocalMux                       0              1003  RISE       1
I__2623/O                         LocalMux                     330              1333  RISE       1
I__2634/I                         ClkMux                         0              1333  RISE       1
I__2634/O                         ClkMux                       309              1641  RISE       1
spi0.busy_86_LC_16_16_0/clk       LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.state_reg_i2_LC_15_16_6/in2
Capture Clock    : spi0.state_reg_i2_LC_15_16_6/clk
Setup Constraint : 1000000p
Path slack       : 998134p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001536

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    954
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3402
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout       LogicCell40_SEQ_MODE_1010    540              2448  994691  RISE      13
I__1837/I                                LocalMux                       0              2448  994691  RISE       1
I__1837/O                                LocalMux                     330              2777  994691  RISE       1
I__1848/I                                InMux                          0              2777  995273  RISE       1
I__1848/O                                InMux                        259              3037  995273  RISE       1
spi0.i3099_2_lut_3_lut_LC_15_16_5/in0    LogicCell40_SEQ_MODE_0000      0              3037  995273  RISE       1
spi0.i3099_2_lut_3_lut_LC_15_16_5/ltout  LogicCell40_SEQ_MODE_0000    365              3402  998134  RISE       1
I__1119/I                                CascadeMux                     0              3402  998134  RISE       1
I__1119/O                                CascadeMux                     0              3402  998134  RISE       1
spi0.state_reg_i2_LC_15_16_6/in2         LogicCell40_SEQ_MODE_1010      0              3402  998134  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i2_LC_15_15_4/in2
Capture Clock    : spi0.t_FSM_i2_LC_15_15_4/clk
Setup Constraint : 1000000p
Path slack       : 998149p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000919

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    939
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995105  RISE      31
I__1764/I                           Odrv4                          0              1831  997110  RISE       1
I__1764/O                           Odrv4                        351              2181  997110  RISE       1
I__1779/I                           LocalMux                       0              2181  998120  RISE       1
I__1779/O                           LocalMux                     330              2511  998120  RISE       1
I__1802/I                           InMux                          0              2511  998148  RISE       1
I__1802/O                           InMux                        259              2770  998148  RISE       1
I__1808/I                           CascadeMux                     0              2770  998148  RISE       1
I__1808/O                           CascadeMux                     0              2770  998148  RISE       1
spi0.t_FSM_i2_LC_15_15_4/in2        LogicCell40_SEQ_MODE_1010      0              2770  998148  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i2_LC_15_15_4/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i4_LC_15_18_7/lcout
Path End         : spi0.rx__5_i5_LC_16_18_7/in1
Capture Clock    : spi0.rx__5_i5_LC_16_18_7/clk
Setup Constraint : 1000000p
Path slack       : 998204p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2633/I                         LocalMux                       0              1269  RISE       1
I__2633/O                         LocalMux                     330              1599  RISE       1
I__2640/I                         ClkMux                         0              1599  RISE       1
I__2640/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i4_LC_15_18_7/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i4_LC_15_18_7/lcout  LogicCell40_SEQ_MODE_1000    540              2448  998205  RISE       2
I__1862/I                       LocalMux                       0              2448  998205  RISE       1
I__1862/O                       LocalMux                     330              2777  998205  RISE       1
I__1864/I                       InMux                          0              2777  998205  RISE       1
I__1864/O                       InMux                        259              3037  998205  RISE       1
spi0.rx__5_i5_LC_16_18_7/in1    LogicCell40_SEQ_MODE_1000      0              3037  998205  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2624/I                         LocalMux                       0              1003  RISE       1
I__2624/O                         LocalMux                     330              1333  RISE       1
I__2635/I                         ClkMux                         0              1333  RISE       1
I__2635/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i5_LC_16_18_7/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.busy_86_LC_16_16_0/in1
Capture Clock    : spi0.busy_86_LC_16_16_0/clk
Setup Constraint : 1000000p
Path slack       : 998204p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994740  RISE      16
I__1810/I                           LocalMux                       0              2448  996360  RISE       1
I__1810/O                           LocalMux                     330              2777  996360  RISE       1
I__1820/I                           InMux                          0              2777  998205  RISE       1
I__1820/O                           InMux                        259              3037  998205  RISE       1
spi0.busy_86_LC_16_16_0/in1         LogicCell40_SEQ_MODE_1000      0              3037  998205  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2623/I                         LocalMux                       0              1003  RISE       1
I__2623/O                         LocalMux                     330              1333  RISE       1
I__2634/I                         ClkMux                         0              1333  RISE       1
I__2634/O                         ClkMux                       309              1641  RISE       1
spi0.busy_86_LC_16_16_0/clk       LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i7_LC_16_16_3/lcout
Path End         : spi0.rx__5_i8_LC_16_18_0/in3
Capture Clock    : spi0.rx__5_i8_LC_16_18_0/clk
Setup Constraint : 1000000p
Path slack       : 998247p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3121
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2623/I                         LocalMux                       0              1003  RISE       1
I__2623/O                         LocalMux                     330              1333  RISE       1
I__2634/I                         ClkMux                         0              1333  RISE       1
I__2634/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i7_LC_16_16_3/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i7_LC_16_16_3/lcout  LogicCell40_SEQ_MODE_1000    540              2181  998247  RISE       2
I__1701/I                       Odrv4                          0              2181  998247  RISE       1
I__1701/O                       Odrv4                        351              2532  998247  RISE       1
I__1703/I                       LocalMux                       0              2532  998247  RISE       1
I__1703/O                       LocalMux                     330              2861  998247  RISE       1
I__1705/I                       InMux                          0              2861  998247  RISE       1
I__1705/O                       InMux                        259              3121  998247  RISE       1
spi0.rx__5_i8_LC_16_18_0/in3    LogicCell40_SEQ_MODE_1000      0              3121  998247  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2624/I                         LocalMux                       0              1003  RISE       1
I__2624/O                         LocalMux                     330              1333  RISE       1
I__2635/I                         ClkMux                         0              1333  RISE       1
I__2635/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i8_LC_16_18_0/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_15_15_4/lcout
Path End         : spi0.t_FSM_i3_LC_16_15_5/in1
Capture Clock    : spi0.t_FSM_i3_LC_16_15_5/clk
Setup Constraint : 1000000p
Path slack       : 998309p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1129
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000729

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i2_LC_15_15_4/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995750  RISE       3
I__1686/I                       LocalMux                       0              1831  998310  RISE       1
I__1686/O                       LocalMux                     330              2160  998310  RISE       1
I__1689/I                       InMux                          0              2160  998310  RISE       1
I__1689/O                       InMux                        259              2420  998310  RISE       1
spi0.t_FSM_i3_LC_16_15_5/in1    LogicCell40_SEQ_MODE_1010      0              2420  998310  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i3_LC_16_15_5/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i6_LC_17_18_0/lcout
Path End         : spi0.Rx_Lower_Byte_i6_LC_17_18_0/in0
Capture Clock    : spi0.Rx_Lower_Byte_i6_LC_17_18_0/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001473

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3072
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                             Odrv4                          0                 0  RISE       1
I__2591/O                             Odrv4                        351               351  RISE       1
I__2600/I                             Span4Mux_h                     0               351  RISE       1
I__2600/O                             Span4Mux_h                   302               652  RISE       1
I__2614/I                             Span4Mux_h                     0               652  RISE       1
I__2614/O                             Span4Mux_h                   302               954  RISE       1
I__2627/I                             Span4Mux_v                     0               954  RISE       1
I__2627/O                             Span4Mux_v                   351              1305  RISE       1
I__2637/I                             LocalMux                       0              1305  RISE       1
I__2637/O                             LocalMux                     330              1634  RISE       1
I__2642/I                             ClkMux                         0              1634  RISE       1
I__2642/O                             ClkMux                       309              1943  RISE       1
spi0.Rx_Lower_Byte_i6_LC_17_18_0/clk  LogicCell40_SEQ_MODE_1000      0              1943  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i6_LC_17_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              2483  998401  RISE       5
I__2121/I                               LocalMux                       0              2483  998401  RISE       1
I__2121/O                               LocalMux                     330              2812  998401  RISE       1
I__2124/I                               InMux                          0              2812  998401  RISE       1
I__2124/O                               InMux                        259              3072  998401  RISE       1
spi0.Rx_Lower_Byte_i6_LC_17_18_0/in0    LogicCell40_SEQ_MODE_1000      0              3072  998401  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                             Odrv4                          0                 0  RISE       1
I__2591/O                             Odrv4                        351               351  RISE       1
I__2600/I                             Span4Mux_h                     0               351  RISE       1
I__2600/O                             Span4Mux_h                   302               652  RISE       1
I__2614/I                             Span4Mux_h                     0               652  RISE       1
I__2614/O                             Span4Mux_h                   302               954  RISE       1
I__2627/I                             Span4Mux_v                     0               954  RISE       1
I__2627/O                             Span4Mux_v                   351              1305  RISE       1
I__2637/I                             LocalMux                       0              1305  RISE       1
I__2637/O                             LocalMux                     330              1634  RISE       1
I__2642/I                             ClkMux                         0              1634  RISE       1
I__2642/O                             ClkMux                       309              1943  RISE       1
spi0.Rx_Lower_Byte_i6_LC_17_18_0/clk  LogicCell40_SEQ_MODE_1000      0              1943  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i1_LC_17_17_1/lcout
Path End         : spi0.tx_shift_reg_i2_LC_17_17_6/in0
Capture Clock    : spi0.tx_shift_reg_i2_LC_17_17_6/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001129

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2603/I                            Span4Mux_h                     0               372  FALL       1
I__2603/O                            Span4Mux_h                   316               687  FALL       1
I__2618/I                            Span4Mux_v                     0               687  FALL       1
I__2618/O                            Span4Mux_v                   372              1059  FALL       1
I__2631/I                            LocalMux                       0              1059  FALL       1
I__2631/O                            LocalMux                     309              1368  FALL       1
I__2638/I                            ClkMux                         0              1368  FALL       1
I__2638/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1599  RISE       7
spi0.tx_shift_reg_i1_LC_17_17_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i1_LC_17_17_1/lcout  LogicCell40_SEQ_MODE_1000    540              2139  998401  RISE       1
I__2233/I                              LocalMux                       0              2139  998401  RISE       1
I__2233/O                              LocalMux                     330              2469  998401  RISE       1
I__2234/I                              InMux                          0              2469  998401  RISE       1
I__2234/O                              InMux                        259              2728  998401  RISE       1
spi0.tx_shift_reg_i2_LC_17_17_6/in0    LogicCell40_SEQ_MODE_1000      0              2728  998401  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2603/I                            Span4Mux_h                     0               372  FALL       1
I__2603/O                            Span4Mux_h                   316               687  FALL       1
I__2618/I                            Span4Mux_v                     0               687  FALL       1
I__2618/O                            Span4Mux_v                   372              1059  FALL       1
I__2631/I                            LocalMux                       0              1059  FALL       1
I__2631/O                            LocalMux                     309              1368  FALL       1
I__2638/I                            ClkMux                         0              1368  FALL       1
I__2638/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1599  RISE       7
spi0.tx_shift_reg_i2_LC_17_17_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i12_LC_17_17_0/lcout
Path End         : spi0.tx_shift_reg_i13_LC_17_17_2/in0
Capture Clock    : spi0.tx_shift_reg_i13_LC_17_17_2/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001129

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i12_LC_17_17_0/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i12_LC_17_17_0/lcout  LogicCell40_SEQ_MODE_1000    540              2139  998401  RISE       1
I__1964/I                               LocalMux                       0              2139  998401  RISE       1
I__1964/O                               LocalMux                     330              2469  998401  RISE       1
I__1965/I                               InMux                          0              2469  998401  RISE       1
I__1965/O                               InMux                        259              2728  998401  RISE       1
spi0.tx_shift_reg_i13_LC_17_17_2/in0    LogicCell40_SEQ_MODE_1000      0              2728  998401  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i13_LC_17_17_2/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i3_LC_17_15_4/lcout
Path End         : spi0.Rx_Lower_Byte_i3_LC_17_15_4/in0
Capture Clock    : spi0.Rx_Lower_Byte_i3_LC_17_15_4/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000821

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                             Odrv4                          0                 0  RISE       1
I__2590/O                             Odrv4                        351               351  RISE       1
I__2598/I                             Span4Mux_h                     0               351  RISE       1
I__2598/O                             Span4Mux_h                   302               652  RISE       1
I__2610/I                             LocalMux                       0               652  RISE       1
I__2610/O                             LocalMux                     330               982  RISE       1
I__2622/I                             ClkMux                         0               982  RISE       1
I__2622/O                             ClkMux                       309              1290  RISE       1
spi0.Rx_Lower_Byte_i3_LC_17_15_4/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i3_LC_17_15_4/lcout  LogicCell40_SEQ_MODE_1000    540              1831  998401  RISE       5
I__2089/I                               LocalMux                       0              1831  998401  RISE       1
I__2089/O                               LocalMux                     330              2160  998401  RISE       1
I__2092/I                               InMux                          0              2160  998401  RISE       1
I__2092/O                               InMux                        259              2420  998401  RISE       1
spi0.Rx_Lower_Byte_i3_LC_17_15_4/in0    LogicCell40_SEQ_MODE_1000      0              2420  998401  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                             Odrv4                          0                 0  RISE       1
I__2590/O                             Odrv4                        351               351  RISE       1
I__2598/I                             Span4Mux_h                     0               351  RISE       1
I__2598/O                             Span4Mux_h                   302               652  RISE       1
I__2610/I                             LocalMux                       0               652  RISE       1
I__2610/O                             LocalMux                     330               982  RISE       1
I__2622/I                             ClkMux                         0               982  RISE       1
I__2622/O                             ClkMux                       309              1290  RISE       1
spi0.Rx_Lower_Byte_i3_LC_17_15_4/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i9_LC_16_17_4/lcout
Path End         : spi0.tx_shift_reg_i10_LC_16_17_2/in0
Capture Clock    : spi0.tx_shift_reg_i10_LC_16_17_2/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000814

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    590
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2413
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                            Odrv4                          0                 0  FALL       1
I__2590/O                            Odrv4                        372               372  FALL       1
I__2599/I                            Span4Mux_v                     0               372  FALL       1
I__2599/O                            Span4Mux_v                   372               743  FALL       1
I__2612/I                            LocalMux                       0               743  FALL       1
I__2612/O                            LocalMux                     309              1052  FALL       1
I__2625/I                            ClkMux                         0              1052  FALL       1
I__2625/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O           INV                            0              1283  RISE       5
spi0.tx_shift_reg_i9_LC_16_17_4/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i9_LC_16_17_4/lcout  LogicCell40_SEQ_MODE_1000    540              1823  998401  RISE       1
I__1713/I                              LocalMux                       0              1823  998401  RISE       1
I__1713/O                              LocalMux                     330              2153  998401  RISE       1
I__1714/I                              InMux                          0              2153  998401  RISE       1
I__1714/O                              InMux                        259              2413  998401  RISE       1
spi0.tx_shift_reg_i10_LC_16_17_2/in0   LogicCell40_SEQ_MODE_1000      0              2413  998401  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                             Odrv4                          0                 0  FALL       1
I__2590/O                             Odrv4                        372               372  FALL       1
I__2599/I                             Span4Mux_v                     0               372  FALL       1
I__2599/O                             Span4Mux_v                   372               743  FALL       1
I__2612/I                             LocalMux                       0               743  FALL       1
I__2612/O                             LocalMux                     309              1052  FALL       1
I__2625/I                             ClkMux                         0              1052  FALL       1
I__2625/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I            INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O            INV                            0              1283  RISE       5
spi0.tx_shift_reg_i10_LC_16_17_2/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i7_LC_16_17_3/lcout
Path End         : spi0.tx_shift_reg_i8_LC_16_17_0/in0
Capture Clock    : spi0.tx_shift_reg_i8_LC_16_17_0/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000814

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    590
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2413
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                            Odrv4                          0                 0  FALL       1
I__2590/O                            Odrv4                        372               372  FALL       1
I__2599/I                            Span4Mux_v                     0               372  FALL       1
I__2599/O                            Span4Mux_v                   372               743  FALL       1
I__2612/I                            LocalMux                       0               743  FALL       1
I__2612/O                            LocalMux                     309              1052  FALL       1
I__2625/I                            ClkMux                         0              1052  FALL       1
I__2625/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O           INV                            0              1283  RISE       5
spi0.tx_shift_reg_i7_LC_16_17_3/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i7_LC_16_17_3/lcout  LogicCell40_SEQ_MODE_1000    540              1823  998401  RISE       1
I__1722/I                              LocalMux                       0              1823  998401  RISE       1
I__1722/O                              LocalMux                     330              2153  998401  RISE       1
I__1723/I                              InMux                          0              2153  998401  RISE       1
I__1723/O                              InMux                        259              2413  998401  RISE       1
spi0.tx_shift_reg_i8_LC_16_17_0/in0    LogicCell40_SEQ_MODE_1000      0              2413  998401  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                            Odrv4                          0                 0  FALL       1
I__2590/O                            Odrv4                        372               372  FALL       1
I__2599/I                            Span4Mux_v                     0               372  FALL       1
I__2599/O                            Span4Mux_v                   372               743  FALL       1
I__2612/I                            LocalMux                       0               743  FALL       1
I__2612/O                            LocalMux                     309              1052  FALL       1
I__2625/I                            ClkMux                         0              1052  FALL       1
I__2625/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O           INV                            0              1283  RISE       5
spi0.tx_shift_reg_i8_LC_16_17_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i8_LC_16_17_0/lcout
Path End         : spi0.tx_shift_reg_i9_LC_16_17_4/in0
Capture Clock    : spi0.tx_shift_reg_i9_LC_16_17_4/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000814

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    590
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2413
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                            Odrv4                          0                 0  FALL       1
I__2590/O                            Odrv4                        372               372  FALL       1
I__2599/I                            Span4Mux_v                     0               372  FALL       1
I__2599/O                            Span4Mux_v                   372               743  FALL       1
I__2612/I                            LocalMux                       0               743  FALL       1
I__2612/O                            LocalMux                     309              1052  FALL       1
I__2625/I                            ClkMux                         0              1052  FALL       1
I__2625/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O           INV                            0              1283  RISE       5
spi0.tx_shift_reg_i8_LC_16_17_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i8_LC_16_17_0/lcout  LogicCell40_SEQ_MODE_1000    540              1823  998401  RISE       1
I__1720/I                              LocalMux                       0              1823  998401  RISE       1
I__1720/O                              LocalMux                     330              2153  998401  RISE       1
I__1721/I                              InMux                          0              2153  998401  RISE       1
I__1721/O                              InMux                        259              2413  998401  RISE       1
spi0.tx_shift_reg_i9_LC_16_17_4/in0    LogicCell40_SEQ_MODE_1000      0              2413  998401  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                            Odrv4                          0                 0  FALL       1
I__2590/O                            Odrv4                        372               372  FALL       1
I__2599/I                            Span4Mux_v                     0               372  FALL       1
I__2599/O                            Span4Mux_v                   372               743  FALL       1
I__2612/I                            LocalMux                       0               743  FALL       1
I__2612/O                            LocalMux                     309              1052  FALL       1
I__2625/I                            ClkMux                         0              1052  FALL       1
I__2625/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O           INV                            0              1283  RISE       5
spi0.tx_shift_reg_i9_LC_16_17_4/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i5_LC_16_16_7/lcout
Path End         : spi0.Rx_Lower_Byte_i5_LC_16_16_7/in0
Capture Clock    : spi0.Rx_Lower_Byte_i5_LC_16_16_7/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                             Odrv4                          0                 0  RISE       1
I__2590/O                             Odrv4                        351               351  RISE       1
I__2598/I                             Span4Mux_h                     0               351  RISE       1
I__2598/O                             Span4Mux_h                   302               652  RISE       1
I__2611/I                             Span4Mux_v                     0               652  RISE       1
I__2611/O                             Span4Mux_v                   351              1003  RISE       1
I__2623/I                             LocalMux                       0              1003  RISE       1
I__2623/O                             LocalMux                     330              1333  RISE       1
I__2634/I                             ClkMux                         0              1333  RISE       1
I__2634/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i5_LC_16_16_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i5_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181  998401  RISE       5
I__1747/I                               LocalMux                       0              2181  998401  RISE       1
I__1747/O                               LocalMux                     330              2511  998401  RISE       1
I__1750/I                               InMux                          0              2511  998401  RISE       1
I__1750/O                               InMux                        259              2770  998401  RISE       1
spi0.Rx_Lower_Byte_i5_LC_16_16_7/in0    LogicCell40_SEQ_MODE_1000      0              2770  998401  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                             Odrv4                          0                 0  RISE       1
I__2590/O                             Odrv4                        351               351  RISE       1
I__2598/I                             Span4Mux_h                     0               351  RISE       1
I__2598/O                             Span4Mux_h                   302               652  RISE       1
I__2611/I                             Span4Mux_v                     0               652  RISE       1
I__2611/O                             Span4Mux_v                   351              1003  RISE       1
I__2623/I                             LocalMux                       0              1003  RISE       1
I__2623/O                             LocalMux                     330              1333  RISE       1
I__2634/I                             ClkMux                         0              1333  RISE       1
I__2634/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i5_LC_16_16_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i4_LC_16_16_1/lcout
Path End         : spi0.Rx_Lower_Byte_i4_LC_16_16_1/in0
Capture Clock    : spi0.Rx_Lower_Byte_i4_LC_16_16_1/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                             Odrv4                          0                 0  RISE       1
I__2590/O                             Odrv4                        351               351  RISE       1
I__2598/I                             Span4Mux_h                     0               351  RISE       1
I__2598/O                             Span4Mux_h                   302               652  RISE       1
I__2611/I                             Span4Mux_v                     0               652  RISE       1
I__2611/O                             Span4Mux_v                   351              1003  RISE       1
I__2623/I                             LocalMux                       0              1003  RISE       1
I__2623/O                             LocalMux                     330              1333  RISE       1
I__2634/I                             ClkMux                         0              1333  RISE       1
I__2634/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i4_LC_16_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i4_LC_16_16_1/lcout  LogicCell40_SEQ_MODE_1000    540              2181  998401  RISE       5
I__1571/I                               LocalMux                       0              2181  998401  RISE       1
I__1571/O                               LocalMux                     330              2511  998401  RISE       1
I__1574/I                               InMux                          0              2511  998401  RISE       1
I__1574/O                               InMux                        259              2770  998401  RISE       1
spi0.Rx_Lower_Byte_i4_LC_16_16_1/in0    LogicCell40_SEQ_MODE_1000      0              2770  998401  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                             Odrv4                          0                 0  RISE       1
I__2590/O                             Odrv4                        351               351  RISE       1
I__2598/I                             Span4Mux_h                     0               351  RISE       1
I__2598/O                             Span4Mux_h                   302               652  RISE       1
I__2611/I                             Span4Mux_v                     0               652  RISE       1
I__2611/O                             Span4Mux_v                   351              1003  RISE       1
I__2623/I                             LocalMux                       0              1003  RISE       1
I__2623/O                             LocalMux                     330              1333  RISE       1
I__2634/I                             ClkMux                         0              1333  RISE       1
I__2634/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i4_LC_16_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i2_LC_15_18_5/lcout
Path End         : spi0.Rx_Lower_Byte_i2_LC_15_18_5/in0
Capture Clock    : spi0.Rx_Lower_Byte_i2_LC_15_18_5/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001438

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                             Odrv12                         0                 0  RISE       1
I__2593/O                             Odrv12                       491               491  RISE       1
I__2605/I                             Sp12to4                        0               491  RISE       1
I__2605/O                             Sp12to4                      428               919  RISE       1
I__2620/I                             Span4Mux_v                     0               919  RISE       1
I__2620/O                             Span4Mux_v                   351              1269  RISE       1
I__2633/I                             LocalMux                       0              1269  RISE       1
I__2633/O                             LocalMux                     330              1599  RISE       1
I__2640/I                             ClkMux                         0              1599  RISE       1
I__2640/O                             ClkMux                       309              1908  RISE       1
spi0.Rx_Lower_Byte_i2_LC_15_18_5/clk  LogicCell40_SEQ_MODE_1000      0              1908  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i2_LC_15_18_5/lcout  LogicCell40_SEQ_MODE_1000    540              2448  998401  RISE       5
I__1135/I                               LocalMux                       0              2448  998401  RISE       1
I__1135/O                               LocalMux                     330              2777  998401  RISE       1
I__1137/I                               InMux                          0              2777  998401  RISE       1
I__1137/O                               InMux                        259              3037  998401  RISE       1
spi0.Rx_Lower_Byte_i2_LC_15_18_5/in0    LogicCell40_SEQ_MODE_1000      0              3037  998401  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                             Odrv12                         0                 0  RISE       1
I__2593/O                             Odrv12                       491               491  RISE       1
I__2605/I                             Sp12to4                        0               491  RISE       1
I__2605/O                             Sp12to4                      428               919  RISE       1
I__2620/I                             Span4Mux_v                     0               919  RISE       1
I__2620/O                             Span4Mux_v                   351              1269  RISE       1
I__2633/I                             LocalMux                       0              1269  RISE       1
I__2633/O                             LocalMux                     330              1599  RISE       1
I__2640/I                             ClkMux                         0              1599  RISE       1
I__2640/O                             ClkMux                       309              1908  RISE       1
spi0.Rx_Lower_Byte_i2_LC_15_18_5/clk  LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i2_LC_15_18_2/lcout
Path End         : spi0.Rx_Lower_Byte_i0_LC_15_18_3/in0
Capture Clock    : spi0.Rx_Lower_Byte_i0_LC_15_18_3/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001438

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2633/I                         LocalMux                       0              1269  RISE       1
I__2633/O                         LocalMux                     330              1599  RISE       1
I__2640/I                         ClkMux                         0              1599  RISE       1
I__2640/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i2_LC_15_18_2/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i2_LC_15_18_2/lcout        LogicCell40_SEQ_MODE_1000    540              2448  998401  RISE       2
I__1149/I                             LocalMux                       0              2448  998401  RISE       1
I__1149/O                             LocalMux                     330              2777  998401  RISE       1
I__1151/I                             InMux                          0              2777  998401  RISE       1
I__1151/O                             InMux                        259              3037  998401  RISE       1
spi0.Rx_Lower_Byte_i0_LC_15_18_3/in0  LogicCell40_SEQ_MODE_1000      0              3037  998401  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                             Odrv12                         0                 0  RISE       1
I__2593/O                             Odrv12                       491               491  RISE       1
I__2605/I                             Sp12to4                        0               491  RISE       1
I__2605/O                             Sp12to4                      428               919  RISE       1
I__2620/I                             Span4Mux_v                     0               919  RISE       1
I__2620/O                             Span4Mux_v                   351              1269  RISE       1
I__2633/I                             LocalMux                       0              1269  RISE       1
I__2633/O                             LocalMux                     330              1599  RISE       1
I__2640/I                             ClkMux                         0              1599  RISE       1
I__2640/O                             ClkMux                       309              1908  RISE       1
spi0.Rx_Lower_Byte_i0_LC_15_18_3/clk  LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i1_LC_13_17_0/lcout
Path End         : spi0.Rx_Lower_Byte_i1_LC_13_17_0/in0
Capture Clock    : spi0.Rx_Lower_Byte_i1_LC_13_17_0/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000519

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2118
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2589/I                             Odrv4                          0                 0  RISE       1
I__2589/O                             Odrv4                        351               351  RISE       1
I__2596/I                             LocalMux                       0               351  RISE       1
I__2596/O                             LocalMux                     330               680  RISE       1
I__2608/I                             ClkMux                         0               680  RISE       1
I__2608/O                             ClkMux                       309               989  RISE       1
spi0.Rx_Lower_Byte_i1_LC_13_17_0/clk  LogicCell40_SEQ_MODE_1000      0               989  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i1_LC_13_17_0/lcout  LogicCell40_SEQ_MODE_1000    540              1529  998401  RISE       5
I__859/I                                LocalMux                       0              1529  998401  RISE       1
I__859/O                                LocalMux                     330              1859  998401  RISE       1
I__862/I                                InMux                          0              1859  998401  RISE       1
I__862/O                                InMux                        259              2118  998401  RISE       1
spi0.Rx_Lower_Byte_i1_LC_13_17_0/in0    LogicCell40_SEQ_MODE_1000      0              2118  998401  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2589/I                             Odrv4                          0                 0  RISE       1
I__2589/O                             Odrv4                        351               351  RISE       1
I__2596/I                             LocalMux                       0               351  RISE       1
I__2596/O                             LocalMux                     330               680  RISE       1
I__2608/I                             ClkMux                         0               680  RISE       1
I__2608/O                             ClkMux                       309               989  RISE       1
spi0.Rx_Lower_Byte_i1_LC_13_17_0/clk  LogicCell40_SEQ_MODE_1000      0               989  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.state_reg_i1_LC_15_15_1/in0
Capture Clock    : spi0.state_reg_i1_LC_15_15_1/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000821

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995105  RISE      31
I__1763/I                           LocalMux                       0              1831  995105  RISE       1
I__1763/O                           LocalMux                     330              2160  995105  RISE       1
I__1776/I                           InMux                          0              2160  998401  RISE       1
I__1776/O                           InMux                        259              2420  998401  RISE       1
spi0.state_reg_i1_LC_15_15_1/in0    LogicCell40_SEQ_MODE_1010      0              2420  998401  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.state_reg_i2_LC_15_16_6/in0
Capture Clock    : spi0.state_reg_i2_LC_15_16_6/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001438

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994740  RISE      16
I__1812/I                           LocalMux                       0              2448  994740  RISE       1
I__1812/O                           LocalMux                     330              2777  994740  RISE       1
I__1828/I                           InMux                          0              2777  998401  RISE       1
I__1828/O                           InMux                        259              3037  998401  RISE       1
spi0.state_reg_i2_LC_15_16_6/in0    LogicCell40_SEQ_MODE_1010      0              3037  998401  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i0_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i1_LC_15_15_3/in2
Capture Clock    : spi0.t_FSM_i1_LC_15_15_3/clk
Setup Constraint : 1000000p
Path slack       : 998450p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000919

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i0_LC_14_16_7/clk      LogicCell40_SEQ_MODE_1011      0              1340  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i0_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1011    540              1880  998450  RISE       1
I__1040/I                       LocalMux                       0              1880  998450  RISE       1
I__1040/O                       LocalMux                     330              2209  998450  RISE       1
I__1041/I                       InMux                          0              2209  998450  RISE       1
I__1041/O                       InMux                        259              2469  998450  RISE       1
I__1042/I                       CascadeMux                     0              2469  998450  RISE       1
I__1042/O                       CascadeMux                     0              2469  998450  RISE       1
spi0.t_FSM_i1_LC_15_15_3/in2    LogicCell40_SEQ_MODE_1010      0              2469  998450  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i1_LC_15_15_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i2_LC_17_17_6/lcout
Path End         : spi0.tx_shift_reg_i3_LC_17_17_7/in1
Capture Clock    : spi0.tx_shift_reg_i3_LC_17_17_7/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001199

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2603/I                            Span4Mux_h                     0               372  FALL       1
I__2603/O                            Span4Mux_h                   316               687  FALL       1
I__2618/I                            Span4Mux_v                     0               687  FALL       1
I__2618/O                            Span4Mux_v                   372              1059  FALL       1
I__2631/I                            LocalMux                       0              1059  FALL       1
I__2631/O                            LocalMux                     309              1368  FALL       1
I__2638/I                            ClkMux                         0              1368  FALL       1
I__2638/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1599  RISE       7
spi0.tx_shift_reg_i2_LC_17_17_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i2_LC_17_17_6/lcout  LogicCell40_SEQ_MODE_1000    540              2139  998471  RISE       1
I__2192/I                              LocalMux                       0              2139  998471  RISE       1
I__2192/O                              LocalMux                     330              2469  998471  RISE       1
I__2193/I                              InMux                          0              2469  998471  RISE       1
I__2193/O                              InMux                        259              2728  998471  RISE       1
spi0.tx_shift_reg_i3_LC_17_17_7/in1    LogicCell40_SEQ_MODE_1000      0              2728  998471  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2603/I                            Span4Mux_h                     0               372  FALL       1
I__2603/O                            Span4Mux_h                   316               687  FALL       1
I__2618/I                            Span4Mux_v                     0               687  FALL       1
I__2618/O                            Span4Mux_v                   372              1059  FALL       1
I__2631/I                            LocalMux                       0              1059  FALL       1
I__2631/O                            LocalMux                     309              1368  FALL       1
I__2638/I                            ClkMux                         0              1368  FALL       1
I__2638/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1599  RISE       7
spi0.tx_shift_reg_i3_LC_17_17_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i14_LC_17_17_3/lcout
Path End         : spi0.tx_shift_reg_i15_LC_17_17_5/in1
Capture Clock    : spi0.tx_shift_reg_i15_LC_17_17_5/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001199

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i14_LC_17_17_3/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i14_LC_17_17_3/lcout  LogicCell40_SEQ_MODE_1000    540              2139  998471  RISE       1
I__2256/I                               LocalMux                       0              2139  998471  RISE       1
I__2256/O                               LocalMux                     330              2469  998471  RISE       1
I__2257/I                               InMux                          0              2469  998471  RISE       1
I__2257/O                               InMux                        259              2728  998471  RISE       1
spi0.tx_shift_reg_i15_LC_17_17_5/in1    LogicCell40_SEQ_MODE_1000      0              2728  998471  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i15_LC_17_17_5/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i13_LC_17_17_2/lcout
Path End         : spi0.tx_shift_reg_i14_LC_17_17_3/in1
Capture Clock    : spi0.tx_shift_reg_i14_LC_17_17_3/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001199

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i13_LC_17_17_2/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i13_LC_17_17_2/lcout  LogicCell40_SEQ_MODE_1000    540              2139  998471  RISE       1
I__2266/I                               LocalMux                       0              2139  998471  RISE       1
I__2266/O                               LocalMux                     330              2469  998471  RISE       1
I__2267/I                               InMux                          0              2469  998471  RISE       1
I__2267/O                               InMux                        259              2728  998471  RISE       1
spi0.tx_shift_reg_i14_LC_17_17_3/in1    LogicCell40_SEQ_MODE_1000      0              2728  998471  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i14_LC_17_17_3/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i8_LC_16_18_0/lcout
Path End         : spi0.rx__5_i9_LC_16_18_5/in1
Capture Clock    : spi0.rx__5_i9_LC_16_18_5/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2624/I                         LocalMux                       0              1003  RISE       1
I__2624/O                         LocalMux                     330              1333  RISE       1
I__2635/I                         ClkMux                         0              1333  RISE       1
I__2635/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i8_LC_16_18_0/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i8_LC_16_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              2181  998471  RISE       2
I__2155/I                       LocalMux                       0              2181  998471  RISE       1
I__2155/O                       LocalMux                     330              2511  998471  RISE       1
I__2157/I                       InMux                          0              2511  998471  RISE       1
I__2157/O                       InMux                        259              2770  998471  RISE       1
spi0.rx__5_i9_LC_16_18_5/in1    LogicCell40_SEQ_MODE_1000      0              2770  998471  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2624/I                         LocalMux                       0              1003  RISE       1
I__2624/O                         LocalMux                     330              1333  RISE       1
I__2635/I                         ClkMux                         0              1333  RISE       1
I__2635/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i9_LC_16_18_5/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i6_LC_16_16_4/lcout
Path End         : spi0.Rx_Lower_Byte_i4_LC_16_16_1/in1
Capture Clock    : spi0.Rx_Lower_Byte_i4_LC_16_16_1/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2623/I                         LocalMux                       0              1003  RISE       1
I__2623/O                         LocalMux                     330              1333  RISE       1
I__2634/I                         ClkMux                         0              1333  RISE       1
I__2634/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i6_LC_16_16_4/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i6_LC_16_16_4/lcout        LogicCell40_SEQ_MODE_1000    540              2181  998471  RISE       2
I__1567/I                             LocalMux                       0              2181  998471  RISE       1
I__1567/O                             LocalMux                     330              2511  998471  RISE       1
I__1569/I                             InMux                          0              2511  998471  RISE       1
I__1569/O                             InMux                        259              2770  998471  RISE       1
spi0.Rx_Lower_Byte_i4_LC_16_16_1/in1  LogicCell40_SEQ_MODE_1000      0              2770  998471  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                             Odrv4                          0                 0  RISE       1
I__2590/O                             Odrv4                        351               351  RISE       1
I__2598/I                             Span4Mux_h                     0               351  RISE       1
I__2598/O                             Span4Mux_h                   302               652  RISE       1
I__2611/I                             Span4Mux_v                     0               652  RISE       1
I__2611/O                             Span4Mux_v                   351              1003  RISE       1
I__2623/I                             LocalMux                       0              1003  RISE       1
I__2623/O                             LocalMux                     330              1333  RISE       1
I__2634/I                             ClkMux                         0              1333  RISE       1
I__2634/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i4_LC_16_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i4_LC_16_15_4/lcout
Path End         : spi0.t_FSM_i5_LC_16_15_1/in1
Capture Clock    : spi0.t_FSM_i5_LC_16_15_1/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1129
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000729

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1129
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2258
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i4_LC_16_15_4/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i4_LC_16_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              1669  998471  RISE       1
I__1690/I                       LocalMux                       0              1669  998471  RISE       1
I__1690/O                       LocalMux                     330              1999  998471  RISE       1
I__1691/I                       InMux                          0              1999  998471  RISE       1
I__1691/O                       InMux                        259              2258  998471  RISE       1
spi0.t_FSM_i5_LC_16_15_1/in1    LogicCell40_SEQ_MODE_1010      0              2258  998471  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i5_LC_16_15_1/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i0_LC_15_18_3/lcout
Path End         : spi0.Rx_Lower_Byte_i0_LC_15_18_3/in1
Capture Clock    : spi0.Rx_Lower_Byte_i0_LC_15_18_3/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001508

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                             Odrv12                         0                 0  RISE       1
I__2593/O                             Odrv12                       491               491  RISE       1
I__2605/I                             Sp12to4                        0               491  RISE       1
I__2605/O                             Sp12to4                      428               919  RISE       1
I__2620/I                             Span4Mux_v                     0               919  RISE       1
I__2620/O                             Span4Mux_v                   351              1269  RISE       1
I__2633/I                             LocalMux                       0              1269  RISE       1
I__2633/O                             LocalMux                     330              1599  RISE       1
I__2640/I                             ClkMux                         0              1599  RISE       1
I__2640/O                             ClkMux                       309              1908  RISE       1
spi0.Rx_Lower_Byte_i0_LC_15_18_3/clk  LogicCell40_SEQ_MODE_1000      0              1908  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i0_LC_15_18_3/lcout  LogicCell40_SEQ_MODE_1000    540              2448  998471  RISE       5
I__1309/I                               LocalMux                       0              2448  998471  RISE       1
I__1309/O                               LocalMux                     330              2777  998471  RISE       1
I__1312/I                               InMux                          0              2777  998471  RISE       1
I__1312/O                               InMux                        259              3037  998471  RISE       1
spi0.Rx_Lower_Byte_i0_LC_15_18_3/in1    LogicCell40_SEQ_MODE_1000      0              3037  998471  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                             Odrv12                         0                 0  RISE       1
I__2593/O                             Odrv12                       491               491  RISE       1
I__2605/I                             Sp12to4                        0               491  RISE       1
I__2605/O                             Sp12to4                      428               919  RISE       1
I__2620/I                             Span4Mux_v                     0               919  RISE       1
I__2620/O                             Span4Mux_v                   351              1269  RISE       1
I__2633/I                             LocalMux                       0              1269  RISE       1
I__2633/O                             LocalMux                     330              1599  RISE       1
I__2640/I                             ClkMux                         0              1599  RISE       1
I__2640/O                             ClkMux                       309              1908  RISE       1
spi0.Rx_Lower_Byte_i0_LC_15_18_3/clk  LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i1_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i2_LC_15_15_4/in1
Capture Clock    : spi0.t_FSM_i2_LC_15_15_4/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000891

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i1_LC_15_15_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i1_LC_15_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995189  RISE       2
I__1099/I                       LocalMux                       0              1831  995189  RISE       1
I__1099/O                       LocalMux                     330              2160  995189  RISE       1
I__1101/I                       InMux                          0              2160  998471  RISE       1
I__1101/O                       InMux                        259              2420  998471  RISE       1
spi0.t_FSM_i2_LC_15_15_4/in1    LogicCell40_SEQ_MODE_1010      0              2420  998471  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i2_LC_15_15_4/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i3_LC_15_18_4/lcout
Path End         : spi0.rx__5_i4_LC_15_18_7/in1
Capture Clock    : spi0.rx__5_i4_LC_15_18_7/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001508

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2633/I                         LocalMux                       0              1269  RISE       1
I__2633/O                         LocalMux                     330              1599  RISE       1
I__2640/I                         ClkMux                         0              1599  RISE       1
I__2640/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i3_LC_15_18_4/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i3_LC_15_18_4/lcout  LogicCell40_SEQ_MODE_1000    540              2448  996900  RISE       2
I__1129/I                       LocalMux                       0              2448  998471  RISE       1
I__1129/O                       LocalMux                     330              2777  998471  RISE       1
I__1131/I                       InMux                          0              2777  998471  RISE       1
I__1131/O                       InMux                        259              3037  998471  RISE       1
spi0.rx__5_i4_LC_15_18_7/in1    LogicCell40_SEQ_MODE_1000      0              3037  998471  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2633/I                         LocalMux                       0              1269  RISE       1
I__2633/O                         LocalMux                     330              1599  RISE       1
I__2640/I                         ClkMux                         0              1599  RISE       1
I__2640/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i4_LC_15_18_7/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i7_LC_16_16_3/lcout
Path End         : spi0.Rx_Lower_Byte_i5_LC_16_16_7/in1
Capture Clock    : spi0.Rx_Lower_Byte_i5_LC_16_16_7/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2623/I                         LocalMux                       0              1003  RISE       1
I__2623/O                         LocalMux                     330              1333  RISE       1
I__2634/I                         ClkMux                         0              1333  RISE       1
I__2634/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i7_LC_16_16_3/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i7_LC_16_16_3/lcout        LogicCell40_SEQ_MODE_1000    540              2181  998247  RISE       2
I__1702/I                             LocalMux                       0              2181  998471  RISE       1
I__1702/O                             LocalMux                     330              2511  998471  RISE       1
I__1704/I                             InMux                          0              2511  998471  RISE       1
I__1704/O                             InMux                        259              2770  998471  RISE       1
spi0.Rx_Lower_Byte_i5_LC_16_16_7/in1  LogicCell40_SEQ_MODE_1000      0              2770  998471  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                             Odrv4                          0                 0  RISE       1
I__2590/O                             Odrv4                        351               351  RISE       1
I__2598/I                             Span4Mux_h                     0               351  RISE       1
I__2598/O                             Span4Mux_h                   302               652  RISE       1
I__2611/I                             Span4Mux_v                     0               652  RISE       1
I__2611/O                             Span4Mux_v                   351              1003  RISE       1
I__2623/I                             LocalMux                       0              1003  RISE       1
I__2623/O                             LocalMux                     330              1333  RISE       1
I__2634/I                             ClkMux                         0              1333  RISE       1
I__2634/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i5_LC_16_16_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i4_LC_15_18_7/lcout
Path End         : spi0.Rx_Lower_Byte_i2_LC_15_18_5/in1
Capture Clock    : spi0.Rx_Lower_Byte_i2_LC_15_18_5/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001508

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2633/I                         LocalMux                       0              1269  RISE       1
I__2633/O                         LocalMux                     330              1599  RISE       1
I__2640/I                         ClkMux                         0              1599  RISE       1
I__2640/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i4_LC_15_18_7/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i4_LC_15_18_7/lcout        LogicCell40_SEQ_MODE_1000    540              2448  998205  RISE       2
I__1863/I                             LocalMux                       0              2448  998471  RISE       1
I__1863/O                             LocalMux                     330              2777  998471  RISE       1
I__1865/I                             InMux                          0              2777  998471  RISE       1
I__1865/O                             InMux                        259              3037  998471  RISE       1
spi0.Rx_Lower_Byte_i2_LC_15_18_5/in1  LogicCell40_SEQ_MODE_1000      0              3037  998471  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                             Odrv12                         0                 0  RISE       1
I__2593/O                             Odrv12                       491               491  RISE       1
I__2605/I                             Sp12to4                        0               491  RISE       1
I__2605/O                             Sp12to4                      428               919  RISE       1
I__2620/I                             Span4Mux_v                     0               919  RISE       1
I__2620/O                             Span4Mux_v                   351              1269  RISE       1
I__2633/I                             LocalMux                       0              1269  RISE       1
I__2633/O                             LocalMux                     330              1599  RISE       1
I__2640/I                             ClkMux                         0              1599  RISE       1
I__2640/O                             ClkMux                       309              1908  RISE       1
spi0.Rx_Lower_Byte_i2_LC_15_18_5/clk  LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i3_LC_16_15_5/lcout
Path End         : spi0.t_FSM_i4_LC_16_15_4/in2
Capture Clock    : spi0.t_FSM_i4_LC_16_15_4/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1129
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000757

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1129
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2258
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i3_LC_16_15_5/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i3_LC_16_15_5/lcout  LogicCell40_SEQ_MODE_1010    540              1669  998499  RISE       1
I__1662/I                       LocalMux                       0              1669  998499  RISE       1
I__1662/O                       LocalMux                     330              1999  998499  RISE       1
I__1663/I                       InMux                          0              1999  998499  RISE       1
I__1663/O                       InMux                        259              2258  998499  RISE       1
I__1664/I                       CascadeMux                     0              2258  998499  RISE       1
I__1664/O                       CascadeMux                     0              2258  998499  RISE       1
spi0.t_FSM_i4_LC_16_15_4/in2    LogicCell40_SEQ_MODE_1010      0              2258  998499  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i4_LC_16_15_4/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i5_LC_16_15_1/lcout
Path End         : spi0.t_FSM_i6_LC_16_15_2/in2
Capture Clock    : spi0.t_FSM_i6_LC_16_15_2/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1129
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000757

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1129
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2258
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i5_LC_16_15_1/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i5_LC_16_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1669  998499  RISE       1
I__1302/I                       LocalMux                       0              1669  998499  RISE       1
I__1302/O                       LocalMux                     330              1999  998499  RISE       1
I__1303/I                       InMux                          0              1999  998499  RISE       1
I__1303/O                       InMux                        259              2258  998499  RISE       1
I__1304/I                       CascadeMux                     0              2258  998499  RISE       1
I__1304/O                       CascadeMux                     0              2258  998499  RISE       1
spi0.t_FSM_i6_LC_16_15_2/in2    LogicCell40_SEQ_MODE_1010      0              2258  998499  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i6_LC_16_15_2/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i8_LC_14_17_4/lcout
Path End         : spi0.t_FSM_i9_LC_14_16_2/in2
Capture Clock    : spi0.t_FSM_i9_LC_14_16_2/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000968

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2602/I                         Span4Mux_v                     0               351  RISE       1
I__2602/O                         Span4Mux_v                   351               701  RISE       1
I__2617/I                         LocalMux                       0               701  RISE       1
I__2617/O                         LocalMux                     330              1031  RISE       1
I__2630/I                         ClkMux                         0              1031  RISE       1
I__2630/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i8_LC_14_17_4/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i8_LC_14_17_4/lcout  LogicCell40_SEQ_MODE_1010    540              1880  998499  RISE       1
I__962/I                        LocalMux                       0              1880  998499  RISE       1
I__962/O                        LocalMux                     330              2209  998499  RISE       1
I__963/I                        InMux                          0              2209  998499  RISE       1
I__963/O                        InMux                        259              2469  998499  RISE       1
I__964/I                        CascadeMux                     0              2469  998499  RISE       1
I__964/O                        CascadeMux                     0              2469  998499  RISE       1
spi0.t_FSM_i9_LC_14_16_2/in2    LogicCell40_SEQ_MODE_1010      0              2469  998499  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i9_LC_14_16_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i10_LC_14_16_6/lcout
Path End         : spi0.t_FSM_i11_LC_14_16_0/in2
Capture Clock    : spi0.t_FSM_i11_LC_14_16_0/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000968

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i10_LC_14_16_6/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i10_LC_14_16_6/lcout  LogicCell40_SEQ_MODE_1010    540              1880  998499  RISE       1
I__968/I                         LocalMux                       0              1880  998499  RISE       1
I__968/O                         LocalMux                     330              2209  998499  RISE       1
I__969/I                         InMux                          0              2209  998499  RISE       1
I__969/O                         InMux                        259              2469  998499  RISE       1
I__970/I                         CascadeMux                     0              2469  998499  RISE       1
I__970/O                         CascadeMux                     0              2469  998499  RISE       1
spi0.t_FSM_i11_LC_14_16_0/in2    LogicCell40_SEQ_MODE_1010      0              2469  998499  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i11_LC_14_16_0/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i14_LC_14_16_5/lcout
Path End         : spi0.t_FSM_i15_LC_14_16_4/in2
Capture Clock    : spi0.t_FSM_i15_LC_14_16_4/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000968

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i14_LC_14_16_5/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i14_LC_14_16_5/lcout  LogicCell40_SEQ_MODE_1010    540              1880  998499  RISE       1
I__911/I                         LocalMux                       0              1880  998499  RISE       1
I__911/O                         LocalMux                     330              2209  998499  RISE       1
I__912/I                         InMux                          0              2209  998499  RISE       1
I__912/O                         InMux                        259              2469  998499  RISE       1
I__913/I                         CascadeMux                     0              2469  998499  RISE       1
I__913/O                         CascadeMux                     0              2469  998499  RISE       1
spi0.t_FSM_i15_LC_14_16_4/in2    LogicCell40_SEQ_MODE_1010      0              2469  998499  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i15_LC_14_16_4/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i15_LC_14_16_4/lcout
Path End         : spi0.t_FSM_i0_LC_14_16_7/in2
Capture Clock    : spi0.t_FSM_i0_LC_14_16_7/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000968

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i15_LC_14_16_4/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i15_LC_14_16_4/lcout  LogicCell40_SEQ_MODE_1010    540              1880  998499  RISE       1
I__965/I                         LocalMux                       0              1880  998499  RISE       1
I__965/O                         LocalMux                     330              2209  998499  RISE       1
I__966/I                         InMux                          0              2209  998499  RISE       1
I__966/O                         InMux                        259              2469  998499  RISE       1
I__967/I                         CascadeMux                     0              2469  998499  RISE       1
I__967/O                         CascadeMux                     0              2469  998499  RISE       1
spi0.t_FSM_i0_LC_14_16_7/in2     LogicCell40_SEQ_MODE_1011      0              2469  998499  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i0_LC_14_16_7/clk      LogicCell40_SEQ_MODE_1011      0              1340  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i13_LC_14_16_3/lcout
Path End         : spi0.t_FSM_i14_LC_14_16_5/in2
Capture Clock    : spi0.t_FSM_i14_LC_14_16_5/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000968

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i13_LC_14_16_3/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i13_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_1010    540              1880  998499  RISE       1
I__914/I                         LocalMux                       0              1880  998499  RISE       1
I__914/O                         LocalMux                     330              2209  998499  RISE       1
I__915/I                         InMux                          0              2209  998499  RISE       1
I__915/O                         InMux                        259              2469  998499  RISE       1
I__916/I                         CascadeMux                     0              2469  998499  RISE       1
I__916/O                         CascadeMux                     0              2469  998499  RISE       1
spi0.t_FSM_i14_LC_14_16_5/in2    LogicCell40_SEQ_MODE_1010      0              2469  998499  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i14_LC_14_16_5/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i9_LC_14_16_2/lcout
Path End         : spi0.t_FSM_i10_LC_14_16_6/in2
Capture Clock    : spi0.t_FSM_i10_LC_14_16_6/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000968

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i9_LC_14_16_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i9_LC_14_16_2/lcout  LogicCell40_SEQ_MODE_1010    540              1880  998499  RISE       1
I__971/I                        LocalMux                       0              1880  998499  RISE       1
I__971/O                        LocalMux                     330              2209  998499  RISE       1
I__972/I                        InMux                          0              2209  998499  RISE       1
I__972/O                        InMux                        259              2469  998499  RISE       1
I__973/I                        CascadeMux                     0              2469  998499  RISE       1
I__973/O                        CascadeMux                     0              2469  998499  RISE       1
spi0.t_FSM_i10_LC_14_16_6/in2   LogicCell40_SEQ_MODE_1010      0              2469  998499  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i10_LC_14_16_6/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i12_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i13_LC_14_16_3/in2
Capture Clock    : spi0.t_FSM_i13_LC_14_16_3/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000968

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i12_LC_14_16_1/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i12_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1880  998499  RISE       1
I__917/I                         LocalMux                       0              1880  998499  RISE       1
I__917/O                         LocalMux                     330              2209  998499  RISE       1
I__918/I                         InMux                          0              2209  998499  RISE       1
I__918/O                         InMux                        259              2469  998499  RISE       1
I__919/I                         CascadeMux                     0              2469  998499  RISE       1
I__919/O                         CascadeMux                     0              2469  998499  RISE       1
spi0.t_FSM_i13_LC_14_16_3/in2    LogicCell40_SEQ_MODE_1010      0              2469  998499  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i13_LC_14_16_3/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i11_LC_14_16_0/lcout
Path End         : spi0.t_FSM_i12_LC_14_16_1/in2
Capture Clock    : spi0.t_FSM_i12_LC_14_16_1/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000968

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i11_LC_14_16_0/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i11_LC_14_16_0/lcout  LogicCell40_SEQ_MODE_1010    540              1880  998499  RISE       1
I__920/I                         LocalMux                       0              1880  998499  RISE       1
I__920/O                         LocalMux                     330              2209  998499  RISE       1
I__921/I                         InMux                          0              2209  998499  RISE       1
I__921/O                         InMux                        259              2469  998499  RISE       1
I__922/I                         CascadeMux                     0              2469  998499  RISE       1
I__922/O                         CascadeMux                     0              2469  998499  RISE       1
spi0.t_FSM_i12_LC_14_16_1/in2    LogicCell40_SEQ_MODE_1010      0              2469  998499  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i12_LC_14_16_1/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i0_LC_14_16_7/in1
Capture Clock    : spi0.t_FSM_i0_LC_14_16_7/clk
Setup Constraint : 1000000p
Path slack       : 998520p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995105  RISE      31
I__1768/I                           LocalMux                       0              1831  998520  RISE       1
I__1768/O                           LocalMux                     330              2160  998520  RISE       1
I__1785/I                           InMux                          0              2160  998520  RISE       1
I__1785/O                           InMux                        259              2420  998520  RISE       1
spi0.t_FSM_i0_LC_14_16_7/in1        LogicCell40_SEQ_MODE_1011      0              2420  998520  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i0_LC_14_16_7/clk      LogicCell40_SEQ_MODE_1011      0              1340  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i10_LC_14_16_6/in1
Capture Clock    : spi0.t_FSM_i10_LC_14_16_6/clk
Setup Constraint : 1000000p
Path slack       : 998520p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995105  RISE      31
I__1769/I                           LocalMux                       0              1831  998520  RISE       1
I__1769/O                           LocalMux                     330              2160  998520  RISE       1
I__1789/I                           InMux                          0              2160  998520  RISE       1
I__1789/O                           InMux                        259              2420  998520  RISE       1
spi0.t_FSM_i10_LC_14_16_6/in1       LogicCell40_SEQ_MODE_1010      0              2420  998520  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i10_LC_14_16_6/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i12_LC_14_16_1/in1
Capture Clock    : spi0.t_FSM_i12_LC_14_16_1/clk
Setup Constraint : 1000000p
Path slack       : 998520p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995105  RISE      31
I__1768/I                           LocalMux                       0              1831  998520  RISE       1
I__1768/O                           LocalMux                     330              2160  998520  RISE       1
I__1786/I                           InMux                          0              2160  998520  RISE       1
I__1786/O                           InMux                        259              2420  998520  RISE       1
spi0.t_FSM_i12_LC_14_16_1/in1       LogicCell40_SEQ_MODE_1010      0              2420  998520  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i12_LC_14_16_1/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i13_LC_14_16_3/in1
Capture Clock    : spi0.t_FSM_i13_LC_14_16_3/clk
Setup Constraint : 1000000p
Path slack       : 998520p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995105  RISE      31
I__1768/I                           LocalMux                       0              1831  998520  RISE       1
I__1768/O                           LocalMux                     330              2160  998520  RISE       1
I__1787/I                           InMux                          0              2160  998520  RISE       1
I__1787/O                           InMux                        259              2420  998520  RISE       1
spi0.t_FSM_i13_LC_14_16_3/in1       LogicCell40_SEQ_MODE_1010      0              2420  998520  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i13_LC_14_16_3/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i14_LC_14_16_5/in1
Capture Clock    : spi0.t_FSM_i14_LC_14_16_5/clk
Setup Constraint : 1000000p
Path slack       : 998520p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995105  RISE      31
I__1768/I                           LocalMux                       0              1831  998520  RISE       1
I__1768/O                           LocalMux                     330              2160  998520  RISE       1
I__1788/I                           InMux                          0              2160  998520  RISE       1
I__1788/O                           InMux                        259              2420  998520  RISE       1
spi0.t_FSM_i14_LC_14_16_5/in1       LogicCell40_SEQ_MODE_1010      0              2420  998520  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i14_LC_14_16_5/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i11_LC_14_16_0/in1
Capture Clock    : spi0.t_FSM_i11_LC_14_16_0/clk
Setup Constraint : 1000000p
Path slack       : 998520p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995105  RISE      31
I__1769/I                           LocalMux                       0              1831  998520  RISE       1
I__1769/O                           LocalMux                     330              2160  998520  RISE       1
I__1790/I                           InMux                          0              2160  998520  RISE       1
I__1790/O                           InMux                        259              2420  998520  RISE       1
spi0.t_FSM_i11_LC_14_16_0/in1       LogicCell40_SEQ_MODE_1010      0              2420  998520  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i11_LC_14_16_0/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i15_LC_14_16_4/in1
Capture Clock    : spi0.t_FSM_i15_LC_14_16_4/clk
Setup Constraint : 1000000p
Path slack       : 998520p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995105  RISE      31
I__1769/I                           LocalMux                       0              1831  998520  RISE       1
I__1769/O                           LocalMux                     330              2160  998520  RISE       1
I__1791/I                           InMux                          0              2160  998520  RISE       1
I__1791/O                           InMux                        259              2420  998520  RISE       1
spi0.t_FSM_i15_LC_14_16_4/in1       LogicCell40_SEQ_MODE_1010      0              2420  998520  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i15_LC_14_16_4/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i9_LC_14_16_2/in1
Capture Clock    : spi0.t_FSM_i9_LC_14_16_2/clk
Setup Constraint : 1000000p
Path slack       : 998520p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995105  RISE      31
I__1769/I                           LocalMux                       0              1831  998520  RISE       1
I__1769/O                           LocalMux                     330              2160  998520  RISE       1
I__1792/I                           InMux                          0              2160  998520  RISE       1
I__1792/O                           InMux                        259              2420  998520  RISE       1
spi0.t_FSM_i9_LC_14_16_2/in1        LogicCell40_SEQ_MODE_1010      0              2420  998520  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i9_LC_14_16_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i5_LC_17_16_2/lcout
Path End         : spi0.tx_shift_reg_i6_LC_17_16_4/in3
Capture Clock    : spi0.tx_shift_reg_i6_LC_17_16_4/clk
Setup Constraint : 1000000p
Path slack       : 998597p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1915
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001641

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1915
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3044
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2591/I                            Odrv4                          0                 0  FALL       1
I__2591/O                            Odrv4                        372               372  FALL       1
I__2600/I                            Span4Mux_h                     0               372  FALL       1
I__2600/O                            Span4Mux_h                   316               687  FALL       1
I__2614/I                            Span4Mux_h                     0               687  FALL       1
I__2614/O                            Span4Mux_h                   316              1003  FALL       1
I__2627/I                            Span4Mux_v                     0              1003  FALL       1
I__2627/O                            Span4Mux_v                   372              1375  FALL       1
I__2636/I                            LocalMux                       0              1375  FALL       1
I__2636/O                            LocalMux                     309              1683  FALL       1
I__2641/I                            ClkMux                         0              1683  FALL       1
I__2641/O                            ClkMux                       231              1915  FALL       1
INVspi0.tx_shift_reg_i4C/I           INV                            0              1915  FALL       1
INVspi0.tx_shift_reg_i4C/O           INV                            0              1915  RISE       3
spi0.tx_shift_reg_i5_LC_17_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i5_LC_17_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2455  998597  RISE       1
I__2057/I                              LocalMux                       0              2455  998597  RISE       1
I__2057/O                              LocalMux                     330              2784  998597  RISE       1
I__2058/I                              InMux                          0              2784  998597  RISE       1
I__2058/O                              InMux                        259              3044  998597  RISE       1
spi0.tx_shift_reg_i6_LC_17_16_4/in3    LogicCell40_SEQ_MODE_1000      0              3044  998597  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2591/I                            Odrv4                          0                 0  FALL       1
I__2591/O                            Odrv4                        372               372  FALL       1
I__2600/I                            Span4Mux_h                     0               372  FALL       1
I__2600/O                            Span4Mux_h                   316               687  FALL       1
I__2614/I                            Span4Mux_h                     0               687  FALL       1
I__2614/O                            Span4Mux_h                   316              1003  FALL       1
I__2627/I                            Span4Mux_v                     0              1003  FALL       1
I__2627/O                            Span4Mux_v                   372              1375  FALL       1
I__2636/I                            LocalMux                       0              1375  FALL       1
I__2636/O                            LocalMux                     309              1683  FALL       1
I__2641/I                            ClkMux                         0              1683  FALL       1
I__2641/O                            ClkMux                       231              1915  FALL       1
INVspi0.tx_shift_reg_i4C/I           INV                            0              1915  FALL       1
INVspi0.tx_shift_reg_i4C/O           INV                            0              1915  RISE       3
spi0.tx_shift_reg_i6_LC_17_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1915  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i4_LC_17_16_1/lcout
Path End         : spi0.tx_shift_reg_i5_LC_17_16_2/in3
Capture Clock    : spi0.tx_shift_reg_i5_LC_17_16_2/clk
Setup Constraint : 1000000p
Path slack       : 998597p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1915
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001641

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1915
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3044
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2591/I                            Odrv4                          0                 0  FALL       1
I__2591/O                            Odrv4                        372               372  FALL       1
I__2600/I                            Span4Mux_h                     0               372  FALL       1
I__2600/O                            Span4Mux_h                   316               687  FALL       1
I__2614/I                            Span4Mux_h                     0               687  FALL       1
I__2614/O                            Span4Mux_h                   316              1003  FALL       1
I__2627/I                            Span4Mux_v                     0              1003  FALL       1
I__2627/O                            Span4Mux_v                   372              1375  FALL       1
I__2636/I                            LocalMux                       0              1375  FALL       1
I__2636/O                            LocalMux                     309              1683  FALL       1
I__2641/I                            ClkMux                         0              1683  FALL       1
I__2641/O                            ClkMux                       231              1915  FALL       1
INVspi0.tx_shift_reg_i4C/I           INV                            0              1915  FALL       1
INVspi0.tx_shift_reg_i4C/O           INV                            0              1915  RISE       3
spi0.tx_shift_reg_i4_LC_17_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i4_LC_17_16_1/lcout  LogicCell40_SEQ_MODE_1000    540              2455  998597  RISE       1
I__2067/I                              LocalMux                       0              2455  998597  RISE       1
I__2067/O                              LocalMux                     330              2784  998597  RISE       1
I__2068/I                              InMux                          0              2784  998597  RISE       1
I__2068/O                              InMux                        259              3044  998597  RISE       1
spi0.tx_shift_reg_i5_LC_17_16_2/in3    LogicCell40_SEQ_MODE_1000      0              3044  998597  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2591/I                            Odrv4                          0                 0  FALL       1
I__2591/O                            Odrv4                        372               372  FALL       1
I__2600/I                            Span4Mux_h                     0               372  FALL       1
I__2600/O                            Span4Mux_h                   316               687  FALL       1
I__2614/I                            Span4Mux_h                     0               687  FALL       1
I__2614/O                            Span4Mux_h                   316              1003  FALL       1
I__2627/I                            Span4Mux_v                     0              1003  FALL       1
I__2627/O                            Span4Mux_v                   372              1375  FALL       1
I__2636/I                            LocalMux                       0              1375  FALL       1
I__2636/O                            LocalMux                     309              1683  FALL       1
I__2641/I                            ClkMux                         0              1683  FALL       1
I__2641/O                            ClkMux                       231              1915  FALL       1
INVspi0.tx_shift_reg_i4C/I           INV                            0              1915  FALL       1
INVspi0.tx_shift_reg_i4C/O           INV                            0              1915  RISE       3
spi0.tx_shift_reg_i5_LC_17_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1915  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i7_LC_15_18_0/lcout
Path End         : spi0.Rx_Lower_Byte_i7_LC_15_18_0/in3
Capture Clock    : spi0.Rx_Lower_Byte_i7_LC_15_18_0/clk
Setup Constraint : 1000000p
Path slack       : 998597p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001634

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                             Odrv12                         0                 0  RISE       1
I__2593/O                             Odrv12                       491               491  RISE       1
I__2605/I                             Sp12to4                        0               491  RISE       1
I__2605/O                             Sp12to4                      428               919  RISE       1
I__2620/I                             Span4Mux_v                     0               919  RISE       1
I__2620/O                             Span4Mux_v                   351              1269  RISE       1
I__2633/I                             LocalMux                       0              1269  RISE       1
I__2633/O                             LocalMux                     330              1599  RISE       1
I__2640/I                             ClkMux                         0              1599  RISE       1
I__2640/O                             ClkMux                       309              1908  RISE       1
spi0.Rx_Lower_Byte_i7_LC_15_18_0/clk  LogicCell40_SEQ_MODE_1000      0              1908  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i7_LC_15_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              2448  998597  RISE       5
I__1102/I                               LocalMux                       0              2448  998597  RISE       1
I__1102/O                               LocalMux                     330              2777  998597  RISE       1
I__1104/I                               InMux                          0              2777  998597  RISE       1
I__1104/O                               InMux                        259              3037  998597  RISE       1
spi0.Rx_Lower_Byte_i7_LC_15_18_0/in3    LogicCell40_SEQ_MODE_1000      0              3037  998597  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                             Odrv12                         0                 0  RISE       1
I__2593/O                             Odrv12                       491               491  RISE       1
I__2605/I                             Sp12to4                        0               491  RISE       1
I__2605/O                             Sp12to4                      428               919  RISE       1
I__2620/I                             Span4Mux_v                     0               919  RISE       1
I__2620/O                             Span4Mux_v                   351              1269  RISE       1
I__2633/I                             LocalMux                       0              1269  RISE       1
I__2633/O                             LocalMux                     330              1599  RISE       1
I__2640/I                             ClkMux                         0              1599  RISE       1
I__2640/O                             ClkMux                       309              1908  RISE       1
spi0.Rx_Lower_Byte_i7_LC_15_18_0/clk  LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.CS_w_79_LC_14_15_6/lcout
Path End         : spi0.CS_81_LC_13_15_0/in3
Capture Clock    : spi0.CS_81_LC_13_15_0/clk
Setup Constraint : 1000000p
Path slack       : 998597p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000715

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2118
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2597/I                         LocalMux                       0               351  RISE       1
I__2597/O                         LocalMux                     330               680  RISE       1
I__2609/I                         ClkMux                         0               680  RISE       1
I__2609/O                         ClkMux                       309               989  RISE       1
spi0.CS_w_79_LC_14_15_6/clk       LogicCell40_SEQ_MODE_1001      0               989  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.CS_w_79_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_1001    540              1529  998597  RISE       1
I__923/I                       LocalMux                       0              1529  998597  RISE       1
I__923/O                       LocalMux                     330              1859  998597  RISE       1
I__924/I                       InMux                          0              1859  998597  RISE       1
I__924/O                       InMux                        259              2118  998597  RISE       1
spi0.CS_81_LC_13_15_0/in3      LogicCell40_SEQ_MODE_1011      0              2118  998597  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2589/I                         Odrv4                          0                 0  RISE       1
I__2589/O                         Odrv4                        351               351  RISE       1
I__2595/I                         LocalMux                       0               351  RISE       1
I__2595/O                         LocalMux                     330               680  RISE       1
I__2607/I                         ClkMux                         0               680  RISE       1
I__2607/O                         ClkMux                       309               989  RISE       1
spi0.CS_81_LC_13_15_0/clk         LogicCell40_SEQ_MODE_1011      0               989  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i6_LC_16_16_4/lcout
Path End         : spi0.rx__5_i7_LC_16_16_3/in3
Capture Clock    : spi0.rx__5_i7_LC_16_16_3/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2623/I                         LocalMux                       0              1003  RISE       1
I__2623/O                         LocalMux                     330              1333  RISE       1
I__2634/I                         ClkMux                         0              1333  RISE       1
I__2634/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i6_LC_16_16_4/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i6_LC_16_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2181  998471  RISE       2
I__1567/I                       LocalMux                       0              2181  998471  RISE       1
I__1567/O                       LocalMux                     330              2511  998471  RISE       1
I__1568/I                       InMux                          0              2511  998597  RISE       1
I__1568/O                       InMux                        259              2770  998597  RISE       1
spi0.rx__5_i7_LC_16_16_3/in3    LogicCell40_SEQ_MODE_1000      0              2770  998597  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2623/I                         LocalMux                       0              1003  RISE       1
I__2623/O                         LocalMux                     330              1333  RISE       1
I__2634/I                         ClkMux                         0              1333  RISE       1
I__2634/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i7_LC_16_16_3/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i10_LC_16_17_2/lcout
Path End         : spi0.tx_shift_reg_i11_LC_16_17_7/in3
Capture Clock    : spi0.tx_shift_reg_i11_LC_16_17_7/clk
Setup Constraint : 1000000p
Path slack       : 998597p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001010

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    590
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2413
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                             Odrv4                          0                 0  FALL       1
I__2590/O                             Odrv4                        372               372  FALL       1
I__2599/I                             Span4Mux_v                     0               372  FALL       1
I__2599/O                             Span4Mux_v                   372               743  FALL       1
I__2612/I                             LocalMux                       0               743  FALL       1
I__2612/O                             LocalMux                     309              1052  FALL       1
I__2625/I                             ClkMux                         0              1052  FALL       1
I__2625/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I            INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O            INV                            0              1283  RISE       5
spi0.tx_shift_reg_i10_LC_16_17_2/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i10_LC_16_17_2/lcout  LogicCell40_SEQ_MODE_1000    540              1823  998597  RISE       1
I__1706/I                               LocalMux                       0              1823  998597  RISE       1
I__1706/O                               LocalMux                     330              2153  998597  RISE       1
I__1707/I                               InMux                          0              2153  998597  RISE       1
I__1707/O                               InMux                        259              2413  998597  RISE       1
spi0.tx_shift_reg_i11_LC_16_17_7/in3    LogicCell40_SEQ_MODE_1000      0              2413  998597  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                             Odrv4                          0                 0  FALL       1
I__2590/O                             Odrv4                        372               372  FALL       1
I__2599/I                             Span4Mux_v                     0               372  FALL       1
I__2599/O                             Span4Mux_v                   372               743  FALL       1
I__2612/I                             LocalMux                       0               743  FALL       1
I__2612/O                             LocalMux                     309              1052  FALL       1
I__2625/I                             ClkMux                         0              1052  FALL       1
I__2625/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I            INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O            INV                            0              1283  RISE       5
spi0.tx_shift_reg_i11_LC_16_17_7/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i2_LC_15_18_2/lcout
Path End         : spi0.rx__5_i3_LC_15_18_4/in3
Capture Clock    : spi0.rx__5_i3_LC_15_18_4/clk
Setup Constraint : 1000000p
Path slack       : 998597p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001634

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2633/I                         LocalMux                       0              1269  RISE       1
I__2633/O                         LocalMux                     330              1599  RISE       1
I__2640/I                         ClkMux                         0              1599  RISE       1
I__2640/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i2_LC_15_18_2/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i2_LC_15_18_2/lcout  LogicCell40_SEQ_MODE_1000    540              2448  998401  RISE       2
I__1149/I                       LocalMux                       0              2448  998401  RISE       1
I__1149/O                       LocalMux                     330              2777  998401  RISE       1
I__1150/I                       InMux                          0              2777  998597  RISE       1
I__1150/O                       InMux                        259              3037  998597  RISE       1
spi0.rx__5_i3_LC_15_18_4/in3    LogicCell40_SEQ_MODE_1000      0              3037  998597  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2633/I                         LocalMux                       0              1269  RISE       1
I__2633/O                         LocalMux                     330              1599  RISE       1
I__2640/I                         ClkMux                         0              1599  RISE       1
I__2640/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i3_LC_15_18_4/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i3_LC_17_17_7/lcout
Path End         : spi0.tx_shift_reg_i4_LC_17_16_1/in0
Capture Clock    : spi0.tx_shift_reg_i4_LC_17_16_1/clk
Setup Constraint : 1000000p
Path slack       : 998717p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1915
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001445

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2603/I                            Span4Mux_h                     0               372  FALL       1
I__2603/O                            Span4Mux_h                   316               687  FALL       1
I__2618/I                            Span4Mux_v                     0               687  FALL       1
I__2618/O                            Span4Mux_v                   372              1059  FALL       1
I__2631/I                            LocalMux                       0              1059  FALL       1
I__2631/O                            LocalMux                     309              1368  FALL       1
I__2638/I                            ClkMux                         0              1368  FALL       1
I__2638/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1599  RISE       7
spi0.tx_shift_reg_i3_LC_17_17_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i3_LC_17_17_7/lcout  LogicCell40_SEQ_MODE_1000    540              2139  998717  RISE       1
I__2159/I                              LocalMux                       0              2139  998717  RISE       1
I__2159/O                              LocalMux                     330              2469  998717  RISE       1
I__2160/I                              InMux                          0              2469  998717  RISE       1
I__2160/O                              InMux                        259              2728  998717  RISE       1
spi0.tx_shift_reg_i4_LC_17_16_1/in0    LogicCell40_SEQ_MODE_1000      0              2728  998717  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2591/I                            Odrv4                          0                 0  FALL       1
I__2591/O                            Odrv4                        372               372  FALL       1
I__2600/I                            Span4Mux_h                     0               372  FALL       1
I__2600/O                            Span4Mux_h                   316               687  FALL       1
I__2614/I                            Span4Mux_h                     0               687  FALL       1
I__2614/O                            Span4Mux_h                   316              1003  FALL       1
I__2627/I                            Span4Mux_v                     0              1003  FALL       1
I__2627/O                            Span4Mux_v                   372              1375  FALL       1
I__2636/I                            LocalMux                       0              1375  FALL       1
I__2636/O                            LocalMux                     309              1683  FALL       1
I__2641/I                            ClkMux                         0              1683  FALL       1
I__2641/O                            ClkMux                       231              1915  FALL       1
INVspi0.tx_shift_reg_i4C/I           INV                            0              1915  FALL       1
INVspi0.tx_shift_reg_i4C/O           INV                            0              1915  RISE       3
spi0.tx_shift_reg_i4_LC_17_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1915  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i11_LC_16_17_7/lcout
Path End         : spi0.tx_shift_reg_i12_LC_17_17_0/in0
Capture Clock    : spi0.tx_shift_reg_i12_LC_17_17_0/clk
Setup Constraint : 1000000p
Path slack       : 998716p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001129

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    590
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2413
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                             Odrv4                          0                 0  FALL       1
I__2590/O                             Odrv4                        372               372  FALL       1
I__2599/I                             Span4Mux_v                     0               372  FALL       1
I__2599/O                             Span4Mux_v                   372               743  FALL       1
I__2612/I                             LocalMux                       0               743  FALL       1
I__2612/O                             LocalMux                     309              1052  FALL       1
I__2625/I                             ClkMux                         0              1052  FALL       1
I__2625/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I            INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O            INV                            0              1283  RISE       5
spi0.tx_shift_reg_i11_LC_16_17_7/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i11_LC_16_17_7/lcout  LogicCell40_SEQ_MODE_1000    540              1823  998717  RISE       1
I__1986/I                               LocalMux                       0              1823  998717  RISE       1
I__1986/O                               LocalMux                     330              2153  998717  RISE       1
I__1987/I                               InMux                          0              2153  998717  RISE       1
I__1987/O                               InMux                        259              2413  998717  RISE       1
spi0.tx_shift_reg_i12_LC_17_17_0/in0    LogicCell40_SEQ_MODE_1000      0              2413  998717  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i12_LC_17_17_0/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i9_LC_16_18_5/lcout
Path End         : spi0.Rx_Lower_Byte_i7_LC_15_18_0/in2
Capture Clock    : spi0.Rx_Lower_Byte_i7_LC_15_18_0/clk
Setup Constraint : 1000000p
Path slack       : 998766p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001536

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2624/I                         LocalMux                       0              1003  RISE       1
I__2624/O                         LocalMux                     330              1333  RISE       1
I__2635/I                         ClkMux                         0              1333  RISE       1
I__2635/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i9_LC_16_18_5/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i9_LC_16_18_5/lcout        LogicCell40_SEQ_MODE_1000    540              2181  998766  RISE       1
I__1866/I                             LocalMux                       0              2181  998766  RISE       1
I__1866/O                             LocalMux                     330              2511  998766  RISE       1
I__1867/I                             InMux                          0              2511  998766  RISE       1
I__1867/O                             InMux                        259              2770  998766  RISE       1
I__1868/I                             CascadeMux                     0              2770  998766  RISE       1
I__1868/O                             CascadeMux                     0              2770  998766  RISE       1
spi0.Rx_Lower_Byte_i7_LC_15_18_0/in2  LogicCell40_SEQ_MODE_1000      0              2770  998766  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                             Odrv12                         0                 0  RISE       1
I__2593/O                             Odrv12                       491               491  RISE       1
I__2605/I                             Sp12to4                        0               491  RISE       1
I__2605/O                             Sp12to4                      428               919  RISE       1
I__2620/I                             Span4Mux_v                     0               919  RISE       1
I__2620/O                             Span4Mux_v                   351              1269  RISE       1
I__2633/I                             LocalMux                       0              1269  RISE       1
I__2633/O                             LocalMux                     330              1599  RISE       1
I__2640/I                             ClkMux                         0              1599  RISE       1
I__2640/O                             ClkMux                       309              1908  RISE       1
spi0.Rx_Lower_Byte_i7_LC_15_18_0/clk  LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i8_LC_16_18_0/lcout
Path End         : spi0.Rx_Lower_Byte_i6_LC_17_18_0/in1
Capture Clock    : spi0.Rx_Lower_Byte_i6_LC_17_18_0/clk
Setup Constraint : 1000000p
Path slack       : 998773p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001543

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2624/I                         LocalMux                       0              1003  RISE       1
I__2624/O                         LocalMux                     330              1333  RISE       1
I__2635/I                         ClkMux                         0              1333  RISE       1
I__2635/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i8_LC_16_18_0/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i8_LC_16_18_0/lcout        LogicCell40_SEQ_MODE_1000    540              2181  998471  RISE       2
I__2156/I                             LocalMux                       0              2181  998773  RISE       1
I__2156/O                             LocalMux                     330              2511  998773  RISE       1
I__2158/I                             InMux                          0              2511  998773  RISE       1
I__2158/O                             InMux                        259              2770  998773  RISE       1
spi0.Rx_Lower_Byte_i6_LC_17_18_0/in1  LogicCell40_SEQ_MODE_1000      0              2770  998773  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                             Odrv4                          0                 0  RISE       1
I__2591/O                             Odrv4                        351               351  RISE       1
I__2600/I                             Span4Mux_h                     0               351  RISE       1
I__2600/O                             Span4Mux_h                   302               652  RISE       1
I__2614/I                             Span4Mux_h                     0               652  RISE       1
I__2614/O                             Span4Mux_h                   302               954  RISE       1
I__2627/I                             Span4Mux_v                     0               954  RISE       1
I__2627/O                             Span4Mux_v                   351              1305  RISE       1
I__2637/I                             LocalMux                       0              1305  RISE       1
I__2637/O                             LocalMux                     330              1634  RISE       1
I__2642/I                             ClkMux                         0              1634  RISE       1
I__2642/O                             ClkMux                       309              1943  RISE       1
spi0.Rx_Lower_Byte_i6_LC_17_18_0/clk  LogicCell40_SEQ_MODE_1000      0              1943  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i1_LC_16_18_1/lcout
Path End         : spi0.rx__5_i2_LC_15_18_2/in3
Capture Clock    : spi0.rx__5_i2_LC_15_18_2/clk
Setup Constraint : 1000000p
Path slack       : 998864p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001634

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2624/I                         LocalMux                       0              1003  RISE       1
I__2624/O                         LocalMux                     330              1333  RISE       1
I__2635/I                         ClkMux                         0              1333  RISE       1
I__2635/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i1_LC_16_18_1/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i1_LC_16_18_1/lcout  LogicCell40_SEQ_MODE_1000    540              2181  998864  RISE       1
I__1692/I                       LocalMux                       0              2181  998864  RISE       1
I__1692/O                       LocalMux                     330              2511  998864  RISE       1
I__1693/I                       InMux                          0              2511  998864  RISE       1
I__1693/O                       InMux                        259              2770  998864  RISE       1
spi0.rx__5_i2_LC_15_18_2/in3    LogicCell40_SEQ_MODE_1000      0              2770  998864  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2633/I                         LocalMux                       0              1269  RISE       1
I__2633/O                         LocalMux                     330              1599  RISE       1
I__2640/I                         ClkMux                         0              1599  RISE       1
I__2640/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i2_LC_15_18_2/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.busy_86_LC_16_16_0/in3
Capture Clock    : spi0.busy_86_LC_16_16_0/clk
Setup Constraint : 1000000p
Path slack       : 998948p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995105  RISE      31
I__1762/I                           LocalMux                       0              1831  996907  RISE       1
I__1762/O                           LocalMux                     330              2160  996907  RISE       1
I__1773/I                           InMux                          0              2160  998948  RISE       1
I__1773/O                           InMux                        259              2420  998948  RISE       1
spi0.busy_86_LC_16_16_0/in3         LogicCell40_SEQ_MODE_1000      0              2420  998948  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2623/I                         LocalMux                       0              1003  RISE       1
I__2623/O                         LocalMux                     330              1333  RISE       1
I__2634/I                         ClkMux                         0              1333  RISE       1
I__2634/O                         ClkMux                       309              1641  RISE       1
spi0.busy_86_LC_16_16_0/clk       LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i7_LC_15_16_2/in0
Capture Clock    : spi0.t_FSM_i7_LC_15_16_2/clk
Setup Constraint : 1000000p
Path slack       : 999018p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001438

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995105  RISE      31
I__1765/I                           LocalMux                       0              1831  995441  RISE       1
I__1765/O                           LocalMux                     330              2160  995441  RISE       1
I__1782/I                           InMux                          0              2160  999018  RISE       1
I__1782/O                           InMux                        259              2420  999018  RISE       1
spi0.t_FSM_i7_LC_15_16_2/in0        LogicCell40_SEQ_MODE_1010      0              2420  999018  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i7_LC_15_16_2/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_16_15_2/lcout
Path End         : spi0.t_FSM_i7_LC_15_16_2/in3
Capture Clock    : spi0.t_FSM_i7_LC_15_16_2/clk
Setup Constraint : 1000000p
Path slack       : 999376p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001634

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1129
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2258
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i6_LC_16_15_2/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_16_15_2/lcout  LogicCell40_SEQ_MODE_1010    540              1669  995539  RISE       4
I__1292/I                       LocalMux                       0              1669  995539  RISE       1
I__1292/O                       LocalMux                     330              1999  995539  RISE       1
I__1296/I                       InMux                          0              1999  999376  RISE       1
I__1296/O                       InMux                        259              2258  999376  RISE       1
spi0.t_FSM_i7_LC_15_16_2/in3    LogicCell40_SEQ_MODE_1010      0              2258  999376  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i7_LC_15_16_2/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ICE_SYSCLK
Path End         : SLM_CLK
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         18289
---------------------------------------   ----- 
End-of-path arrival time (ps)             18289
 
Data path
pin name                                            model name                          delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  ----------------------------------  -----  ----------------  -----  ----  ------
ICE_SYSCLK                                          top                                     0                 0   +INF  RISE       1
ICE_SYSCLK_pad_iopad/PACKAGEPIN:in                  IO_PAD                                  0                 0   +INF  RISE       1
ICE_SYSCLK_pad_iopad/DOUT                           IO_PAD                                590               590   +INF  RISE       1
ICE_SYSCLK_pad_preio/PADIN                          PRE_IO_PIN_TYPE_000001                  0               590   +INF  RISE       1
ICE_SYSCLK_pad_preio/DIN0                           PRE_IO_PIN_TYPE_000001                463              1053   +INF  FALL       1
I__444/I                                            Odrv12                                  0              1053   +INF  FALL       1
I__444/O                                            Odrv12                                540              1593   +INF  FALL       1
I__445/I                                            Span12Mux_v                             0              1593   +INF  FALL       1
I__445/O                                            Span12Mux_v                           540              2133   +INF  FALL       1
I__446/I                                            Span12Mux_h                             0              2133   +INF  FALL       1
I__446/O                                            Span12Mux_h                           540              2673   +INF  FALL       1
I__447/I                                            Sp12to4                                 0              2673   +INF  FALL       1
I__447/O                                            Sp12to4                               449              3122   +INF  FALL       1
I__448/I                                            Span4Mux_s3_v                           0              3122   +INF  FALL       1
I__448/O                                            Span4Mux_s3_v                         337              3459   +INF  FALL       1
I__449/I                                            LocalMux                                0              3459   +INF  FALL       1
I__449/O                                            LocalMux                              309              3767   +INF  FALL       1
I__450/I                                            IoInMux                                 0              3767   +INF  FALL       1
I__450/O                                            IoInMux                               217              3985   +INF  FALL       1
clock_inst.pll_config/REFERENCECLK                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3985   +INF  FALL       1
clock_inst.pll_config/PLLOUTGLOBAL                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2847              6832   +INF  FALL       1
I__466/I                                            GlobalMux                               0              6832   +INF  FALL       1
I__466/O                                            GlobalMux                              77              6909   +INF  FALL       1
I__467/I                                            Glb2LocalMux                            0              6909   +INF  FALL       1
I__467/O                                            Glb2LocalMux                          358              7267   +INF  FALL       1
I__468/I                                            LocalMux                                0              7267   +INF  FALL       1
I__468/O                                            LocalMux                              309              7575   +INF  FALL       1
I__469/I                                            InMux                                   0              7575   +INF  FALL       1
I__469/O                                            InMux                                 217              7793   +INF  FALL       1
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_7_1_1/in0    LogicCell40_SEQ_MODE_0000               0              7793   +INF  FALL       1
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_7_1_1/lcout  LogicCell40_SEQ_MODE_0000             386              8179   +INF  FALL       1
I__459/I                                            Odrv12                                  0              8179   +INF  FALL       1
I__459/O                                            Odrv12                                540              8719   +INF  FALL       1
I__460/I                                            Sp12to4                                 0              8719   +INF  FALL       1
I__460/O                                            Sp12to4                               449              9167   +INF  FALL       1
I__461/I                                            Span4Mux_h                              0              9167   +INF  FALL       1
I__461/O                                            Span4Mux_h                            316              9483   +INF  FALL       1
I__462/I                                            Span4Mux_h                              0              9483   +INF  FALL       1
I__462/O                                            Span4Mux_h                            316              9799   +INF  FALL       1
I__463/I                                            Span4Mux_s2_h                           0              9799   +INF  FALL       1
I__463/O                                            Span4Mux_s2_h                         203             10002   +INF  FALL       1
I__464/I                                            LocalMux                                0             10002   +INF  FALL       1
I__464/O                                            LocalMux                              309             10311   +INF  FALL       1
I__465/I                                            IoInMux                                 0             10311   +INF  FALL       1
I__465/O                                            IoInMux                               217             10528   +INF  FALL       1
clk_gb/USERSIGNALTOGLOBALBUFFER                     ICE_GB                                  0             10528   +INF  FALL       1
clk_gb/GLOBALBUFFEROUTPUT                           ICE_GB                                561             11089   +INF  FALL     175
I__2898/I                                           gio2CtrlBuf                             0             11089   +INF  FALL       1
I__2898/O                                           gio2CtrlBuf                             0             11089   +INF  FALL       1
I__2899/I                                           GlobalMux                               0             11089   +INF  FALL       1
I__2899/O                                           GlobalMux                              77             11166   +INF  FALL       1
I__2954/I                                           Glb2LocalMux                            0             11166   +INF  FALL       1
I__2954/O                                           Glb2LocalMux                          358             11524   +INF  FALL       1
I__2960/I                                           LocalMux                                0             11524   +INF  FALL       1
I__2960/O                                           LocalMux                              309             11833   +INF  FALL       1
I__2961/I                                           InMux                                   0             11833   +INF  FALL       1
I__2961/O                                           InMux                                 217             12050   +INF  FALL       1
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_5/in3      LogicCell40_SEQ_MODE_0000               0             12050   +INF  FALL       1
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_5/lcout    LogicCell40_SEQ_MODE_0000             288             12338   +INF  FALL       1
I__2893/I                                           Odrv4                                   0             12338   +INF  FALL       1
I__2893/O                                           Odrv4                                 372             12709   +INF  FALL       1
I__2894/I                                           Span4Mux_s0_h                           0             12709   +INF  FALL       1
I__2894/O                                           Span4Mux_s0_h                         140             12850   +INF  FALL       1
I__2895/I                                           IoSpan4Mux                              0             12850   +INF  FALL       1
I__2895/O                                           IoSpan4Mux                            323             13172   +INF  FALL       1
I__2896/I                                           LocalMux                                0             13172   +INF  FALL       1
I__2896/O                                           LocalMux                              309             13481   +INF  FALL       1
I__2897/I                                           IoInMux                                 0             13481   +INF  FALL       1
I__2897/O                                           IoInMux                               217             13698   +INF  FALL       1
SLM_CLK_pad_preio/DOUT0                             PRE_IO_PIN_TYPE_011001                  0             13698   +INF  FALL       1
SLM_CLK_pad_preio/PADOUT                            PRE_IO_PIN_TYPE_011001               2237             15935   +INF  FALL       1
SLM_CLK_pad_iopad/DIN                               IO_PAD                                  0             15935   +INF  FALL       1
SLM_CLK_pad_iopad/PACKAGEPIN:out                    IO_PAD                               2353             18289   +INF  FALL       1
SLM_CLK                                             top                                     0             18289   +INF  FALL       1


++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SOUT
Path End         : spi0.rx__5_i1_LC_16_18_1/in1
Capture Clock    : spi0.rx__5_i1_LC_16_18_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            1641
- Setup Time                                          -379
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3795
---------------------------------------   ---- 
End-of-path arrival time (ps)             3795
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
SOUT                          top                            0                 0   +INF  RISE       1
SOUT_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
SOUT_pad_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
SOUT_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
SOUT_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__1694/I                     Odrv12                         0              1053   +INF  FALL       1
I__1694/O                     Odrv12                       540              1593   +INF  FALL       1
I__1695/I                     Span12Mux_h                    0              1593   +INF  FALL       1
I__1695/O                     Span12Mux_h                  540              2133   +INF  FALL       1
I__1696/I                     Sp12to4                        0              2133   +INF  FALL       1
I__1696/O                     Sp12to4                      449              2582   +INF  FALL       1
I__1697/I                     Span4Mux_h                     0              2582   +INF  FALL       1
I__1697/O                     Span4Mux_h                   316              2897   +INF  FALL       1
I__1698/I                     Span4Mux_v                     0              2897   +INF  FALL       1
I__1698/O                     Span4Mux_v                   372              3269   +INF  FALL       1
I__1699/I                     LocalMux                       0              3269   +INF  FALL       1
I__1699/O                     LocalMux                     309              3578   +INF  FALL       1
I__1700/I                     InMux                          0              3578   +INF  FALL       1
I__1700/O                     InMux                        217              3795   +INF  FALL       1
spi0.rx__5_i1_LC_16_18_1/in1  LogicCell40_SEQ_MODE_1000      0              3795   +INF  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2624/I                         LocalMux                       0              1003  RISE       1
I__2624/O                         LocalMux                     330              1333  RISE       1
I__2635/I                         ClkMux                         0              1333  RISE       1
I__2635/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i1_LC_16_18_1/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i15_LC_17_17_5/lcout
Path End         : SDAT
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                   7522
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9661
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i15_LC_17_17_5/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i15_LC_17_17_5/lcout  LogicCell40_SEQ_MODE_1000    540              2139   +INF  RISE       2
I__2235/I                               Odrv12                         0              2139   +INF  RISE       1
I__2235/O                               Odrv12                       491              2630   +INF  RISE       1
I__2237/I                               Span12Mux_h                    0              2630   +INF  RISE       1
I__2237/O                               Span12Mux_h                  491              3121   +INF  RISE       1
I__2239/I                               Span12Mux_s9_v                 0              3121   +INF  RISE       1
I__2239/O                               Span12Mux_s9_v               379              3500   +INF  RISE       1
I__2241/I                               Sp12to4                        0              3500   +INF  RISE       1
I__2241/O                               Sp12to4                      428              3928   +INF  RISE       1
I__2243/I                               Span4Mux_h                     0              3928   +INF  RISE       1
I__2243/O                               Span4Mux_h                   302              4229   +INF  RISE       1
I__2245/I                               Span4Mux_s2_v                  0              4229   +INF  RISE       1
I__2245/O                               Span4Mux_s2_v                252              4482   +INF  RISE       1
I__2247/I                               LocalMux                       0              4482   +INF  RISE       1
I__2247/O                               LocalMux                     330              4811   +INF  RISE       1
I__2249/I                               IoInMux                        0              4811   +INF  RISE       1
I__2249/O                               IoInMux                      259              5071   +INF  RISE       1
SDAT_pad_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0              5071   +INF  RISE       1
SDAT_pad_preio/PADOUT                   PRE_IO_PIN_TYPE_011001      2237              7308   +INF  FALL       1
SDAT_pad_iopad/DIN                      IO_PAD                         0              7308   +INF  FALL       1
SDAT_pad_iopad/PACKAGEPIN:out           IO_PAD                      2353              9661   +INF  FALL       1
SDAT                                    top                            0              9661   +INF  FALL       1


++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i15_LC_17_17_5/lcout
Path End         : DEBUG_8
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                   7508
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9647
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i15_LC_17_17_5/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i15_LC_17_17_5/lcout  LogicCell40_SEQ_MODE_1000    540              2139   +INF  FALL       2
I__2236/I                               Odrv12                         0              2139   +INF  FALL       1
I__2236/O                               Odrv12                       540              2679   +INF  FALL       1
I__2238/I                               Span12Mux_v                    0              2679   +INF  FALL       1
I__2238/O                               Span12Mux_v                  540              3219   +INF  FALL       1
I__2240/I                               Span12Mux_s11_h                0              3219   +INF  FALL       1
I__2240/O                               Span12Mux_s11_h              526              3745   +INF  FALL       1
I__2242/I                               Sp12to4                        0              3745   +INF  FALL       1
I__2242/O                               Sp12to4                      449              4194   +INF  FALL       1
I__2244/I                               Span4Mux_s3_v                  0              4194   +INF  FALL       1
I__2244/O                               Span4Mux_s3_v                337              4531   +INF  FALL       1
I__2246/I                               LocalMux                       0              4531   +INF  FALL       1
I__2246/O                               LocalMux                     309              4839   +INF  FALL       1
I__2248/I                               IoInMux                        0              4839   +INF  FALL       1
I__2248/O                               IoInMux                      217              5057   +INF  FALL       1
DEBUG_8_pad_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0              5057   +INF  FALL       1
DEBUG_8_pad_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237              7294   +INF  FALL       1
DEBUG_8_pad_iopad/DIN                   IO_PAD                         0              7294   +INF  FALL       1
DEBUG_8_pad_iopad/PACKAGEPIN:out        IO_PAD                      2353              9647   +INF  FALL       1
DEBUG_8                                 top                            0              9647   +INF  FALL       1


++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : DEBUG_3
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            1908
+ Clock To Q                                          540
+ Data Path Delay                                    8861
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       11309
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout                         LogicCell40_SEQ_MODE_1010    540              2448   +INF  RISE      16
I__1816/I                                                  LocalMux                       0              2448   +INF  RISE       1
I__1816/O                                                  LocalMux                     330              2777   +INF  RISE       1
I__1832/I                                                  InMux                          0              2777   +INF  RISE       1
I__1832/O                                                  InMux                        259              3037   +INF  RISE       1
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_LC_16_15_6/in0    LogicCell40_SEQ_MODE_0000      0              3037   +INF  RISE       1
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_LC_16_15_6/lcout  LogicCell40_SEQ_MODE_0000    386              3423   +INF  FALL       2
I__2569/I                                                  Odrv4                          0              3423   +INF  FALL       1
I__2569/O                                                  Odrv4                        372              3794   +INF  FALL       1
I__2570/I                                                  LocalMux                       0              3794   +INF  FALL       1
I__2570/O                                                  LocalMux                     309              4103   +INF  FALL       1
I__2572/I                                                  InMux                          0              4103   +INF  FALL       1
I__2572/O                                                  InMux                        217              4320   +INF  FALL       1
spi0.i2_3_lut_LC_18_15_4/in3                               LogicCell40_SEQ_MODE_0000      0              4320   +INF  FALL       1
spi0.i2_3_lut_LC_18_15_4/lcout                             LogicCell40_SEQ_MODE_0000    288              4608   +INF  FALL       2
I__2554/I                                                  Odrv4                          0              4608   +INF  FALL       1
I__2554/O                                                  Odrv4                        372              4980   +INF  FALL       1
I__2556/I                                                  Span4Mux_h                     0              4980   +INF  FALL       1
I__2556/O                                                  Span4Mux_h                   316              5295   +INF  FALL       1
I__2558/I                                                  Span4Mux_v                     0              5295   +INF  FALL       1
I__2558/O                                                  Span4Mux_v                   372              5667   +INF  FALL       1
I__2560/I                                                  Span4Mux_s2_h                  0              5667   +INF  FALL       1
I__2560/O                                                  Span4Mux_s2_h                203              5870   +INF  FALL       1
I__2562/I                                                  IoSpan4Mux                     0              5870   +INF  FALL       1
I__2562/O                                                  IoSpan4Mux                   323              6193   +INF  FALL       1
I__2564/I                                                  LocalMux                       0              6193   +INF  FALL       1
I__2564/O                                                  LocalMux                     309              6501   +INF  FALL       1
I__2566/I                                                  IoInMux                        0              6501   +INF  FALL       1
I__2566/O                                                  IoInMux                      217              6719   +INF  FALL       1
DEBUG_3_pad_preio/DOUT0                                    PRE_IO_PIN_TYPE_011001         0              6719   +INF  FALL       1
DEBUG_3_pad_preio/PADOUT                                   PRE_IO_PIN_TYPE_011001      2237              8956   +INF  FALL       1
DEBUG_3_pad_iopad/DIN                                      IO_PAD                         0              8956   +INF  FALL       1
DEBUG_3_pad_iopad/PACKAGEPIN:out                           IO_PAD                      2353             11309   +INF  FALL       1
DEBUG_3                                                    top                            0             11309   +INF  FALL       1


++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : SCK
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            1908
+ Clock To Q                                          540
+ Data Path Delay                                    9885
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       12333
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout                         LogicCell40_SEQ_MODE_1010    540              2448   +INF  FALL      16
I__1816/I                                                  LocalMux                       0              2448   +INF  FALL       1
I__1816/O                                                  LocalMux                     309              2756   +INF  FALL       1
I__1832/I                                                  InMux                          0              2756   +INF  FALL       1
I__1832/O                                                  InMux                        217              2974   +INF  FALL       1
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_LC_16_15_6/in0    LogicCell40_SEQ_MODE_0000      0              2974   +INF  FALL       1
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_LC_16_15_6/lcout  LogicCell40_SEQ_MODE_0000    386              3359   +INF  FALL       2
I__2569/I                                                  Odrv4                          0              3359   +INF  FALL       1
I__2569/O                                                  Odrv4                        372              3731   +INF  FALL       1
I__2570/I                                                  LocalMux                       0              3731   +INF  FALL       1
I__2570/O                                                  LocalMux                     309              4040   +INF  FALL       1
I__2572/I                                                  InMux                          0              4040   +INF  FALL       1
I__2572/O                                                  InMux                        217              4257   +INF  FALL       1
spi0.i2_3_lut_LC_18_15_4/in3                               LogicCell40_SEQ_MODE_0000      0              4257   +INF  FALL       1
spi0.i2_3_lut_LC_18_15_4/lcout                             LogicCell40_SEQ_MODE_0000    288              4545   +INF  FALL       2
I__2555/I                                                  Odrv12                         0              4545   +INF  FALL       1
I__2555/O                                                  Odrv12                       540              5085   +INF  FALL       1
I__2557/I                                                  Span12Mux_h                    0              5085   +INF  FALL       1
I__2557/O                                                  Span12Mux_h                  540              5625   +INF  FALL       1
I__2559/I                                                  Span12Mux_s9_h                 0              5625   +INF  FALL       1
I__2559/O                                                  Span12Mux_s9_h               435              6060   +INF  FALL       1
I__2561/I                                                  Sp12to4                        0              6060   +INF  FALL       1
I__2561/O                                                  Sp12to4                      449              6508   +INF  FALL       1
I__2563/I                                                  Span4Mux_v                     0              6508   +INF  FALL       1
I__2563/O                                                  Span4Mux_v                   372              6880   +INF  FALL       1
I__2565/I                                                  Span4Mux_s3_v                  0              6880   +INF  FALL       1
I__2565/O                                                  Span4Mux_s3_v                337              7217   +INF  FALL       1
I__2567/I                                                  LocalMux                       0              7217   +INF  FALL       1
I__2567/O                                                  LocalMux                     309              7525   +INF  FALL       1
I__2568/I                                                  IoInMux                        0              7525   +INF  FALL       1
I__2568/O                                                  IoInMux                      217              7743   +INF  FALL       1
SCK_pad_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0              7743   +INF  FALL       1
SCK_pad_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237              9980   +INF  FALL       1
SCK_pad_iopad/DIN                                          IO_PAD                         0              9980   +INF  FALL       1
SCK_pad_iopad/PACKAGEPIN:out                               IO_PAD                      2353             12333   +INF  FALL       1
SCK                                                        top                            0             12333   +INF  FALL       1


++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.CS_81_LC_13_15_0/lcout
Path End         : SEN
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   6309
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7838
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2589/I                         Odrv4                          0                 0  RISE       1
I__2589/O                         Odrv4                        351               351  RISE       1
I__2595/I                         LocalMux                       0               351  RISE       1
I__2595/O                         LocalMux                     330               680  RISE       1
I__2607/I                         ClkMux                         0               680  RISE       1
I__2607/O                         ClkMux                       309               989  RISE       1
spi0.CS_81_LC_13_15_0/clk         LogicCell40_SEQ_MODE_1011      0               989  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.CS_81_LC_13_15_0/lcout   LogicCell40_SEQ_MODE_1011    540              1529   +INF  RISE       3
I__2576/I                     Odrv12                         0              1529   +INF  RISE       1
I__2576/O                     Odrv12                       491              2020   +INF  RISE       1
I__2579/I                     Span12Mux_h                    0              2020   +INF  RISE       1
I__2579/O                     Span12Mux_h                  491              2511   +INF  RISE       1
I__2582/I                     Span12Mux_s3_v                 0              2511   +INF  RISE       1
I__2582/O                     Span12Mux_s3_v               147              2658   +INF  RISE       1
I__2584/I                     LocalMux                       0              2658   +INF  RISE       1
I__2584/O                     LocalMux                     330              2988   +INF  RISE       1
I__2586/I                     IoInMux                        0              2988   +INF  RISE       1
I__2586/O                     IoInMux                      259              3247   +INF  RISE       1
SEN_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3247   +INF  RISE       1
SEN_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5485   +INF  FALL       1
SEN_pad_iopad/DIN             IO_PAD                         0              5485   +INF  FALL       1
SEN_pad_iopad/PACKAGEPIN:out  IO_PAD                      2353              7838   +INF  FALL       1
SEN                           top                            0              7838   +INF  FALL       1


++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.CS_81_LC_13_15_0/lcout
Path End         : DEBUG_9
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   6589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8118
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2589/I                         Odrv4                          0                 0  RISE       1
I__2589/O                         Odrv4                        351               351  RISE       1
I__2595/I                         LocalMux                       0               351  RISE       1
I__2595/O                         LocalMux                     330               680  RISE       1
I__2607/I                         ClkMux                         0               680  RISE       1
I__2607/O                         ClkMux                       309               989  RISE       1
spi0.CS_81_LC_13_15_0/clk         LogicCell40_SEQ_MODE_1011      0               989  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.CS_81_LC_13_15_0/lcout       LogicCell40_SEQ_MODE_1011    540              1529   +INF  FALL       3
I__2577/I                         Odrv12                         0              1529   +INF  FALL       1
I__2577/O                         Odrv12                       540              2069   +INF  FALL       1
I__2580/I                         Span12Mux_h                    0              2069   +INF  FALL       1
I__2580/O                         Span12Mux_h                  540              2609   +INF  FALL       1
I__2583/I                         Span12Mux_s8_v                 0              2609   +INF  FALL       1
I__2583/O                         Span12Mux_s8_v               393              3002   +INF  FALL       1
I__2585/I                         LocalMux                       0              3002   +INF  FALL       1
I__2585/O                         LocalMux                     309              3310   +INF  FALL       1
I__2587/I                         IoInMux                        0              3310   +INF  FALL       1
I__2587/O                         IoInMux                      217              3528   +INF  FALL       1
DEBUG_9_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3528   +INF  FALL       1
DEBUG_9_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5765   +INF  FALL       1
DEBUG_9_pad_iopad/DIN             IO_PAD                         0              5765   +INF  FALL       1
DEBUG_9_pad_iopad/PACKAGEPIN:out  IO_PAD                      2353              8118   +INF  FALL       1
DEBUG_9                           top                            0              8118   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_16_15_2/lcout
Path End         : spi0.t_FSM_i7_LC_15_16_2/in3
Capture Clock    : spi0.t_FSM_i7_LC_15_16_2/clk
Hold Constraint  : 0p
Path slack       : 287p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1129
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2195
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i6_LC_16_15_2/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_16_15_2/lcout  LogicCell40_SEQ_MODE_1010    540              1669    288  FALL       4
I__1292/I                       LocalMux                       0              1669    288  FALL       1
I__1292/O                       LocalMux                     309              1978    288  FALL       1
I__1296/I                       InMux                          0              1978    288  FALL       1
I__1296/O                       InMux                        217              2195    288  FALL       1
spi0.t_FSM_i7_LC_15_16_2/in3    LogicCell40_SEQ_MODE_1010      0              2195    288  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i7_LC_15_16_2/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i7_LC_15_16_2/in0
Capture Clock    : spi0.t_FSM_i7_LC_15_16_2/clk
Hold Constraint  : 0p
Path slack       : 449p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1765/I                           LocalMux                       0              1831    449  FALL       1
I__1765/O                           LocalMux                     309              2139    449  FALL       1
I__1782/I                           InMux                          0              2139    449  FALL       1
I__1782/O                           InMux                        217              2357    449  FALL       1
spi0.t_FSM_i7_LC_15_16_2/in0        LogicCell40_SEQ_MODE_1010      0              2357    449  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i7_LC_15_16_2/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_16_15_2/lcout
Path End         : spi0.state_reg_i0_LC_15_16_4/in2
Capture Clock    : spi0.state_reg_i0_LC_15_16_4/clk
Hold Constraint  : 0p
Path slack       : 596p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1129
+ Clock To Q                                         540
+ Data Path Delay                                    835
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2504
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i6_LC_16_15_2/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_16_15_2/lcout           LogicCell40_SEQ_MODE_1010    540              1669    288  FALL       4
I__1292/I                                LocalMux                       0              1669    288  FALL       1
I__1292/O                                LocalMux                     309              1978    288  FALL       1
I__1295/I                                InMux                          0              1978    596  FALL       1
I__1295/O                                InMux                        217              2195    596  FALL       1
I__1299/I                                CascadeMux                     0              2195    596  FALL       1
I__1299/O                                CascadeMux                     0              2195    596  FALL       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/in2    LogicCell40_SEQ_MODE_0000      0              2195    596  FALL       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/ltout  LogicCell40_SEQ_MODE_0000    309              2504    596  RISE       1
I__1085/I                                CascadeMux                     0              2504    596  RISE       1
I__1085/O                                CascadeMux                     0              2504    596  RISE       1
spi0.state_reg_i0_LC_15_16_4/in2         LogicCell40_SEQ_MODE_1010      0              2504    596  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_15_15_4/lcout
Path End         : spi0.state_reg_i2_LC_15_16_6/in2
Capture Clock    : spi0.state_reg_i2_LC_15_16_6/clk
Hold Constraint  : 0p
Path slack       : 715p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    792
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2623
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i2_LC_15_15_4/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_15_15_4/lcout           LogicCell40_SEQ_MODE_1010    540              1831    715  FALL       3
I__1685/I                                LocalMux                       0              1831    715  FALL       1
I__1685/O                                LocalMux                     309              2139    715  FALL       1
I__1688/I                                InMux                          0              2139    715  FALL       1
I__1688/O                                InMux                        217              2357    715  FALL       1
spi0.i3099_2_lut_3_lut_LC_15_16_5/in3    LogicCell40_SEQ_MODE_0000      0              2357    715  FALL       1
spi0.i3099_2_lut_3_lut_LC_15_16_5/ltout  LogicCell40_SEQ_MODE_0000    267              2623    715  RISE       1
I__1119/I                                CascadeMux                     0              2623    715  RISE       1
I__1119/O                                CascadeMux                     0              2623    715  RISE       1
spi0.state_reg_i2_LC_15_16_6/in2         LogicCell40_SEQ_MODE_1010      0              2623    715  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.busy_86_LC_16_16_0/in3
Capture Clock    : spi0.busy_86_LC_16_16_0/clk
Hold Constraint  : 0p
Path slack       : 716p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1762/I                           LocalMux                       0              1831    715  FALL       1
I__1762/O                           LocalMux                     309              2139    715  FALL       1
I__1773/I                           InMux                          0              2139    715  FALL       1
I__1773/O                           InMux                        217              2357    715  FALL       1
spi0.busy_86_LC_16_16_0/in3         LogicCell40_SEQ_MODE_1000      0              2357    715  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2623/I                         LocalMux                       0              1003  RISE       1
I__2623/O                         LocalMux                     330              1333  RISE       1
I__2634/I                         ClkMux                         0              1333  RISE       1
I__2634/O                         ClkMux                       309              1641  RISE       1
spi0.busy_86_LC_16_16_0/clk       LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i11_LC_16_17_7/lcout
Path End         : spi0.tx_shift_reg_i12_LC_17_17_0/in0
Capture Clock    : spi0.tx_shift_reg_i12_LC_17_17_0/clk
Hold Constraint  : 0p
Path slack       : 751p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1599
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1599

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    527
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2350
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                             Odrv4                          0                 0  FALL       1
I__2590/O                             Odrv4                        372               372  FALL       1
I__2599/I                             Span4Mux_v                     0               372  FALL       1
I__2599/O                             Span4Mux_v                   372               743  FALL       1
I__2612/I                             LocalMux                       0               743  FALL       1
I__2612/O                             LocalMux                     309              1052  FALL       1
I__2625/I                             ClkMux                         0              1052  FALL       1
I__2625/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I            INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O            INV                            0              1283  RISE       5
spi0.tx_shift_reg_i11_LC_16_17_7/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i11_LC_16_17_7/lcout  LogicCell40_SEQ_MODE_1000    540              1823    750  FALL       1
I__1986/I                               LocalMux                       0              1823    750  FALL       1
I__1986/O                               LocalMux                     309              2132    750  FALL       1
I__1987/I                               InMux                          0              2132    750  FALL       1
I__1987/O                               InMux                        217              2350    750  FALL       1
spi0.tx_shift_reg_i12_LC_17_17_0/in0    LogicCell40_SEQ_MODE_1000      0              2350    750  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i12_LC_17_17_0/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i3_LC_17_17_7/lcout
Path End         : spi0.tx_shift_reg_i4_LC_17_16_1/in0
Capture Clock    : spi0.tx_shift_reg_i4_LC_17_16_1/clk
Hold Constraint  : 0p
Path slack       : 750p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1915
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1915

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2665
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2603/I                            Span4Mux_h                     0               372  FALL       1
I__2603/O                            Span4Mux_h                   316               687  FALL       1
I__2618/I                            Span4Mux_v                     0               687  FALL       1
I__2618/O                            Span4Mux_v                   372              1059  FALL       1
I__2631/I                            LocalMux                       0              1059  FALL       1
I__2631/O                            LocalMux                     309              1368  FALL       1
I__2638/I                            ClkMux                         0              1368  FALL       1
I__2638/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1599  RISE       7
spi0.tx_shift_reg_i3_LC_17_17_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i3_LC_17_17_7/lcout  LogicCell40_SEQ_MODE_1000    540              2139    750  FALL       1
I__2159/I                              LocalMux                       0              2139    750  FALL       1
I__2159/O                              LocalMux                     309              2448    750  FALL       1
I__2160/I                              InMux                          0              2448    750  FALL       1
I__2160/O                              InMux                        217              2665    750  FALL       1
spi0.tx_shift_reg_i4_LC_17_16_1/in0    LogicCell40_SEQ_MODE_1000      0              2665    750  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2591/I                            Odrv4                          0                 0  FALL       1
I__2591/O                            Odrv4                        372               372  FALL       1
I__2600/I                            Span4Mux_h                     0               372  FALL       1
I__2600/O                            Span4Mux_h                   316               687  FALL       1
I__2614/I                            Span4Mux_h                     0               687  FALL       1
I__2614/O                            Span4Mux_h                   316              1003  FALL       1
I__2627/I                            Span4Mux_v                     0              1003  FALL       1
I__2627/O                            Span4Mux_v                   372              1375  FALL       1
I__2636/I                            LocalMux                       0              1375  FALL       1
I__2636/O                            LocalMux                     309              1683  FALL       1
I__2641/I                            ClkMux                         0              1683  FALL       1
I__2641/O                            ClkMux                       231              1915  FALL       1
INVspi0.tx_shift_reg_i4C/I           INV                            0              1915  FALL       1
INVspi0.tx_shift_reg_i4C/O           INV                            0              1915  RISE       3
spi0.tx_shift_reg_i4_LC_17_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i8_LC_16_18_0/lcout
Path End         : spi0.Rx_Lower_Byte_i6_LC_17_18_0/in1
Capture Clock    : spi0.Rx_Lower_Byte_i6_LC_17_18_0/clk
Hold Constraint  : 0p
Path slack       : 764p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2624/I                         LocalMux                       0              1003  RISE       1
I__2624/O                         LocalMux                     330              1333  RISE       1
I__2635/I                         ClkMux                         0              1333  RISE       1
I__2635/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i8_LC_16_18_0/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i8_LC_16_18_0/lcout        LogicCell40_SEQ_MODE_1000    540              2181    764  FALL       2
I__2156/I                             LocalMux                       0              2181    764  FALL       1
I__2156/O                             LocalMux                     309              2490    764  FALL       1
I__2158/I                             InMux                          0              2490    764  FALL       1
I__2158/O                             InMux                        217              2707    764  FALL       1
spi0.Rx_Lower_Byte_i6_LC_17_18_0/in1  LogicCell40_SEQ_MODE_1000      0              2707    764  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                             Odrv4                          0                 0  RISE       1
I__2591/O                             Odrv4                        351               351  RISE       1
I__2600/I                             Span4Mux_h                     0               351  RISE       1
I__2600/O                             Span4Mux_h                   302               652  RISE       1
I__2614/I                             Span4Mux_h                     0               652  RISE       1
I__2614/O                             Span4Mux_h                   302               954  RISE       1
I__2627/I                             Span4Mux_v                     0               954  RISE       1
I__2627/O                             Span4Mux_v                   351              1305  RISE       1
I__2637/I                             LocalMux                       0              1305  RISE       1
I__2637/O                             LocalMux                     330              1634  RISE       1
I__2642/I                             ClkMux                         0              1634  RISE       1
I__2642/O                             ClkMux                       309              1943  RISE       1
spi0.Rx_Lower_Byte_i6_LC_17_18_0/clk  LogicCell40_SEQ_MODE_1000      0              1943  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i9_LC_16_18_5/lcout
Path End         : spi0.Rx_Lower_Byte_i7_LC_15_18_0/in2
Capture Clock    : spi0.Rx_Lower_Byte_i7_LC_15_18_0/clk
Hold Constraint  : 0p
Path slack       : 799p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2624/I                         LocalMux                       0              1003  RISE       1
I__2624/O                         LocalMux                     330              1333  RISE       1
I__2635/I                         ClkMux                         0              1333  RISE       1
I__2635/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i9_LC_16_18_5/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i9_LC_16_18_5/lcout        LogicCell40_SEQ_MODE_1000    540              2181    800  FALL       1
I__1866/I                             LocalMux                       0              2181    800  FALL       1
I__1866/O                             LocalMux                     309              2490    800  FALL       1
I__1867/I                             InMux                          0              2490    800  FALL       1
I__1867/O                             InMux                        217              2707    800  FALL       1
I__1868/I                             CascadeMux                     0              2707    800  FALL       1
I__1868/O                             CascadeMux                     0              2707    800  FALL       1
spi0.Rx_Lower_Byte_i7_LC_15_18_0/in2  LogicCell40_SEQ_MODE_1000      0              2707    800  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                             Odrv12                         0                 0  RISE       1
I__2593/O                             Odrv12                       491               491  RISE       1
I__2605/I                             Sp12to4                        0               491  RISE       1
I__2605/O                             Sp12to4                      428               919  RISE       1
I__2620/I                             Span4Mux_v                     0               919  RISE       1
I__2620/O                             Span4Mux_v                   351              1269  RISE       1
I__2633/I                             LocalMux                       0              1269  RISE       1
I__2633/O                             LocalMux                     330              1599  RISE       1
I__2640/I                             ClkMux                         0              1599  RISE       1
I__2640/O                             ClkMux                       309              1908  RISE       1
spi0.Rx_Lower_Byte_i7_LC_15_18_0/clk  LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i1_LC_16_18_1/lcout
Path End         : spi0.rx__5_i2_LC_15_18_2/in3
Capture Clock    : spi0.rx__5_i2_LC_15_18_2/clk
Hold Constraint  : 0p
Path slack       : 799p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2624/I                         LocalMux                       0              1003  RISE       1
I__2624/O                         LocalMux                     330              1333  RISE       1
I__2635/I                         ClkMux                         0              1333  RISE       1
I__2635/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i1_LC_16_18_1/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i1_LC_16_18_1/lcout  LogicCell40_SEQ_MODE_1000    540              2181    800  FALL       1
I__1692/I                       LocalMux                       0              2181    800  FALL       1
I__1692/O                       LocalMux                     309              2490    800  FALL       1
I__1693/I                       InMux                          0              2490    800  FALL       1
I__1693/O                       InMux                        217              2707    800  FALL       1
spi0.rx__5_i2_LC_15_18_2/in3    LogicCell40_SEQ_MODE_1000      0              2707    800  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2633/I                         LocalMux                       0              1269  RISE       1
I__2633/O                         LocalMux                     330              1599  RISE       1
I__2640/I                         ClkMux                         0              1599  RISE       1
I__2640/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i2_LC_15_18_2/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.rx__5_i7_LC_16_16_3/in2
Capture Clock    : spi0.rx__5_i7_LC_16_16_3/clk
Hold Constraint  : 0p
Path slack       : 982p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    792
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2623
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1762/I                           LocalMux                       0              1831    715  FALL       1
I__1762/O                           LocalMux                     309              2139    715  FALL       1
I__1770/I                           InMux                          0              2139    982  FALL       1
I__1770/O                           InMux                        217              2357    982  FALL       1
spi0.i19_3_lut_LC_16_16_2/in3       LogicCell40_SEQ_MODE_0000      0              2357    982  FALL       1
spi0.i19_3_lut_LC_16_16_2/ltout     LogicCell40_SEQ_MODE_0000    267              2623    982  RISE       1
I__1570/I                           CascadeMux                     0              2623    982  RISE       1
I__1570/O                           CascadeMux                     0              2623    982  RISE       1
spi0.rx__5_i7_LC_16_16_3/in2        LogicCell40_SEQ_MODE_1000      0              2623    982  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2623/I                         LocalMux                       0              1003  RISE       1
I__2623/O                         LocalMux                     330              1333  RISE       1
I__2634/I                         ClkMux                         0              1333  RISE       1
I__2634/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i7_LC_16_16_3/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i0_LC_14_16_7/in1
Capture Clock    : spi0.t_FSM_i0_LC_14_16_7/clk
Hold Constraint  : 0p
Path slack       : 1017p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1768/I                           LocalMux                       0              1831   1017  FALL       1
I__1768/O                           LocalMux                     309              2139   1017  FALL       1
I__1785/I                           InMux                          0              2139   1017  FALL       1
I__1785/O                           InMux                        217              2357   1017  FALL       1
spi0.t_FSM_i0_LC_14_16_7/in1        LogicCell40_SEQ_MODE_1011      0              2357   1017  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i0_LC_14_16_7/clk      LogicCell40_SEQ_MODE_1011      0              1340  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i10_LC_14_16_6/in1
Capture Clock    : spi0.t_FSM_i10_LC_14_16_6/clk
Hold Constraint  : 0p
Path slack       : 1017p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1769/I                           LocalMux                       0              1831   1017  FALL       1
I__1769/O                           LocalMux                     309              2139   1017  FALL       1
I__1789/I                           InMux                          0              2139   1017  FALL       1
I__1789/O                           InMux                        217              2357   1017  FALL       1
spi0.t_FSM_i10_LC_14_16_6/in1       LogicCell40_SEQ_MODE_1010      0              2357   1017  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i10_LC_14_16_6/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i12_LC_14_16_1/in1
Capture Clock    : spi0.t_FSM_i12_LC_14_16_1/clk
Hold Constraint  : 0p
Path slack       : 1017p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1768/I                           LocalMux                       0              1831   1017  FALL       1
I__1768/O                           LocalMux                     309              2139   1017  FALL       1
I__1786/I                           InMux                          0              2139   1017  FALL       1
I__1786/O                           InMux                        217              2357   1017  FALL       1
spi0.t_FSM_i12_LC_14_16_1/in1       LogicCell40_SEQ_MODE_1010      0              2357   1017  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i12_LC_14_16_1/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i13_LC_14_16_3/in1
Capture Clock    : spi0.t_FSM_i13_LC_14_16_3/clk
Hold Constraint  : 0p
Path slack       : 1017p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1768/I                           LocalMux                       0              1831   1017  FALL       1
I__1768/O                           LocalMux                     309              2139   1017  FALL       1
I__1787/I                           InMux                          0              2139   1017  FALL       1
I__1787/O                           InMux                        217              2357   1017  FALL       1
spi0.t_FSM_i13_LC_14_16_3/in1       LogicCell40_SEQ_MODE_1010      0              2357   1017  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i13_LC_14_16_3/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i14_LC_14_16_5/in1
Capture Clock    : spi0.t_FSM_i14_LC_14_16_5/clk
Hold Constraint  : 0p
Path slack       : 1017p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1768/I                           LocalMux                       0              1831   1017  FALL       1
I__1768/O                           LocalMux                     309              2139   1017  FALL       1
I__1788/I                           InMux                          0              2139   1017  FALL       1
I__1788/O                           InMux                        217              2357   1017  FALL       1
spi0.t_FSM_i14_LC_14_16_5/in1       LogicCell40_SEQ_MODE_1010      0              2357   1017  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i14_LC_14_16_5/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i11_LC_14_16_0/in1
Capture Clock    : spi0.t_FSM_i11_LC_14_16_0/clk
Hold Constraint  : 0p
Path slack       : 1017p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1769/I                           LocalMux                       0              1831   1017  FALL       1
I__1769/O                           LocalMux                     309              2139   1017  FALL       1
I__1790/I                           InMux                          0              2139   1017  FALL       1
I__1790/O                           InMux                        217              2357   1017  FALL       1
spi0.t_FSM_i11_LC_14_16_0/in1       LogicCell40_SEQ_MODE_1010      0              2357   1017  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i11_LC_14_16_0/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i15_LC_14_16_4/in1
Capture Clock    : spi0.t_FSM_i15_LC_14_16_4/clk
Hold Constraint  : 0p
Path slack       : 1017p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1769/I                           LocalMux                       0              1831   1017  FALL       1
I__1769/O                           LocalMux                     309              2139   1017  FALL       1
I__1791/I                           InMux                          0              2139   1017  FALL       1
I__1791/O                           InMux                        217              2357   1017  FALL       1
spi0.t_FSM_i15_LC_14_16_4/in1       LogicCell40_SEQ_MODE_1010      0              2357   1017  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i15_LC_14_16_4/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i9_LC_14_16_2/in1
Capture Clock    : spi0.t_FSM_i9_LC_14_16_2/clk
Hold Constraint  : 0p
Path slack       : 1017p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1769/I                           LocalMux                       0              1831   1017  FALL       1
I__1769/O                           LocalMux                     309              2139   1017  FALL       1
I__1792/I                           InMux                          0              2139   1017  FALL       1
I__1792/O                           InMux                        217              2357   1017  FALL       1
spi0.t_FSM_i9_LC_14_16_2/in1        LogicCell40_SEQ_MODE_1010      0              2357   1017  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i9_LC_14_16_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i6_LC_17_18_0/lcout
Path End         : spi0.Rx_Lower_Byte_i6_LC_17_18_0/in0
Capture Clock    : spi0.Rx_Lower_Byte_i6_LC_17_18_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3009
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                             Odrv4                          0                 0  RISE       1
I__2591/O                             Odrv4                        351               351  RISE       1
I__2600/I                             Span4Mux_h                     0               351  RISE       1
I__2600/O                             Span4Mux_h                   302               652  RISE       1
I__2614/I                             Span4Mux_h                     0               652  RISE       1
I__2614/O                             Span4Mux_h                   302               954  RISE       1
I__2627/I                             Span4Mux_v                     0               954  RISE       1
I__2627/O                             Span4Mux_v                   351              1305  RISE       1
I__2637/I                             LocalMux                       0              1305  RISE       1
I__2637/O                             LocalMux                     330              1634  RISE       1
I__2642/I                             ClkMux                         0              1634  RISE       1
I__2642/O                             ClkMux                       309              1943  RISE       1
spi0.Rx_Lower_Byte_i6_LC_17_18_0/clk  LogicCell40_SEQ_MODE_1000      0              1943  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i6_LC_17_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              2483   1066  FALL       5
I__2121/I                               LocalMux                       0              2483   1066  FALL       1
I__2121/O                               LocalMux                     309              2791   1066  FALL       1
I__2124/I                               InMux                          0              2791   1066  FALL       1
I__2124/O                               InMux                        217              3009   1066  FALL       1
spi0.Rx_Lower_Byte_i6_LC_17_18_0/in0    LogicCell40_SEQ_MODE_1000      0              3009   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                             Odrv4                          0                 0  RISE       1
I__2591/O                             Odrv4                        351               351  RISE       1
I__2600/I                             Span4Mux_h                     0               351  RISE       1
I__2600/O                             Span4Mux_h                   302               652  RISE       1
I__2614/I                             Span4Mux_h                     0               652  RISE       1
I__2614/O                             Span4Mux_h                   302               954  RISE       1
I__2627/I                             Span4Mux_v                     0               954  RISE       1
I__2627/O                             Span4Mux_v                   351              1305  RISE       1
I__2637/I                             LocalMux                       0              1305  RISE       1
I__2637/O                             LocalMux                     330              1634  RISE       1
I__2642/I                             ClkMux                         0              1634  RISE       1
I__2642/O                             ClkMux                       309              1943  RISE       1
spi0.Rx_Lower_Byte_i6_LC_17_18_0/clk  LogicCell40_SEQ_MODE_1000      0              1943  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i5_LC_16_16_7/lcout
Path End         : spi0.Rx_Lower_Byte_i5_LC_16_16_7/in0
Capture Clock    : spi0.Rx_Lower_Byte_i5_LC_16_16_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                             Odrv4                          0                 0  RISE       1
I__2590/O                             Odrv4                        351               351  RISE       1
I__2598/I                             Span4Mux_h                     0               351  RISE       1
I__2598/O                             Span4Mux_h                   302               652  RISE       1
I__2611/I                             Span4Mux_v                     0               652  RISE       1
I__2611/O                             Span4Mux_v                   351              1003  RISE       1
I__2623/I                             LocalMux                       0              1003  RISE       1
I__2623/O                             LocalMux                     330              1333  RISE       1
I__2634/I                             ClkMux                         0              1333  RISE       1
I__2634/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i5_LC_16_16_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i5_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       5
I__1747/I                               LocalMux                       0              2181   1066  FALL       1
I__1747/O                               LocalMux                     309              2490   1066  FALL       1
I__1750/I                               InMux                          0              2490   1066  FALL       1
I__1750/O                               InMux                        217              2707   1066  FALL       1
spi0.Rx_Lower_Byte_i5_LC_16_16_7/in0    LogicCell40_SEQ_MODE_1000      0              2707   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                             Odrv4                          0                 0  RISE       1
I__2590/O                             Odrv4                        351               351  RISE       1
I__2598/I                             Span4Mux_h                     0               351  RISE       1
I__2598/O                             Span4Mux_h                   302               652  RISE       1
I__2611/I                             Span4Mux_v                     0               652  RISE       1
I__2611/O                             Span4Mux_v                   351              1003  RISE       1
I__2623/I                             LocalMux                       0              1003  RISE       1
I__2623/O                             LocalMux                     330              1333  RISE       1
I__2634/I                             ClkMux                         0              1333  RISE       1
I__2634/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i5_LC_16_16_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i6_LC_16_16_4/lcout
Path End         : spi0.rx__5_i7_LC_16_16_3/in3
Capture Clock    : spi0.rx__5_i7_LC_16_16_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2623/I                         LocalMux                       0              1003  RISE       1
I__2623/O                         LocalMux                     330              1333  RISE       1
I__2634/I                         ClkMux                         0              1333  RISE       1
I__2634/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i6_LC_16_16_4/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i6_LC_16_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       2
I__1567/I                       LocalMux                       0              2181   1066  FALL       1
I__1567/O                       LocalMux                     309              2490   1066  FALL       1
I__1568/I                       InMux                          0              2490   1066  FALL       1
I__1568/O                       InMux                        217              2707   1066  FALL       1
spi0.rx__5_i7_LC_16_16_3/in3    LogicCell40_SEQ_MODE_1000      0              2707   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2623/I                         LocalMux                       0              1003  RISE       1
I__2623/O                         LocalMux                     330              1333  RISE       1
I__2634/I                         ClkMux                         0              1333  RISE       1
I__2634/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i7_LC_16_16_3/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i7_LC_16_16_3/lcout
Path End         : spi0.Rx_Lower_Byte_i5_LC_16_16_7/in1
Capture Clock    : spi0.Rx_Lower_Byte_i5_LC_16_16_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2623/I                         LocalMux                       0              1003  RISE       1
I__2623/O                         LocalMux                     330              1333  RISE       1
I__2634/I                         ClkMux                         0              1333  RISE       1
I__2634/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i7_LC_16_16_3/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i7_LC_16_16_3/lcout        LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       2
I__1702/I                             LocalMux                       0              2181   1066  FALL       1
I__1702/O                             LocalMux                     309              2490   1066  FALL       1
I__1704/I                             InMux                          0              2490   1066  FALL       1
I__1704/O                             InMux                        217              2707   1066  FALL       1
spi0.Rx_Lower_Byte_i5_LC_16_16_7/in1  LogicCell40_SEQ_MODE_1000      0              2707   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                             Odrv4                          0                 0  RISE       1
I__2590/O                             Odrv4                        351               351  RISE       1
I__2598/I                             Span4Mux_h                     0               351  RISE       1
I__2598/O                             Span4Mux_h                   302               652  RISE       1
I__2611/I                             Span4Mux_v                     0               652  RISE       1
I__2611/O                             Span4Mux_v                   351              1003  RISE       1
I__2623/I                             LocalMux                       0              1003  RISE       1
I__2623/O                             LocalMux                     330              1333  RISE       1
I__2634/I                             ClkMux                         0              1333  RISE       1
I__2634/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i5_LC_16_16_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i4_LC_16_16_1/lcout
Path End         : spi0.Rx_Lower_Byte_i4_LC_16_16_1/in0
Capture Clock    : spi0.Rx_Lower_Byte_i4_LC_16_16_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                             Odrv4                          0                 0  RISE       1
I__2590/O                             Odrv4                        351               351  RISE       1
I__2598/I                             Span4Mux_h                     0               351  RISE       1
I__2598/O                             Span4Mux_h                   302               652  RISE       1
I__2611/I                             Span4Mux_v                     0               652  RISE       1
I__2611/O                             Span4Mux_v                   351              1003  RISE       1
I__2623/I                             LocalMux                       0              1003  RISE       1
I__2623/O                             LocalMux                     330              1333  RISE       1
I__2634/I                             ClkMux                         0              1333  RISE       1
I__2634/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i4_LC_16_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i4_LC_16_16_1/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       5
I__1571/I                               LocalMux                       0              2181   1066  FALL       1
I__1571/O                               LocalMux                     309              2490   1066  FALL       1
I__1574/I                               InMux                          0              2490   1066  FALL       1
I__1574/O                               InMux                        217              2707   1066  FALL       1
spi0.Rx_Lower_Byte_i4_LC_16_16_1/in0    LogicCell40_SEQ_MODE_1000      0              2707   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                             Odrv4                          0                 0  RISE       1
I__2590/O                             Odrv4                        351               351  RISE       1
I__2598/I                             Span4Mux_h                     0               351  RISE       1
I__2598/O                             Span4Mux_h                   302               652  RISE       1
I__2611/I                             Span4Mux_v                     0               652  RISE       1
I__2611/O                             Span4Mux_v                   351              1003  RISE       1
I__2623/I                             LocalMux                       0              1003  RISE       1
I__2623/O                             LocalMux                     330              1333  RISE       1
I__2634/I                             ClkMux                         0              1333  RISE       1
I__2634/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i4_LC_16_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i6_LC_16_16_4/lcout
Path End         : spi0.Rx_Lower_Byte_i4_LC_16_16_1/in1
Capture Clock    : spi0.Rx_Lower_Byte_i4_LC_16_16_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2623/I                         LocalMux                       0              1003  RISE       1
I__2623/O                         LocalMux                     330              1333  RISE       1
I__2634/I                         ClkMux                         0              1333  RISE       1
I__2634/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i6_LC_16_16_4/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i6_LC_16_16_4/lcout        LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       2
I__1567/I                             LocalMux                       0              2181   1066  FALL       1
I__1567/O                             LocalMux                     309              2490   1066  FALL       1
I__1569/I                             InMux                          0              2490   1066  FALL       1
I__1569/O                             InMux                        217              2707   1066  FALL       1
spi0.Rx_Lower_Byte_i4_LC_16_16_1/in1  LogicCell40_SEQ_MODE_1000      0              2707   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                             Odrv4                          0                 0  RISE       1
I__2590/O                             Odrv4                        351               351  RISE       1
I__2598/I                             Span4Mux_h                     0               351  RISE       1
I__2598/O                             Span4Mux_h                   302               652  RISE       1
I__2611/I                             Span4Mux_v                     0               652  RISE       1
I__2611/O                             Span4Mux_v                   351              1003  RISE       1
I__2623/I                             LocalMux                       0              1003  RISE       1
I__2623/O                             LocalMux                     330              1333  RISE       1
I__2634/I                             ClkMux                         0              1333  RISE       1
I__2634/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i4_LC_16_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i8_LC_16_18_0/lcout
Path End         : spi0.rx__5_i9_LC_16_18_5/in1
Capture Clock    : spi0.rx__5_i9_LC_16_18_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2624/I                         LocalMux                       0              1003  RISE       1
I__2624/O                         LocalMux                     330              1333  RISE       1
I__2635/I                         ClkMux                         0              1333  RISE       1
I__2635/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i8_LC_16_18_0/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i8_LC_16_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              2181    764  FALL       2
I__2155/I                       LocalMux                       0              2181   1066  FALL       1
I__2155/O                       LocalMux                     309              2490   1066  FALL       1
I__2157/I                       InMux                          0              2490   1066  FALL       1
I__2157/O                       InMux                        217              2707   1066  FALL       1
spi0.rx__5_i9_LC_16_18_5/in1    LogicCell40_SEQ_MODE_1000      0              2707   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2624/I                         LocalMux                       0              1003  RISE       1
I__2624/O                         LocalMux                     330              1333  RISE       1
I__2635/I                         ClkMux                         0              1333  RISE       1
I__2635/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i9_LC_16_18_5/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i5_LC_17_16_2/lcout
Path End         : spi0.tx_shift_reg_i6_LC_17_16_4/in3
Capture Clock    : spi0.tx_shift_reg_i6_LC_17_16_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1915
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1915

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1915
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2981
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2591/I                            Odrv4                          0                 0  FALL       1
I__2591/O                            Odrv4                        372               372  FALL       1
I__2600/I                            Span4Mux_h                     0               372  FALL       1
I__2600/O                            Span4Mux_h                   316               687  FALL       1
I__2614/I                            Span4Mux_h                     0               687  FALL       1
I__2614/O                            Span4Mux_h                   316              1003  FALL       1
I__2627/I                            Span4Mux_v                     0              1003  FALL       1
I__2627/O                            Span4Mux_v                   372              1375  FALL       1
I__2636/I                            LocalMux                       0              1375  FALL       1
I__2636/O                            LocalMux                     309              1683  FALL       1
I__2641/I                            ClkMux                         0              1683  FALL       1
I__2641/O                            ClkMux                       231              1915  FALL       1
INVspi0.tx_shift_reg_i4C/I           INV                            0              1915  FALL       1
INVspi0.tx_shift_reg_i4C/O           INV                            0              1915  RISE       3
spi0.tx_shift_reg_i5_LC_17_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i5_LC_17_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2455   1066  FALL       1
I__2057/I                              LocalMux                       0              2455   1066  FALL       1
I__2057/O                              LocalMux                     309              2763   1066  FALL       1
I__2058/I                              InMux                          0              2763   1066  FALL       1
I__2058/O                              InMux                        217              2981   1066  FALL       1
spi0.tx_shift_reg_i6_LC_17_16_4/in3    LogicCell40_SEQ_MODE_1000      0              2981   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2591/I                            Odrv4                          0                 0  FALL       1
I__2591/O                            Odrv4                        372               372  FALL       1
I__2600/I                            Span4Mux_h                     0               372  FALL       1
I__2600/O                            Span4Mux_h                   316               687  FALL       1
I__2614/I                            Span4Mux_h                     0               687  FALL       1
I__2614/O                            Span4Mux_h                   316              1003  FALL       1
I__2627/I                            Span4Mux_v                     0              1003  FALL       1
I__2627/O                            Span4Mux_v                   372              1375  FALL       1
I__2636/I                            LocalMux                       0              1375  FALL       1
I__2636/O                            LocalMux                     309              1683  FALL       1
I__2641/I                            ClkMux                         0              1683  FALL       1
I__2641/O                            ClkMux                       231              1915  FALL       1
INVspi0.tx_shift_reg_i4C/I           INV                            0              1915  FALL       1
INVspi0.tx_shift_reg_i4C/O           INV                            0              1915  RISE       3
spi0.tx_shift_reg_i6_LC_17_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i4_LC_17_16_1/lcout
Path End         : spi0.tx_shift_reg_i5_LC_17_16_2/in3
Capture Clock    : spi0.tx_shift_reg_i5_LC_17_16_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1915
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1915

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1915
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2981
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2591/I                            Odrv4                          0                 0  FALL       1
I__2591/O                            Odrv4                        372               372  FALL       1
I__2600/I                            Span4Mux_h                     0               372  FALL       1
I__2600/O                            Span4Mux_h                   316               687  FALL       1
I__2614/I                            Span4Mux_h                     0               687  FALL       1
I__2614/O                            Span4Mux_h                   316              1003  FALL       1
I__2627/I                            Span4Mux_v                     0              1003  FALL       1
I__2627/O                            Span4Mux_v                   372              1375  FALL       1
I__2636/I                            LocalMux                       0              1375  FALL       1
I__2636/O                            LocalMux                     309              1683  FALL       1
I__2641/I                            ClkMux                         0              1683  FALL       1
I__2641/O                            ClkMux                       231              1915  FALL       1
INVspi0.tx_shift_reg_i4C/I           INV                            0              1915  FALL       1
INVspi0.tx_shift_reg_i4C/O           INV                            0              1915  RISE       3
spi0.tx_shift_reg_i4_LC_17_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i4_LC_17_16_1/lcout  LogicCell40_SEQ_MODE_1000    540              2455   1066  FALL       1
I__2067/I                              LocalMux                       0              2455   1066  FALL       1
I__2067/O                              LocalMux                     309              2763   1066  FALL       1
I__2068/I                              InMux                          0              2763   1066  FALL       1
I__2068/O                              InMux                        217              2981   1066  FALL       1
spi0.tx_shift_reg_i5_LC_17_16_2/in3    LogicCell40_SEQ_MODE_1000      0              2981   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2591/I                            Odrv4                          0                 0  FALL       1
I__2591/O                            Odrv4                        372               372  FALL       1
I__2600/I                            Span4Mux_h                     0               372  FALL       1
I__2600/O                            Span4Mux_h                   316               687  FALL       1
I__2614/I                            Span4Mux_h                     0               687  FALL       1
I__2614/O                            Span4Mux_h                   316              1003  FALL       1
I__2627/I                            Span4Mux_v                     0              1003  FALL       1
I__2627/O                            Span4Mux_v                   372              1375  FALL       1
I__2636/I                            LocalMux                       0              1375  FALL       1
I__2636/O                            LocalMux                     309              1683  FALL       1
I__2641/I                            ClkMux                         0              1683  FALL       1
I__2641/O                            ClkMux                       231              1915  FALL       1
INVspi0.tx_shift_reg_i4C/I           INV                            0              1915  FALL       1
INVspi0.tx_shift_reg_i4C/O           INV                            0              1915  RISE       3
spi0.tx_shift_reg_i5_LC_17_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i3_LC_17_15_4/lcout
Path End         : spi0.Rx_Lower_Byte_i3_LC_17_15_4/in0
Capture Clock    : spi0.Rx_Lower_Byte_i3_LC_17_15_4/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                             Odrv4                          0                 0  RISE       1
I__2590/O                             Odrv4                        351               351  RISE       1
I__2598/I                             Span4Mux_h                     0               351  RISE       1
I__2598/O                             Span4Mux_h                   302               652  RISE       1
I__2610/I                             LocalMux                       0               652  RISE       1
I__2610/O                             LocalMux                     330               982  RISE       1
I__2622/I                             ClkMux                         0               982  RISE       1
I__2622/O                             ClkMux                       309              1290  RISE       1
spi0.Rx_Lower_Byte_i3_LC_17_15_4/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i3_LC_17_15_4/lcout  LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       5
I__2089/I                               LocalMux                       0              1831   1066  FALL       1
I__2089/O                               LocalMux                     309              2139   1066  FALL       1
I__2092/I                               InMux                          0              2139   1066  FALL       1
I__2092/O                               InMux                        217              2357   1066  FALL       1
spi0.Rx_Lower_Byte_i3_LC_17_15_4/in0    LogicCell40_SEQ_MODE_1000      0              2357   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                             Odrv4                          0                 0  RISE       1
I__2590/O                             Odrv4                        351               351  RISE       1
I__2598/I                             Span4Mux_h                     0               351  RISE       1
I__2598/O                             Span4Mux_h                   302               652  RISE       1
I__2610/I                             LocalMux                       0               652  RISE       1
I__2610/O                             LocalMux                     330               982  RISE       1
I__2622/I                             ClkMux                         0               982  RISE       1
I__2622/O                             ClkMux                       309              1290  RISE       1
spi0.Rx_Lower_Byte_i3_LC_17_15_4/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i9_LC_16_17_4/lcout
Path End         : spi0.tx_shift_reg_i10_LC_16_17_2/in0
Capture Clock    : spi0.tx_shift_reg_i10_LC_16_17_2/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1283
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1283

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    527
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2350
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                            Odrv4                          0                 0  FALL       1
I__2590/O                            Odrv4                        372               372  FALL       1
I__2599/I                            Span4Mux_v                     0               372  FALL       1
I__2599/O                            Span4Mux_v                   372               743  FALL       1
I__2612/I                            LocalMux                       0               743  FALL       1
I__2612/O                            LocalMux                     309              1052  FALL       1
I__2625/I                            ClkMux                         0              1052  FALL       1
I__2625/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O           INV                            0              1283  RISE       5
spi0.tx_shift_reg_i9_LC_16_17_4/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i9_LC_16_17_4/lcout  LogicCell40_SEQ_MODE_1000    540              1823   1066  FALL       1
I__1713/I                              LocalMux                       0              1823   1066  FALL       1
I__1713/O                              LocalMux                     309              2132   1066  FALL       1
I__1714/I                              InMux                          0              2132   1066  FALL       1
I__1714/O                              InMux                        217              2350   1066  FALL       1
spi0.tx_shift_reg_i10_LC_16_17_2/in0   LogicCell40_SEQ_MODE_1000      0              2350   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                             Odrv4                          0                 0  FALL       1
I__2590/O                             Odrv4                        372               372  FALL       1
I__2599/I                             Span4Mux_v                     0               372  FALL       1
I__2599/O                             Span4Mux_v                   372               743  FALL       1
I__2612/I                             LocalMux                       0               743  FALL       1
I__2612/O                             LocalMux                     309              1052  FALL       1
I__2625/I                             ClkMux                         0              1052  FALL       1
I__2625/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I            INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O            INV                            0              1283  RISE       5
spi0.tx_shift_reg_i10_LC_16_17_2/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i7_LC_16_17_3/lcout
Path End         : spi0.tx_shift_reg_i8_LC_16_17_0/in0
Capture Clock    : spi0.tx_shift_reg_i8_LC_16_17_0/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1283
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1283

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    527
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2350
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                            Odrv4                          0                 0  FALL       1
I__2590/O                            Odrv4                        372               372  FALL       1
I__2599/I                            Span4Mux_v                     0               372  FALL       1
I__2599/O                            Span4Mux_v                   372               743  FALL       1
I__2612/I                            LocalMux                       0               743  FALL       1
I__2612/O                            LocalMux                     309              1052  FALL       1
I__2625/I                            ClkMux                         0              1052  FALL       1
I__2625/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O           INV                            0              1283  RISE       5
spi0.tx_shift_reg_i7_LC_16_17_3/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i7_LC_16_17_3/lcout  LogicCell40_SEQ_MODE_1000    540              1823   1066  FALL       1
I__1722/I                              LocalMux                       0              1823   1066  FALL       1
I__1722/O                              LocalMux                     309              2132   1066  FALL       1
I__1723/I                              InMux                          0              2132   1066  FALL       1
I__1723/O                              InMux                        217              2350   1066  FALL       1
spi0.tx_shift_reg_i8_LC_16_17_0/in0    LogicCell40_SEQ_MODE_1000      0              2350   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                            Odrv4                          0                 0  FALL       1
I__2590/O                            Odrv4                        372               372  FALL       1
I__2599/I                            Span4Mux_v                     0               372  FALL       1
I__2599/O                            Span4Mux_v                   372               743  FALL       1
I__2612/I                            LocalMux                       0               743  FALL       1
I__2612/O                            LocalMux                     309              1052  FALL       1
I__2625/I                            ClkMux                         0              1052  FALL       1
I__2625/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O           INV                            0              1283  RISE       5
spi0.tx_shift_reg_i8_LC_16_17_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i10_LC_16_17_2/lcout
Path End         : spi0.tx_shift_reg_i11_LC_16_17_7/in3
Capture Clock    : spi0.tx_shift_reg_i11_LC_16_17_7/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1283
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1283

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    527
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2350
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                             Odrv4                          0                 0  FALL       1
I__2590/O                             Odrv4                        372               372  FALL       1
I__2599/I                             Span4Mux_v                     0               372  FALL       1
I__2599/O                             Span4Mux_v                   372               743  FALL       1
I__2612/I                             LocalMux                       0               743  FALL       1
I__2612/O                             LocalMux                     309              1052  FALL       1
I__2625/I                             ClkMux                         0              1052  FALL       1
I__2625/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I            INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O            INV                            0              1283  RISE       5
spi0.tx_shift_reg_i10_LC_16_17_2/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i10_LC_16_17_2/lcout  LogicCell40_SEQ_MODE_1000    540              1823   1066  FALL       1
I__1706/I                               LocalMux                       0              1823   1066  FALL       1
I__1706/O                               LocalMux                     309              2132   1066  FALL       1
I__1707/I                               InMux                          0              2132   1066  FALL       1
I__1707/O                               InMux                        217              2350   1066  FALL       1
spi0.tx_shift_reg_i11_LC_16_17_7/in3    LogicCell40_SEQ_MODE_1000      0              2350   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                             Odrv4                          0                 0  FALL       1
I__2590/O                             Odrv4                        372               372  FALL       1
I__2599/I                             Span4Mux_v                     0               372  FALL       1
I__2599/O                             Span4Mux_v                   372               743  FALL       1
I__2612/I                             LocalMux                       0               743  FALL       1
I__2612/O                             LocalMux                     309              1052  FALL       1
I__2625/I                             ClkMux                         0              1052  FALL       1
I__2625/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I            INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O            INV                            0              1283  RISE       5
spi0.tx_shift_reg_i11_LC_16_17_7/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i8_LC_16_17_0/lcout
Path End         : spi0.tx_shift_reg_i9_LC_16_17_4/in0
Capture Clock    : spi0.tx_shift_reg_i9_LC_16_17_4/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1283
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1283

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    527
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2350
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                            Odrv4                          0                 0  FALL       1
I__2590/O                            Odrv4                        372               372  FALL       1
I__2599/I                            Span4Mux_v                     0               372  FALL       1
I__2599/O                            Span4Mux_v                   372               743  FALL       1
I__2612/I                            LocalMux                       0               743  FALL       1
I__2612/O                            LocalMux                     309              1052  FALL       1
I__2625/I                            ClkMux                         0              1052  FALL       1
I__2625/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O           INV                            0              1283  RISE       5
spi0.tx_shift_reg_i8_LC_16_17_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i8_LC_16_17_0/lcout  LogicCell40_SEQ_MODE_1000    540              1823   1066  FALL       1
I__1720/I                              LocalMux                       0              1823   1066  FALL       1
I__1720/O                              LocalMux                     309              2132   1066  FALL       1
I__1721/I                              InMux                          0              2132   1066  FALL       1
I__1721/O                              InMux                        217              2350   1066  FALL       1
spi0.tx_shift_reg_i9_LC_16_17_4/in0    LogicCell40_SEQ_MODE_1000      0              2350   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                            Odrv4                          0                 0  FALL       1
I__2590/O                            Odrv4                        372               372  FALL       1
I__2599/I                            Span4Mux_v                     0               372  FALL       1
I__2599/O                            Span4Mux_v                   372               743  FALL       1
I__2612/I                            LocalMux                       0               743  FALL       1
I__2612/O                            LocalMux                     309              1052  FALL       1
I__2625/I                            ClkMux                         0              1052  FALL       1
I__2625/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O           INV                            0              1283  RISE       5
spi0.tx_shift_reg_i9_LC_16_17_4/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i3_LC_16_15_5/lcout
Path End         : spi0.t_FSM_i4_LC_16_15_4/in2
Capture Clock    : spi0.t_FSM_i4_LC_16_15_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1129
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1129
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2195
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i3_LC_16_15_5/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i3_LC_16_15_5/lcout  LogicCell40_SEQ_MODE_1010    540              1669   1066  FALL       1
I__1662/I                       LocalMux                       0              1669   1066  FALL       1
I__1662/O                       LocalMux                     309              1978   1066  FALL       1
I__1663/I                       InMux                          0              1978   1066  FALL       1
I__1663/O                       InMux                        217              2195   1066  FALL       1
I__1664/I                       CascadeMux                     0              2195   1066  FALL       1
I__1664/O                       CascadeMux                     0              2195   1066  FALL       1
spi0.t_FSM_i4_LC_16_15_4/in2    LogicCell40_SEQ_MODE_1010      0              2195   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i4_LC_16_15_4/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i4_LC_16_15_4/lcout
Path End         : spi0.t_FSM_i5_LC_16_15_1/in1
Capture Clock    : spi0.t_FSM_i5_LC_16_15_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1129
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1129
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2195
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i4_LC_16_15_4/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i4_LC_16_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              1669   1066  FALL       1
I__1690/I                       LocalMux                       0              1669   1066  FALL       1
I__1690/O                       LocalMux                     309              1978   1066  FALL       1
I__1691/I                       InMux                          0              1978   1066  FALL       1
I__1691/O                       InMux                        217              2195   1066  FALL       1
spi0.t_FSM_i5_LC_16_15_1/in1    LogicCell40_SEQ_MODE_1010      0              2195   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i5_LC_16_15_1/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i5_LC_16_15_1/lcout
Path End         : spi0.t_FSM_i6_LC_16_15_2/in2
Capture Clock    : spi0.t_FSM_i6_LC_16_15_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1129
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1129
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2195
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i5_LC_16_15_1/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i5_LC_16_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1669   1066  FALL       1
I__1302/I                       LocalMux                       0              1669   1066  FALL       1
I__1302/O                       LocalMux                     309              1978   1066  FALL       1
I__1303/I                       InMux                          0              1978   1066  FALL       1
I__1303/O                       InMux                        217              2195   1066  FALL       1
I__1304/I                       CascadeMux                     0              2195   1066  FALL       1
I__1304/O                       CascadeMux                     0              2195   1066  FALL       1
spi0.t_FSM_i6_LC_16_15_2/in2    LogicCell40_SEQ_MODE_1010      0              2195   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i6_LC_16_15_2/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i1_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i2_LC_15_15_4/in1
Capture Clock    : spi0.t_FSM_i2_LC_15_15_4/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i1_LC_15_15_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i1_LC_15_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              1831   1066  FALL       2
I__1099/I                       LocalMux                       0              1831   1066  FALL       1
I__1099/O                       LocalMux                     309              2139   1066  FALL       1
I__1101/I                       InMux                          0              2139   1066  FALL       1
I__1101/O                       InMux                        217              2357   1066  FALL       1
spi0.t_FSM_i2_LC_15_15_4/in1    LogicCell40_SEQ_MODE_1010      0              2357   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i2_LC_15_15_4/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i8_LC_14_17_4/lcout
Path End         : spi0.t_FSM_i9_LC_14_16_2/in2
Capture Clock    : spi0.t_FSM_i9_LC_14_16_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2602/I                         Span4Mux_v                     0               351  RISE       1
I__2602/O                         Span4Mux_v                   351               701  RISE       1
I__2617/I                         LocalMux                       0               701  RISE       1
I__2617/O                         LocalMux                     330              1031  RISE       1
I__2630/I                         ClkMux                         0              1031  RISE       1
I__2630/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i8_LC_14_17_4/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i8_LC_14_17_4/lcout  LogicCell40_SEQ_MODE_1010    540              1880   1066  FALL       1
I__962/I                        LocalMux                       0              1880   1066  FALL       1
I__962/O                        LocalMux                     309              2188   1066  FALL       1
I__963/I                        InMux                          0              2188   1066  FALL       1
I__963/O                        InMux                        217              2406   1066  FALL       1
I__964/I                        CascadeMux                     0              2406   1066  FALL       1
I__964/O                        CascadeMux                     0              2406   1066  FALL       1
spi0.t_FSM_i9_LC_14_16_2/in2    LogicCell40_SEQ_MODE_1010      0              2406   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i9_LC_14_16_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i10_LC_14_16_6/lcout
Path End         : spi0.t_FSM_i11_LC_14_16_0/in2
Capture Clock    : spi0.t_FSM_i11_LC_14_16_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i10_LC_14_16_6/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i10_LC_14_16_6/lcout  LogicCell40_SEQ_MODE_1010    540              1880   1066  FALL       1
I__968/I                         LocalMux                       0              1880   1066  FALL       1
I__968/O                         LocalMux                     309              2188   1066  FALL       1
I__969/I                         InMux                          0              2188   1066  FALL       1
I__969/O                         InMux                        217              2406   1066  FALL       1
I__970/I                         CascadeMux                     0              2406   1066  FALL       1
I__970/O                         CascadeMux                     0              2406   1066  FALL       1
spi0.t_FSM_i11_LC_14_16_0/in2    LogicCell40_SEQ_MODE_1010      0              2406   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i11_LC_14_16_0/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i14_LC_14_16_5/lcout
Path End         : spi0.t_FSM_i15_LC_14_16_4/in2
Capture Clock    : spi0.t_FSM_i15_LC_14_16_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i14_LC_14_16_5/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i14_LC_14_16_5/lcout  LogicCell40_SEQ_MODE_1010    540              1880   1066  FALL       1
I__911/I                         LocalMux                       0              1880   1066  FALL       1
I__911/O                         LocalMux                     309              2188   1066  FALL       1
I__912/I                         InMux                          0              2188   1066  FALL       1
I__912/O                         InMux                        217              2406   1066  FALL       1
I__913/I                         CascadeMux                     0              2406   1066  FALL       1
I__913/O                         CascadeMux                     0              2406   1066  FALL       1
spi0.t_FSM_i15_LC_14_16_4/in2    LogicCell40_SEQ_MODE_1010      0              2406   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i15_LC_14_16_4/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i15_LC_14_16_4/lcout
Path End         : spi0.t_FSM_i0_LC_14_16_7/in2
Capture Clock    : spi0.t_FSM_i0_LC_14_16_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i15_LC_14_16_4/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i15_LC_14_16_4/lcout  LogicCell40_SEQ_MODE_1010    540              1880   1066  FALL       1
I__965/I                         LocalMux                       0              1880   1066  FALL       1
I__965/O                         LocalMux                     309              2188   1066  FALL       1
I__966/I                         InMux                          0              2188   1066  FALL       1
I__966/O                         InMux                        217              2406   1066  FALL       1
I__967/I                         CascadeMux                     0              2406   1066  FALL       1
I__967/O                         CascadeMux                     0              2406   1066  FALL       1
spi0.t_FSM_i0_LC_14_16_7/in2     LogicCell40_SEQ_MODE_1011      0              2406   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i0_LC_14_16_7/clk      LogicCell40_SEQ_MODE_1011      0              1340  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i13_LC_14_16_3/lcout
Path End         : spi0.t_FSM_i14_LC_14_16_5/in2
Capture Clock    : spi0.t_FSM_i14_LC_14_16_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i13_LC_14_16_3/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i13_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_1010    540              1880   1066  FALL       1
I__914/I                         LocalMux                       0              1880   1066  FALL       1
I__914/O                         LocalMux                     309              2188   1066  FALL       1
I__915/I                         InMux                          0              2188   1066  FALL       1
I__915/O                         InMux                        217              2406   1066  FALL       1
I__916/I                         CascadeMux                     0              2406   1066  FALL       1
I__916/O                         CascadeMux                     0              2406   1066  FALL       1
spi0.t_FSM_i14_LC_14_16_5/in2    LogicCell40_SEQ_MODE_1010      0              2406   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i14_LC_14_16_5/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i9_LC_14_16_2/lcout
Path End         : spi0.t_FSM_i10_LC_14_16_6/in2
Capture Clock    : spi0.t_FSM_i10_LC_14_16_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i9_LC_14_16_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i9_LC_14_16_2/lcout  LogicCell40_SEQ_MODE_1010    540              1880   1066  FALL       1
I__971/I                        LocalMux                       0              1880   1066  FALL       1
I__971/O                        LocalMux                     309              2188   1066  FALL       1
I__972/I                        InMux                          0              2188   1066  FALL       1
I__972/O                        InMux                        217              2406   1066  FALL       1
I__973/I                        CascadeMux                     0              2406   1066  FALL       1
I__973/O                        CascadeMux                     0              2406   1066  FALL       1
spi0.t_FSM_i10_LC_14_16_6/in2   LogicCell40_SEQ_MODE_1010      0              2406   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i10_LC_14_16_6/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i12_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i13_LC_14_16_3/in2
Capture Clock    : spi0.t_FSM_i13_LC_14_16_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i12_LC_14_16_1/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i12_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1880   1066  FALL       1
I__917/I                         LocalMux                       0              1880   1066  FALL       1
I__917/O                         LocalMux                     309              2188   1066  FALL       1
I__918/I                         InMux                          0              2188   1066  FALL       1
I__918/O                         InMux                        217              2406   1066  FALL       1
I__919/I                         CascadeMux                     0              2406   1066  FALL       1
I__919/O                         CascadeMux                     0              2406   1066  FALL       1
spi0.t_FSM_i13_LC_14_16_3/in2    LogicCell40_SEQ_MODE_1010      0              2406   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i13_LC_14_16_3/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i11_LC_14_16_0/lcout
Path End         : spi0.t_FSM_i12_LC_14_16_1/in2
Capture Clock    : spi0.t_FSM_i12_LC_14_16_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i11_LC_14_16_0/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i11_LC_14_16_0/lcout  LogicCell40_SEQ_MODE_1010    540              1880   1066  FALL       1
I__920/I                         LocalMux                       0              1880   1066  FALL       1
I__920/O                         LocalMux                     309              2188   1066  FALL       1
I__921/I                         InMux                          0              2188   1066  FALL       1
I__921/O                         InMux                        217              2406   1066  FALL       1
I__922/I                         CascadeMux                     0              2406   1066  FALL       1
I__922/O                         CascadeMux                     0              2406   1066  FALL       1
spi0.t_FSM_i12_LC_14_16_1/in2    LogicCell40_SEQ_MODE_1010      0              2406   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i12_LC_14_16_1/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.CS_w_79_LC_14_15_6/lcout
Path End         : spi0.CS_81_LC_13_15_0/in3
Capture Clock    : spi0.CS_81_LC_13_15_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2055
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2597/I                         LocalMux                       0               351  RISE       1
I__2597/O                         LocalMux                     330               680  RISE       1
I__2609/I                         ClkMux                         0               680  RISE       1
I__2609/O                         ClkMux                       309               989  RISE       1
spi0.CS_w_79_LC_14_15_6/clk       LogicCell40_SEQ_MODE_1001      0               989  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.CS_w_79_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_1001    540              1529   1066  FALL       1
I__923/I                       LocalMux                       0              1529   1066  FALL       1
I__923/O                       LocalMux                     309              1838   1066  FALL       1
I__924/I                       InMux                          0              1838   1066  FALL       1
I__924/O                       InMux                        217              2055   1066  FALL       1
spi0.CS_81_LC_13_15_0/in3      LogicCell40_SEQ_MODE_1011      0              2055   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2589/I                         Odrv4                          0                 0  RISE       1
I__2589/O                         Odrv4                        351               351  RISE       1
I__2595/I                         LocalMux                       0               351  RISE       1
I__2595/O                         LocalMux                     330               680  RISE       1
I__2607/I                         ClkMux                         0               680  RISE       1
I__2607/O                         ClkMux                       309               989  RISE       1
spi0.CS_81_LC_13_15_0/clk         LogicCell40_SEQ_MODE_1011      0               989  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i1_LC_13_17_0/lcout
Path End         : spi0.Rx_Lower_Byte_i1_LC_13_17_0/in0
Capture Clock    : spi0.Rx_Lower_Byte_i1_LC_13_17_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2055
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2589/I                             Odrv4                          0                 0  RISE       1
I__2589/O                             Odrv4                        351               351  RISE       1
I__2596/I                             LocalMux                       0               351  RISE       1
I__2596/O                             LocalMux                     330               680  RISE       1
I__2608/I                             ClkMux                         0               680  RISE       1
I__2608/O                             ClkMux                       309               989  RISE       1
spi0.Rx_Lower_Byte_i1_LC_13_17_0/clk  LogicCell40_SEQ_MODE_1000      0               989  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i1_LC_13_17_0/lcout  LogicCell40_SEQ_MODE_1000    540              1529   1066  FALL       5
I__859/I                                LocalMux                       0              1529   1066  FALL       1
I__859/O                                LocalMux                     309              1838   1066  FALL       1
I__862/I                                InMux                          0              1838   1066  FALL       1
I__862/O                                InMux                        217              2055   1066  FALL       1
spi0.Rx_Lower_Byte_i1_LC_13_17_0/in0    LogicCell40_SEQ_MODE_1000      0              2055   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2589/I                             Odrv4                          0                 0  RISE       1
I__2589/O                             Odrv4                        351               351  RISE       1
I__2596/I                             LocalMux                       0               351  RISE       1
I__2596/O                             LocalMux                     330               680  RISE       1
I__2608/I                             ClkMux                         0               680  RISE       1
I__2608/O                             ClkMux                       309               989  RISE       1
spi0.Rx_Lower_Byte_i1_LC_13_17_0/clk  LogicCell40_SEQ_MODE_1000      0               989  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.state_reg_i1_LC_15_15_1/in0
Capture Clock    : spi0.state_reg_i1_LC_15_15_1/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1763/I                           LocalMux                       0              1831   1066  FALL       1
I__1763/O                           LocalMux                     309              2139   1066  FALL       1
I__1776/I                           InMux                          0              2139   1066  FALL       1
I__1776/O                           InMux                        217              2357   1066  FALL       1
spi0.state_reg_i1_LC_15_15_1/in0    LogicCell40_SEQ_MODE_1010      0              2357   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i2_LC_17_17_6/lcout
Path End         : spi0.tx_shift_reg_i3_LC_17_17_7/in1
Capture Clock    : spi0.tx_shift_reg_i3_LC_17_17_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1599
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1599

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2665
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2603/I                            Span4Mux_h                     0               372  FALL       1
I__2603/O                            Span4Mux_h                   316               687  FALL       1
I__2618/I                            Span4Mux_v                     0               687  FALL       1
I__2618/O                            Span4Mux_v                   372              1059  FALL       1
I__2631/I                            LocalMux                       0              1059  FALL       1
I__2631/O                            LocalMux                     309              1368  FALL       1
I__2638/I                            ClkMux                         0              1368  FALL       1
I__2638/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1599  RISE       7
spi0.tx_shift_reg_i2_LC_17_17_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i2_LC_17_17_6/lcout  LogicCell40_SEQ_MODE_1000    540              2139   1066  FALL       1
I__2192/I                              LocalMux                       0              2139   1066  FALL       1
I__2192/O                              LocalMux                     309              2448   1066  FALL       1
I__2193/I                              InMux                          0              2448   1066  FALL       1
I__2193/O                              InMux                        217              2665   1066  FALL       1
spi0.tx_shift_reg_i3_LC_17_17_7/in1    LogicCell40_SEQ_MODE_1000      0              2665   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2603/I                            Span4Mux_h                     0               372  FALL       1
I__2603/O                            Span4Mux_h                   316               687  FALL       1
I__2618/I                            Span4Mux_v                     0               687  FALL       1
I__2618/O                            Span4Mux_v                   372              1059  FALL       1
I__2631/I                            LocalMux                       0              1059  FALL       1
I__2631/O                            LocalMux                     309              1368  FALL       1
I__2638/I                            ClkMux                         0              1368  FALL       1
I__2638/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1599  RISE       7
spi0.tx_shift_reg_i3_LC_17_17_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i14_LC_17_17_3/lcout
Path End         : spi0.tx_shift_reg_i15_LC_17_17_5/in1
Capture Clock    : spi0.tx_shift_reg_i15_LC_17_17_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1599
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1599

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2665
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i14_LC_17_17_3/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i14_LC_17_17_3/lcout  LogicCell40_SEQ_MODE_1000    540              2139   1066  FALL       1
I__2256/I                               LocalMux                       0              2139   1066  FALL       1
I__2256/O                               LocalMux                     309              2448   1066  FALL       1
I__2257/I                               InMux                          0              2448   1066  FALL       1
I__2257/O                               InMux                        217              2665   1066  FALL       1
spi0.tx_shift_reg_i15_LC_17_17_5/in1    LogicCell40_SEQ_MODE_1000      0              2665   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i15_LC_17_17_5/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i13_LC_17_17_2/lcout
Path End         : spi0.tx_shift_reg_i14_LC_17_17_3/in1
Capture Clock    : spi0.tx_shift_reg_i14_LC_17_17_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1599
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1599

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2665
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i13_LC_17_17_2/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i13_LC_17_17_2/lcout  LogicCell40_SEQ_MODE_1000    540              2139   1066  FALL       1
I__2266/I                               LocalMux                       0              2139   1066  FALL       1
I__2266/O                               LocalMux                     309              2448   1066  FALL       1
I__2267/I                               InMux                          0              2448   1066  FALL       1
I__2267/O                               InMux                        217              2665   1066  FALL       1
spi0.tx_shift_reg_i14_LC_17_17_3/in1    LogicCell40_SEQ_MODE_1000      0              2665   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i14_LC_17_17_3/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i1_LC_17_17_1/lcout
Path End         : spi0.tx_shift_reg_i2_LC_17_17_6/in0
Capture Clock    : spi0.tx_shift_reg_i2_LC_17_17_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1599
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1599

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2665
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2603/I                            Span4Mux_h                     0               372  FALL       1
I__2603/O                            Span4Mux_h                   316               687  FALL       1
I__2618/I                            Span4Mux_v                     0               687  FALL       1
I__2618/O                            Span4Mux_v                   372              1059  FALL       1
I__2631/I                            LocalMux                       0              1059  FALL       1
I__2631/O                            LocalMux                     309              1368  FALL       1
I__2638/I                            ClkMux                         0              1368  FALL       1
I__2638/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1599  RISE       7
spi0.tx_shift_reg_i1_LC_17_17_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i1_LC_17_17_1/lcout  LogicCell40_SEQ_MODE_1000    540              2139   1066  FALL       1
I__2233/I                              LocalMux                       0              2139   1066  FALL       1
I__2233/O                              LocalMux                     309              2448   1066  FALL       1
I__2234/I                              InMux                          0              2448   1066  FALL       1
I__2234/O                              InMux                        217              2665   1066  FALL       1
spi0.tx_shift_reg_i2_LC_17_17_6/in0    LogicCell40_SEQ_MODE_1000      0              2665   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2603/I                            Span4Mux_h                     0               372  FALL       1
I__2603/O                            Span4Mux_h                   316               687  FALL       1
I__2618/I                            Span4Mux_v                     0               687  FALL       1
I__2618/O                            Span4Mux_v                   372              1059  FALL       1
I__2631/I                            LocalMux                       0              1059  FALL       1
I__2631/O                            LocalMux                     309              1368  FALL       1
I__2638/I                            ClkMux                         0              1368  FALL       1
I__2638/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1599  RISE       7
spi0.tx_shift_reg_i2_LC_17_17_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i12_LC_17_17_0/lcout
Path End         : spi0.tx_shift_reg_i13_LC_17_17_2/in0
Capture Clock    : spi0.tx_shift_reg_i13_LC_17_17_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1599
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1599

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2665
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i12_LC_17_17_0/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i12_LC_17_17_0/lcout  LogicCell40_SEQ_MODE_1000    540              2139   1066  FALL       1
I__1964/I                               LocalMux                       0              2139   1066  FALL       1
I__1964/O                               LocalMux                     309              2448   1066  FALL       1
I__1965/I                               InMux                          0              2448   1066  FALL       1
I__1965/O                               InMux                        217              2665   1066  FALL       1
spi0.tx_shift_reg_i13_LC_17_17_2/in0    LogicCell40_SEQ_MODE_1000      0              2665   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i13_LC_17_17_2/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i4_LC_15_18_7/lcout
Path End         : spi0.Rx_Lower_Byte_i2_LC_15_18_5/in1
Capture Clock    : spi0.Rx_Lower_Byte_i2_LC_15_18_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2633/I                         LocalMux                       0              1269  RISE       1
I__2633/O                         LocalMux                     330              1599  RISE       1
I__2640/I                         ClkMux                         0              1599  RISE       1
I__2640/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i4_LC_15_18_7/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i4_LC_15_18_7/lcout        LogicCell40_SEQ_MODE_1000    540              2448   1066  FALL       2
I__1863/I                             LocalMux                       0              2448   1066  FALL       1
I__1863/O                             LocalMux                     309              2756   1066  FALL       1
I__1865/I                             InMux                          0              2756   1066  FALL       1
I__1865/O                             InMux                        217              2974   1066  FALL       1
spi0.Rx_Lower_Byte_i2_LC_15_18_5/in1  LogicCell40_SEQ_MODE_1000      0              2974   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                             Odrv12                         0                 0  RISE       1
I__2593/O                             Odrv12                       491               491  RISE       1
I__2605/I                             Sp12to4                        0               491  RISE       1
I__2605/O                             Sp12to4                      428               919  RISE       1
I__2620/I                             Span4Mux_v                     0               919  RISE       1
I__2620/O                             Span4Mux_v                   351              1269  RISE       1
I__2633/I                             LocalMux                       0              1269  RISE       1
I__2633/O                             LocalMux                     330              1599  RISE       1
I__2640/I                             ClkMux                         0              1599  RISE       1
I__2640/O                             ClkMux                       309              1908  RISE       1
spi0.Rx_Lower_Byte_i2_LC_15_18_5/clk  LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i2_LC_15_18_5/lcout
Path End         : spi0.Rx_Lower_Byte_i2_LC_15_18_5/in0
Capture Clock    : spi0.Rx_Lower_Byte_i2_LC_15_18_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                             Odrv12                         0                 0  RISE       1
I__2593/O                             Odrv12                       491               491  RISE       1
I__2605/I                             Sp12to4                        0               491  RISE       1
I__2605/O                             Sp12to4                      428               919  RISE       1
I__2620/I                             Span4Mux_v                     0               919  RISE       1
I__2620/O                             Span4Mux_v                   351              1269  RISE       1
I__2633/I                             LocalMux                       0              1269  RISE       1
I__2633/O                             LocalMux                     330              1599  RISE       1
I__2640/I                             ClkMux                         0              1599  RISE       1
I__2640/O                             ClkMux                       309              1908  RISE       1
spi0.Rx_Lower_Byte_i2_LC_15_18_5/clk  LogicCell40_SEQ_MODE_1000      0              1908  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i2_LC_15_18_5/lcout  LogicCell40_SEQ_MODE_1000    540              2448   1066  FALL       5
I__1135/I                               LocalMux                       0              2448   1066  FALL       1
I__1135/O                               LocalMux                     309              2756   1066  FALL       1
I__1137/I                               InMux                          0              2756   1066  FALL       1
I__1137/O                               InMux                        217              2974   1066  FALL       1
spi0.Rx_Lower_Byte_i2_LC_15_18_5/in0    LogicCell40_SEQ_MODE_1000      0              2974   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                             Odrv12                         0                 0  RISE       1
I__2593/O                             Odrv12                       491               491  RISE       1
I__2605/I                             Sp12to4                        0               491  RISE       1
I__2605/O                             Sp12to4                      428               919  RISE       1
I__2620/I                             Span4Mux_v                     0               919  RISE       1
I__2620/O                             Span4Mux_v                   351              1269  RISE       1
I__2633/I                             LocalMux                       0              1269  RISE       1
I__2633/O                             LocalMux                     330              1599  RISE       1
I__2640/I                             ClkMux                         0              1599  RISE       1
I__2640/O                             ClkMux                       309              1908  RISE       1
spi0.Rx_Lower_Byte_i2_LC_15_18_5/clk  LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i3_LC_15_18_4/lcout
Path End         : spi0.rx__5_i4_LC_15_18_7/in1
Capture Clock    : spi0.rx__5_i4_LC_15_18_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2633/I                         LocalMux                       0              1269  RISE       1
I__2633/O                         LocalMux                     330              1599  RISE       1
I__2640/I                         ClkMux                         0              1599  RISE       1
I__2640/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i3_LC_15_18_4/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i3_LC_15_18_4/lcout  LogicCell40_SEQ_MODE_1000    540              2448   1066  FALL       2
I__1129/I                       LocalMux                       0              2448   1066  FALL       1
I__1129/O                       LocalMux                     309              2756   1066  FALL       1
I__1131/I                       InMux                          0              2756   1066  FALL       1
I__1131/O                       InMux                        217              2974   1066  FALL       1
spi0.rx__5_i4_LC_15_18_7/in1    LogicCell40_SEQ_MODE_1000      0              2974   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2633/I                         LocalMux                       0              1269  RISE       1
I__2633/O                         LocalMux                     330              1599  RISE       1
I__2640/I                         ClkMux                         0              1599  RISE       1
I__2640/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i4_LC_15_18_7/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i0_LC_15_18_3/lcout
Path End         : spi0.Rx_Lower_Byte_i0_LC_15_18_3/in1
Capture Clock    : spi0.Rx_Lower_Byte_i0_LC_15_18_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                             Odrv12                         0                 0  RISE       1
I__2593/O                             Odrv12                       491               491  RISE       1
I__2605/I                             Sp12to4                        0               491  RISE       1
I__2605/O                             Sp12to4                      428               919  RISE       1
I__2620/I                             Span4Mux_v                     0               919  RISE       1
I__2620/O                             Span4Mux_v                   351              1269  RISE       1
I__2633/I                             LocalMux                       0              1269  RISE       1
I__2633/O                             LocalMux                     330              1599  RISE       1
I__2640/I                             ClkMux                         0              1599  RISE       1
I__2640/O                             ClkMux                       309              1908  RISE       1
spi0.Rx_Lower_Byte_i0_LC_15_18_3/clk  LogicCell40_SEQ_MODE_1000      0              1908  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i0_LC_15_18_3/lcout  LogicCell40_SEQ_MODE_1000    540              2448   1066  FALL       5
I__1309/I                               LocalMux                       0              2448   1066  FALL       1
I__1309/O                               LocalMux                     309              2756   1066  FALL       1
I__1312/I                               InMux                          0              2756   1066  FALL       1
I__1312/O                               InMux                        217              2974   1066  FALL       1
spi0.Rx_Lower_Byte_i0_LC_15_18_3/in1    LogicCell40_SEQ_MODE_1000      0              2974   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                             Odrv12                         0                 0  RISE       1
I__2593/O                             Odrv12                       491               491  RISE       1
I__2605/I                             Sp12to4                        0               491  RISE       1
I__2605/O                             Sp12to4                      428               919  RISE       1
I__2620/I                             Span4Mux_v                     0               919  RISE       1
I__2620/O                             Span4Mux_v                   351              1269  RISE       1
I__2633/I                             LocalMux                       0              1269  RISE       1
I__2633/O                             LocalMux                     330              1599  RISE       1
I__2640/I                             ClkMux                         0              1599  RISE       1
I__2640/O                             ClkMux                       309              1908  RISE       1
spi0.Rx_Lower_Byte_i0_LC_15_18_3/clk  LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i2_LC_15_18_2/lcout
Path End         : spi0.rx__5_i3_LC_15_18_4/in3
Capture Clock    : spi0.rx__5_i3_LC_15_18_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2633/I                         LocalMux                       0              1269  RISE       1
I__2633/O                         LocalMux                     330              1599  RISE       1
I__2640/I                         ClkMux                         0              1599  RISE       1
I__2640/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i2_LC_15_18_2/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i2_LC_15_18_2/lcout  LogicCell40_SEQ_MODE_1000    540              2448   1066  FALL       2
I__1149/I                       LocalMux                       0              2448   1066  FALL       1
I__1149/O                       LocalMux                     309              2756   1066  FALL       1
I__1150/I                       InMux                          0              2756   1066  FALL       1
I__1150/O                       InMux                        217              2974   1066  FALL       1
spi0.rx__5_i3_LC_15_18_4/in3    LogicCell40_SEQ_MODE_1000      0              2974   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2633/I                         LocalMux                       0              1269  RISE       1
I__2633/O                         LocalMux                     330              1599  RISE       1
I__2640/I                         ClkMux                         0              1599  RISE       1
I__2640/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i3_LC_15_18_4/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i7_LC_15_18_0/lcout
Path End         : spi0.Rx_Lower_Byte_i7_LC_15_18_0/in3
Capture Clock    : spi0.Rx_Lower_Byte_i7_LC_15_18_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                             Odrv12                         0                 0  RISE       1
I__2593/O                             Odrv12                       491               491  RISE       1
I__2605/I                             Sp12to4                        0               491  RISE       1
I__2605/O                             Sp12to4                      428               919  RISE       1
I__2620/I                             Span4Mux_v                     0               919  RISE       1
I__2620/O                             Span4Mux_v                   351              1269  RISE       1
I__2633/I                             LocalMux                       0              1269  RISE       1
I__2633/O                             LocalMux                     330              1599  RISE       1
I__2640/I                             ClkMux                         0              1599  RISE       1
I__2640/O                             ClkMux                       309              1908  RISE       1
spi0.Rx_Lower_Byte_i7_LC_15_18_0/clk  LogicCell40_SEQ_MODE_1000      0              1908  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i7_LC_15_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              2448   1066  FALL       5
I__1102/I                               LocalMux                       0              2448   1066  FALL       1
I__1102/O                               LocalMux                     309              2756   1066  FALL       1
I__1104/I                               InMux                          0              2756   1066  FALL       1
I__1104/O                               InMux                        217              2974   1066  FALL       1
spi0.Rx_Lower_Byte_i7_LC_15_18_0/in3    LogicCell40_SEQ_MODE_1000      0              2974   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                             Odrv12                         0                 0  RISE       1
I__2593/O                             Odrv12                       491               491  RISE       1
I__2605/I                             Sp12to4                        0               491  RISE       1
I__2605/O                             Sp12to4                      428               919  RISE       1
I__2620/I                             Span4Mux_v                     0               919  RISE       1
I__2620/O                             Span4Mux_v                   351              1269  RISE       1
I__2633/I                             LocalMux                       0              1269  RISE       1
I__2633/O                             LocalMux                     330              1599  RISE       1
I__2640/I                             ClkMux                         0              1599  RISE       1
I__2640/O                             ClkMux                       309              1908  RISE       1
spi0.Rx_Lower_Byte_i7_LC_15_18_0/clk  LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.state_reg_i2_LC_15_16_6/in0
Capture Clock    : spi0.state_reg_i2_LC_15_16_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                           LocalMux                       0              2448   1066  FALL       1
I__1812/O                           LocalMux                     309              2756   1066  FALL       1
I__1828/I                           InMux                          0              2756   1066  FALL       1
I__1828/O                           InMux                        217              2974   1066  FALL       1
spi0.state_reg_i2_LC_15_16_6/in0    LogicCell40_SEQ_MODE_1010      0              2974   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i2_LC_15_18_2/lcout
Path End         : spi0.Rx_Lower_Byte_i0_LC_15_18_3/in0
Capture Clock    : spi0.Rx_Lower_Byte_i0_LC_15_18_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2633/I                         LocalMux                       0              1269  RISE       1
I__2633/O                         LocalMux                     330              1599  RISE       1
I__2640/I                         ClkMux                         0              1599  RISE       1
I__2640/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i2_LC_15_18_2/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i2_LC_15_18_2/lcout        LogicCell40_SEQ_MODE_1000    540              2448   1066  FALL       2
I__1149/I                             LocalMux                       0              2448   1066  FALL       1
I__1149/O                             LocalMux                     309              2756   1066  FALL       1
I__1151/I                             InMux                          0              2756   1066  FALL       1
I__1151/O                             InMux                        217              2974   1066  FALL       1
spi0.Rx_Lower_Byte_i0_LC_15_18_3/in0  LogicCell40_SEQ_MODE_1000      0              2974   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                             Odrv12                         0                 0  RISE       1
I__2593/O                             Odrv12                       491               491  RISE       1
I__2605/I                             Sp12to4                        0               491  RISE       1
I__2605/O                             Sp12to4                      428               919  RISE       1
I__2620/I                             Span4Mux_v                     0               919  RISE       1
I__2620/O                             Span4Mux_v                   351              1269  RISE       1
I__2633/I                             LocalMux                       0              1269  RISE       1
I__2633/O                             LocalMux                     330              1599  RISE       1
I__2640/I                             ClkMux                         0              1599  RISE       1
I__2640/O                             ClkMux                       309              1908  RISE       1
spi0.Rx_Lower_Byte_i0_LC_15_18_3/clk  LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i0_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i1_LC_15_15_3/in2
Capture Clock    : spi0.t_FSM_i1_LC_15_15_3/clk
Hold Constraint  : 0p
Path slack       : 1116p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i0_LC_14_16_7/clk      LogicCell40_SEQ_MODE_1011      0              1340  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i0_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1011    540              1880   1115  FALL       1
I__1040/I                       LocalMux                       0              1880   1115  FALL       1
I__1040/O                       LocalMux                     309              2188   1115  FALL       1
I__1041/I                       InMux                          0              2188   1115  FALL       1
I__1041/O                       InMux                        217              2406   1115  FALL       1
I__1042/I                       CascadeMux                     0              2406   1115  FALL       1
I__1042/O                       CascadeMux                     0              2406   1115  FALL       1
spi0.t_FSM_i1_LC_15_15_3/in2    LogicCell40_SEQ_MODE_1010      0              2406   1115  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i1_LC_15_15_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_16_15_2/lcout
Path End         : spi0.state_reg_i2_LC_15_16_6/in1
Capture Clock    : spi0.state_reg_i2_LC_15_16_6/clk
Hold Constraint  : 0p
Path slack       : 1164p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1129
+ Clock To Q                                         540
+ Data Path Delay                                   1403
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3072
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i6_LC_16_15_2/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_16_15_2/lcout           LogicCell40_SEQ_MODE_1010    540              1669    288  FALL       4
I__1292/I                                LocalMux                       0              1669    288  FALL       1
I__1292/O                                LocalMux                     309              1978    288  FALL       1
I__1295/I                                InMux                          0              1978    596  FALL       1
I__1295/O                                InMux                        217              2195    596  FALL       1
I__1299/I                                CascadeMux                     0              2195    596  FALL       1
I__1299/O                                CascadeMux                     0              2195    596  FALL       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/in2    LogicCell40_SEQ_MODE_0000      0              2195    596  FALL       1
spi0.i1104_2_lut_4_lut_LC_15_16_3/lcout  LogicCell40_SEQ_MODE_0000    351              2546   1164  FALL       3
I__1120/I                                LocalMux                       0              2546   1164  FALL       1
I__1120/O                                LocalMux                     309              2854   1164  FALL       1
I__1123/I                                InMux                          0              2854   1164  FALL       1
I__1123/O                                InMux                        217              3072   1164  FALL       1
spi0.state_reg_i2_LC_15_16_6/in1         LogicCell40_SEQ_MODE_1010      0              3072   1164  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_16_15_2/lcout
Path End         : spi0.state_reg_i2_LC_15_16_6/in3
Capture Clock    : spi0.state_reg_i2_LC_15_16_6/clk
Hold Constraint  : 0p
Path slack       : 1164p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1129
+ Clock To Q                                         540
+ Data Path Delay                                   1403
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3072
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i6_LC_16_15_2/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_16_15_2/lcout    LogicCell40_SEQ_MODE_1010    540              1669    288  FALL       4
I__1291/I                         LocalMux                       0              1669   1164  FALL       1
I__1291/O                         LocalMux                     309              1978   1164  FALL       1
I__1294/I                         InMux                          0              1978   1164  FALL       1
I__1294/O                         InMux                        217              2195   1164  FALL       1
I__1298/I                         CascadeMux                     0              2195   1164  FALL       1
I__1298/O                         CascadeMux                     0              2195   1164  FALL       1
i531_4_lut_LC_15_15_0/in2         LogicCell40_SEQ_MODE_0000      0              2195   1164  FALL       1
i531_4_lut_LC_15_15_0/lcout       LogicCell40_SEQ_MODE_0000    351              2546   1164  FALL       5
I__1559/I                         LocalMux                       0              2546   1164  FALL       1
I__1559/O                         LocalMux                     309              2854   1164  FALL       1
I__1563/I                         InMux                          0              2854   1164  FALL       1
I__1563/O                         InMux                        217              3072   1164  FALL       1
spi0.state_reg_i2_LC_15_16_6/in3  LogicCell40_SEQ_MODE_1010      0              3072   1164  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_16_15_2/lcout
Path End         : spi0.state_reg_i0_LC_15_16_4/in3
Capture Clock    : spi0.state_reg_i0_LC_15_16_4/clk
Hold Constraint  : 0p
Path slack       : 1164p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1129
+ Clock To Q                                         540
+ Data Path Delay                                   1403
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3072
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i6_LC_16_15_2/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_16_15_2/lcout    LogicCell40_SEQ_MODE_1010    540              1669    288  FALL       4
I__1291/I                         LocalMux                       0              1669   1164  FALL       1
I__1291/O                         LocalMux                     309              1978   1164  FALL       1
I__1294/I                         InMux                          0              1978   1164  FALL       1
I__1294/O                         InMux                        217              2195   1164  FALL       1
I__1298/I                         CascadeMux                     0              2195   1164  FALL       1
I__1298/O                         CascadeMux                     0              2195   1164  FALL       1
i531_4_lut_LC_15_15_0/in2         LogicCell40_SEQ_MODE_0000      0              2195   1164  FALL       1
i531_4_lut_LC_15_15_0/lcout       LogicCell40_SEQ_MODE_0000    351              2546   1164  FALL       5
I__1559/I                         LocalMux                       0              2546   1164  FALL       1
I__1559/O                         LocalMux                     309              2854   1164  FALL       1
I__1564/I                         InMux                          0              2854   1164  FALL       1
I__1564/O                         InMux                        217              3072   1164  FALL       1
spi0.state_reg_i0_LC_15_16_4/in3  LogicCell40_SEQ_MODE_1010      0              3072   1164  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_16_15_2/lcout
Path End         : spi0.state_reg_i1_LC_15_15_1/in2
Capture Clock    : spi0.state_reg_i1_LC_15_15_1/clk
Hold Constraint  : 0p
Path slack       : 1214p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1129
+ Clock To Q                                         540
+ Data Path Delay                                    835
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2504
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i6_LC_16_15_2/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_16_15_2/lcout    LogicCell40_SEQ_MODE_1010    540              1669    288  FALL       4
I__1291/I                         LocalMux                       0              1669   1164  FALL       1
I__1291/O                         LocalMux                     309              1978   1164  FALL       1
I__1294/I                         InMux                          0              1978   1164  FALL       1
I__1294/O                         InMux                        217              2195   1164  FALL       1
I__1298/I                         CascadeMux                     0              2195   1164  FALL       1
I__1298/O                         CascadeMux                     0              2195   1164  FALL       1
i531_4_lut_LC_15_15_0/in2         LogicCell40_SEQ_MODE_0000      0              2195   1164  FALL       1
i531_4_lut_LC_15_15_0/ltout       LogicCell40_SEQ_MODE_0000    309              2504   1213  RISE       1
I__1043/I                         CascadeMux                     0              2504   1213  RISE       1
I__1043/O                         CascadeMux                     0              2504   1213  RISE       1
spi0.state_reg_i1_LC_15_15_1/in2  LogicCell40_SEQ_MODE_1010      0              2504   1213  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_15_15_4/lcout
Path End         : spi0.t_FSM_i3_LC_16_15_5/in1
Capture Clock    : spi0.t_FSM_i3_LC_16_15_5/clk
Hold Constraint  : 0p
Path slack       : 1228p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1129
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i2_LC_15_15_4/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              1831    715  FALL       3
I__1686/I                       LocalMux                       0              1831   1227  FALL       1
I__1686/O                       LocalMux                     309              2139   1227  FALL       1
I__1689/I                       InMux                          0              2139   1227  FALL       1
I__1689/O                       InMux                        217              2357   1227  FALL       1
spi0.t_FSM_i3_LC_16_15_5/in1    LogicCell40_SEQ_MODE_1010      0              2357   1227  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i3_LC_16_15_5/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.busy_86_LC_16_16_0/in0
Capture Clock    : spi0.busy_86_LC_16_16_0/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1333  FALL      13
I__1836/I                           LocalMux                       0              2448   1333  FALL       1
I__1836/O                           LocalMux                     309              2756   1333  FALL       1
I__1846/I                           InMux                          0              2756   1333  FALL       1
I__1846/O                           InMux                        217              2974   1333  FALL       1
spi0.busy_86_LC_16_16_0/in0         LogicCell40_SEQ_MODE_1000      0              2974   1333  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2623/I                         LocalMux                       0              1003  RISE       1
I__2623/O                         LocalMux                     330              1333  RISE       1
I__2634/I                         ClkMux                         0              1333  RISE       1
I__2634/O                         ClkMux                       309              1641  RISE       1
spi0.busy_86_LC_16_16_0/clk       LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.busy_86_LC_16_16_0/in1
Capture Clock    : spi0.busy_86_LC_16_16_0/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1810/I                           LocalMux                       0              2448   1333  FALL       1
I__1810/O                           LocalMux                     309              2756   1333  FALL       1
I__1820/I                           InMux                          0              2756   1333  FALL       1
I__1820/O                           InMux                        217              2974   1333  FALL       1
spi0.busy_86_LC_16_16_0/in1         LogicCell40_SEQ_MODE_1000      0              2974   1333  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2623/I                         LocalMux                       0              1003  RISE       1
I__2623/O                         LocalMux                     330              1333  RISE       1
I__2634/I                         ClkMux                         0              1333  RISE       1
I__2634/O                         ClkMux                       309              1641  RISE       1
spi0.busy_86_LC_16_16_0/clk       LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i4_LC_15_18_7/lcout
Path End         : spi0.rx__5_i5_LC_16_18_7/in1
Capture Clock    : spi0.rx__5_i5_LC_16_18_7/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2633/I                         LocalMux                       0              1269  RISE       1
I__2633/O                         LocalMux                     330              1599  RISE       1
I__2640/I                         ClkMux                         0              1599  RISE       1
I__2640/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i4_LC_15_18_7/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i4_LC_15_18_7/lcout  LogicCell40_SEQ_MODE_1000    540              2448   1066  FALL       2
I__1862/I                       LocalMux                       0              2448   1333  FALL       1
I__1862/O                       LocalMux                     309              2756   1333  FALL       1
I__1864/I                       InMux                          0              2756   1333  FALL       1
I__1864/O                       InMux                        217              2974   1333  FALL       1
spi0.rx__5_i5_LC_16_18_7/in1    LogicCell40_SEQ_MODE_1000      0              2974   1333  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2624/I                         LocalMux                       0              1003  RISE       1
I__2624/O                         LocalMux                     330              1333  RISE       1
I__2635/I                         ClkMux                         0              1333  RISE       1
I__2635/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i5_LC_16_18_7/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i7_LC_15_16_2/in1
Capture Clock    : spi0.t_FSM_i7_LC_15_16_2/clk
Hold Constraint  : 0p
Path slack       : 1360p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1437
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3268
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout            LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1762/I                                     LocalMux                       0              1831    715  FALL       1
I__1762/O                                     LocalMux                     309              2139    715  FALL       1
I__1772/I                                     InMux                          0              2139   1361  FALL       1
I__1772/O                                     InMux                        217              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in0    LogicCell40_SEQ_MODE_0000      0              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    386              2742   1361  FALL      16
I__1532/I                                     LocalMux                       0              2742   1361  FALL       1
I__1532/O                                     LocalMux                     309              3051   1361  FALL       1
I__1541/I                                     InMux                          0              3051   1361  FALL       1
I__1541/O                                     InMux                        217              3268   1361  FALL       1
spi0.t_FSM_i7_LC_15_16_2/in1                  LogicCell40_SEQ_MODE_1010      0              3268   1361  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i7_LC_15_16_2/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i7_LC_15_16_2/in2
Capture Clock    : spi0.t_FSM_i7_LC_15_16_2/clk
Hold Constraint  : 0p
Path slack       : 1388p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    848
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3296
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                           LocalMux                       0              2448   1066  FALL       1
I__1812/O                           LocalMux                     309              2756   1066  FALL       1
I__1827/I                           InMux                          0              2756   1389  FALL       1
I__1827/O                           InMux                        217              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/in1        LogicCell40_SEQ_MODE_0000      0              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/ltout      LogicCell40_SEQ_MODE_0000    323              3296   1389  RISE       1
I__1091/I                           CascadeMux                     0              3296   1389  RISE       1
I__1091/O                           CascadeMux                     0              3296   1389  RISE       1
spi0.t_FSM_i7_LC_15_16_2/in2        LogicCell40_SEQ_MODE_1010      0              3296   1389  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i7_LC_15_16_2/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i5_LC_16_18_7/lcout
Path End         : spi0.rx__5_i6_LC_16_16_4/in1
Capture Clock    : spi0.rx__5_i6_LC_16_16_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3079
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2624/I                         LocalMux                       0              1003  RISE       1
I__2624/O                         LocalMux                     330              1333  RISE       1
I__2635/I                         ClkMux                         0              1333  RISE       1
I__2635/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i5_LC_16_18_7/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i5_LC_16_18_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1438  FALL       2
I__2103/I                       Odrv4                          0              2181   1438  FALL       1
I__2103/O                       Odrv4                        372              2553   1438  FALL       1
I__2104/I                       LocalMux                       0              2553   1438  FALL       1
I__2104/O                       LocalMux                     309              2861   1438  FALL       1
I__2106/I                       InMux                          0              2861   1438  FALL       1
I__2106/O                       InMux                        217              3079   1438  FALL       1
spi0.rx__5_i6_LC_16_16_4/in1    LogicCell40_SEQ_MODE_1000      0              3079   1438  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2623/I                         LocalMux                       0              1003  RISE       1
I__2623/O                         LocalMux                     330              1333  RISE       1
I__2634/I                         ClkMux                         0              1333  RISE       1
I__2634/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i6_LC_16_16_4/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i7_LC_16_16_3/lcout
Path End         : spi0.rx__5_i8_LC_16_18_0/in3
Capture Clock    : spi0.rx__5_i8_LC_16_18_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3079
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2623/I                         LocalMux                       0              1003  RISE       1
I__2623/O                         LocalMux                     330              1333  RISE       1
I__2634/I                         ClkMux                         0              1333  RISE       1
I__2634/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i7_LC_16_16_3/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i7_LC_16_16_3/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       2
I__1701/I                       Odrv4                          0              2181   1438  FALL       1
I__1701/O                       Odrv4                        372              2553   1438  FALL       1
I__1703/I                       LocalMux                       0              2553   1438  FALL       1
I__1703/O                       LocalMux                     309              2861   1438  FALL       1
I__1705/I                       InMux                          0              2861   1438  FALL       1
I__1705/O                       InMux                        217              3079   1438  FALL       1
spi0.rx__5_i8_LC_16_18_0/in3    LogicCell40_SEQ_MODE_1000      0              3079   1438  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2624/I                         LocalMux                       0              1003  RISE       1
I__2624/O                         LocalMux                     330              1333  RISE       1
I__2635/I                         ClkMux                         0              1333  RISE       1
I__2635/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i8_LC_16_18_0/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i1_LC_15_15_3/in1
Capture Clock    : spi0.t_FSM_i1_LC_15_15_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1764/I                           Odrv4                          0              1831   1438  FALL       1
I__1764/O                           Odrv4                        372              2202   1438  FALL       1
I__1779/I                           LocalMux                       0              2202   1438  FALL       1
I__1779/O                           LocalMux                     309              2511   1438  FALL       1
I__1801/I                           InMux                          0              2511   1438  FALL       1
I__1801/O                           InMux                        217              2728   1438  FALL       1
spi0.t_FSM_i1_LC_15_15_3/in1        LogicCell40_SEQ_MODE_1010      0              2728   1438  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i1_LC_15_15_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i2_LC_15_15_4/in2
Capture Clock    : spi0.t_FSM_i2_LC_15_15_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1764/I                           Odrv4                          0              1831   1438  FALL       1
I__1764/O                           Odrv4                        372              2202   1438  FALL       1
I__1779/I                           LocalMux                       0              2202   1438  FALL       1
I__1779/O                           LocalMux                     309              2511   1438  FALL       1
I__1802/I                           InMux                          0              2511   1438  FALL       1
I__1802/O                           InMux                        217              2728   1438  FALL       1
I__1808/I                           CascadeMux                     0              2728   1438  FALL       1
I__1808/O                           CascadeMux                     0              2728   1438  FALL       1
spi0.t_FSM_i2_LC_15_15_4/in2        LogicCell40_SEQ_MODE_1010      0              2728   1438  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i2_LC_15_15_4/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i0_LC_14_18_0/lcout
Path End         : spi0.tx_shift_reg_i1_LC_17_17_1/in1
Capture Clock    : spi0.tx_shift_reg_i1_LC_17_17_1/clk
Hold Constraint  : 0p
Path slack       : 1494p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1599
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1599

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                   1270
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3093
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2601/I                            Span4Mux_v                     0               372  FALL       1
I__2601/O                            Span4Mux_v                   372               743  FALL       1
I__2616/I                            LocalMux                       0               743  FALL       1
I__2616/O                            LocalMux                     309              1052  FALL       1
I__2629/I                            ClkMux                         0              1052  FALL       1
I__2629/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i0C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i0C/O           INV                            0              1283  RISE       1
spi0.tx_shift_reg_i0_LC_14_18_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i0_LC_14_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              1823   1494  FALL       1
I__1976/I                              Odrv4                          0              1823   1494  FALL       1
I__1976/O                              Odrv4                        372              2195   1494  FALL       1
I__1977/I                              Span4Mux_v                     0              2195   1494  FALL       1
I__1977/O                              Span4Mux_v                   372              2567   1494  FALL       1
I__1978/I                              LocalMux                       0              2567   1494  FALL       1
I__1978/O                              LocalMux                     309              2876   1494  FALL       1
I__1979/I                              InMux                          0              2876   1494  FALL       1
I__1979/O                              InMux                        217              3093   1494  FALL       1
spi0.tx_shift_reg_i1_LC_17_17_1/in1    LogicCell40_SEQ_MODE_1000      0              3093   1494  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2603/I                            Span4Mux_h                     0               372  FALL       1
I__2603/O                            Span4Mux_h                   316               687  FALL       1
I__2618/I                            Span4Mux_v                     0               687  FALL       1
I__2618/O                            Span4Mux_v                   372              1059  FALL       1
I__2631/I                            LocalMux                       0              1059  FALL       1
I__2631/O                            LocalMux                     309              1368  FALL       1
I__2638/I                            ClkMux                         0              1368  FALL       1
I__2638/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1599  RISE       7
spi0.tx_shift_reg_i1_LC_17_17_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.rx__5_i6_LC_16_16_4/in3
Capture Clock    : spi0.rx__5_i6_LC_16_16_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1762/I                           LocalMux                       0              1831    715  FALL       1
I__1762/O                           LocalMux                     309              2139    715  FALL       1
I__1770/I                           InMux                          0              2139    982  FALL       1
I__1770/O                           InMux                        217              2357    982  FALL       1
spi0.i19_3_lut_LC_16_16_2/in3       LogicCell40_SEQ_MODE_0000      0              2357    982  FALL       1
spi0.i19_3_lut_LC_16_16_2/lcout     LogicCell40_SEQ_MODE_0000    288              2644   1529  FALL      23
I__2197/I                           LocalMux                       0              2644   1529  FALL       1
I__2197/O                           LocalMux                     309              2953   1529  FALL       1
I__2214/I                           InMux                          0              2953   1529  FALL       1
I__2214/O                           InMux                        217              3170   1529  FALL       1
spi0.rx__5_i6_LC_16_16_4/in3        LogicCell40_SEQ_MODE_1000      0              3170   1529  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2623/I                         LocalMux                       0              1003  RISE       1
I__2623/O                         LocalMux                     330              1333  RISE       1
I__2634/I                         ClkMux                         0              1333  RISE       1
I__2634/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i6_LC_16_16_4/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_15_15_4/lcout
Path End         : spi0.state_reg_i0_LC_15_16_4/in1
Capture Clock    : spi0.state_reg_i0_LC_15_16_4/clk
Hold Constraint  : 0p
Path slack       : 1592p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1669
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3500
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i2_LC_15_15_4/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_15_15_4/lcout     LogicCell40_SEQ_MODE_1010    540              1831    715  FALL       3
I__1684/I                          LocalMux                       0              1831   1592  FALL       1
I__1684/O                          LocalMux                     309              2139   1592  FALL       1
I__1687/I                          InMux                          0              2139   1592  FALL       1
I__1687/O                          InMux                        217              2357   1592  FALL       1
spi0.i3100_3_lut_LC_15_15_5/in3    LogicCell40_SEQ_MODE_0000      0              2357   1592  FALL       1
spi0.i3100_3_lut_LC_15_15_5/ltout  LogicCell40_SEQ_MODE_0000    267              2623   1592  RISE       1
I__1098/I                          CascadeMux                     0              2623   1592  RISE       1
I__1098/O                          CascadeMux                     0              2623   1592  RISE       1
spi0.i28_4_lut_LC_15_15_6/in2      LogicCell40_SEQ_MODE_0000      0              2623   1592  RISE       1
spi0.i28_4_lut_LC_15_15_6/lcout    LogicCell40_SEQ_MODE_0000    351              2974   1592  FALL       1
I__1086/I                          LocalMux                       0              2974   1592  FALL       1
I__1086/O                          LocalMux                     309              3282   1592  FALL       1
I__1087/I                          InMux                          0              3282   1592  FALL       1
I__1087/O                          InMux                        217              3500   1592  FALL       1
spi0.state_reg_i0_LC_15_16_4/in1   LogicCell40_SEQ_MODE_1010      0              3500   1592  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i3_LC_16_15_5/in0
Capture Clock    : spi0.t_FSM_i3_LC_16_15_5/clk
Hold Constraint  : 0p
Path slack       : 1599p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1129
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1764/I                           Odrv4                          0              1831   1438  FALL       1
I__1764/O                           Odrv4                        372              2202   1438  FALL       1
I__1778/I                           LocalMux                       0              2202   1599  FALL       1
I__1778/O                           LocalMux                     309              2511   1599  FALL       1
I__1796/I                           InMux                          0              2511   1599  FALL       1
I__1796/O                           InMux                        217              2728   1599  FALL       1
spi0.t_FSM_i3_LC_16_15_5/in0        LogicCell40_SEQ_MODE_1010      0              2728   1599  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i3_LC_16_15_5/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i5_LC_16_15_1/in0
Capture Clock    : spi0.t_FSM_i5_LC_16_15_1/clk
Hold Constraint  : 0p
Path slack       : 1599p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1129
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1764/I                           Odrv4                          0              1831   1438  FALL       1
I__1764/O                           Odrv4                        372              2202   1438  FALL       1
I__1778/I                           LocalMux                       0              2202   1599  FALL       1
I__1778/O                           LocalMux                     309              2511   1599  FALL       1
I__1797/I                           InMux                          0              2511   1599  FALL       1
I__1797/O                           InMux                        217              2728   1599  FALL       1
spi0.t_FSM_i5_LC_16_15_1/in0        LogicCell40_SEQ_MODE_1010      0              2728   1599  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i5_LC_16_15_1/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i4_LC_16_15_4/in1
Capture Clock    : spi0.t_FSM_i4_LC_16_15_4/clk
Hold Constraint  : 0p
Path slack       : 1599p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1129
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1764/I                           Odrv4                          0              1831   1438  FALL       1
I__1764/O                           Odrv4                        372              2202   1438  FALL       1
I__1778/I                           LocalMux                       0              2202   1599  FALL       1
I__1778/O                           LocalMux                     309              2511   1599  FALL       1
I__1798/I                           InMux                          0              2511   1599  FALL       1
I__1798/O                           InMux                        217              2728   1599  FALL       1
spi0.t_FSM_i4_LC_16_15_4/in1        LogicCell40_SEQ_MODE_1010      0              2728   1599  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i4_LC_16_15_4/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i6_LC_16_15_2/in1
Capture Clock    : spi0.t_FSM_i6_LC_16_15_2/clk
Hold Constraint  : 0p
Path slack       : 1599p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1129
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1764/I                           Odrv4                          0              1831   1438  FALL       1
I__1764/O                           Odrv4                        372              2202   1438  FALL       1
I__1778/I                           LocalMux                       0              2202   1599  FALL       1
I__1778/O                           LocalMux                     309              2511   1599  FALL       1
I__1799/I                           InMux                          0              2511   1599  FALL       1
I__1799/O                           InMux                        217              2728   1599  FALL       1
spi0.t_FSM_i6_LC_16_15_2/in1        LogicCell40_SEQ_MODE_1010      0              2728   1599  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i6_LC_16_15_2/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.rx__5_i2_LC_15_18_2/in0
Capture Clock    : spi0.rx__5_i2_LC_15_18_2/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1762/I                           LocalMux                       0              1831    715  FALL       1
I__1762/O                           LocalMux                     309              2139    715  FALL       1
I__1770/I                           InMux                          0              2139    982  FALL       1
I__1770/O                           InMux                        217              2357    982  FALL       1
spi0.i19_3_lut_LC_16_16_2/in3       LogicCell40_SEQ_MODE_0000      0              2357    982  FALL       1
spi0.i19_3_lut_LC_16_16_2/lcout     LogicCell40_SEQ_MODE_0000    288              2644   1529  FALL      23
I__2198/I                           Odrv4                          0              2644   1634  FALL       1
I__2198/O                           Odrv4                        372              3016   1634  FALL       1
I__2216/I                           LocalMux                       0              3016   1634  FALL       1
I__2216/O                           LocalMux                     309              3324   1634  FALL       1
I__2221/I                           InMux                          0              3324   1634  FALL       1
I__2221/O                           InMux                        217              3542   1634  FALL       1
spi0.rx__5_i2_LC_15_18_2/in0        LogicCell40_SEQ_MODE_1000      0              3542   1634  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2633/I                         LocalMux                       0              1269  RISE       1
I__2633/O                         LocalMux                     330              1599  RISE       1
I__2640/I                         ClkMux                         0              1599  RISE       1
I__2640/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i2_LC_15_18_2/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.rx__5_i3_LC_15_18_4/in0
Capture Clock    : spi0.rx__5_i3_LC_15_18_4/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1762/I                           LocalMux                       0              1831    715  FALL       1
I__1762/O                           LocalMux                     309              2139    715  FALL       1
I__1770/I                           InMux                          0              2139    982  FALL       1
I__1770/O                           InMux                        217              2357    982  FALL       1
spi0.i19_3_lut_LC_16_16_2/in3       LogicCell40_SEQ_MODE_0000      0              2357    982  FALL       1
spi0.i19_3_lut_LC_16_16_2/lcout     LogicCell40_SEQ_MODE_0000    288              2644   1529  FALL      23
I__2198/I                           Odrv4                          0              2644   1634  FALL       1
I__2198/O                           Odrv4                        372              3016   1634  FALL       1
I__2216/I                           LocalMux                       0              3016   1634  FALL       1
I__2216/O                           LocalMux                     309              3324   1634  FALL       1
I__2222/I                           InMux                          0              3324   1634  FALL       1
I__2222/O                           InMux                        217              3542   1634  FALL       1
spi0.rx__5_i3_LC_15_18_4/in0        LogicCell40_SEQ_MODE_1000      0              3542   1634  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2633/I                         LocalMux                       0              1269  RISE       1
I__2633/O                         LocalMux                     330              1599  RISE       1
I__2640/I                         ClkMux                         0              1599  RISE       1
I__2640/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i3_LC_15_18_4/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.rx__5_i4_LC_15_18_7/in3
Capture Clock    : spi0.rx__5_i4_LC_15_18_7/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1762/I                           LocalMux                       0              1831    715  FALL       1
I__1762/O                           LocalMux                     309              2139    715  FALL       1
I__1770/I                           InMux                          0              2139    982  FALL       1
I__1770/O                           InMux                        217              2357    982  FALL       1
spi0.i19_3_lut_LC_16_16_2/in3       LogicCell40_SEQ_MODE_0000      0              2357    982  FALL       1
spi0.i19_3_lut_LC_16_16_2/lcout     LogicCell40_SEQ_MODE_0000    288              2644   1529  FALL      23
I__2198/I                           Odrv4                          0              2644   1634  FALL       1
I__2198/O                           Odrv4                        372              3016   1634  FALL       1
I__2216/I                           LocalMux                       0              3016   1634  FALL       1
I__2216/O                           LocalMux                     309              3324   1634  FALL       1
I__2223/I                           InMux                          0              3324   1634  FALL       1
I__2223/O                           InMux                        217              3542   1634  FALL       1
spi0.rx__5_i4_LC_15_18_7/in3        LogicCell40_SEQ_MODE_1000      0              3542   1634  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2633/I                         LocalMux                       0              1269  RISE       1
I__2633/O                         LocalMux                     330              1599  RISE       1
I__2640/I                         ClkMux                         0              1599  RISE       1
I__2640/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i4_LC_15_18_7/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i7_LC_15_16_2/lcout
Path End         : spi0.t_FSM_i8_LC_14_17_4/in2
Capture Clock    : spi0.t_FSM_i8_LC_14_17_4/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i7_LC_15_16_2/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i7_LC_15_16_2/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1634  FALL       1
I__1088/I                       LocalMux                       0              2448   1634  FALL       1
I__1088/O                       LocalMux                     309              2756   1634  FALL       1
I__1089/I                       InMux                          0              2756   1634  FALL       1
I__1089/O                       InMux                        217              2974   1634  FALL       1
I__1090/I                       CascadeMux                     0              2974   1634  FALL       1
I__1090/O                       CascadeMux                     0              2974   1634  FALL       1
spi0.t_FSM_i8_LC_14_17_4/in2    LogicCell40_SEQ_MODE_1010      0              2974   1634  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2602/I                         Span4Mux_v                     0               351  RISE       1
I__2602/O                         Span4Mux_v                   351               701  RISE       1
I__2617/I                         LocalMux                       0               701  RISE       1
I__2617/O                         LocalMux                     330              1031  RISE       1
I__2630/I                         ClkMux                         0              1031  RISE       1
I__2630/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i8_LC_14_17_4/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.state_reg_i1_LC_15_15_1/in3
Capture Clock    : spi0.state_reg_i1_LC_15_15_1/clk
Hold Constraint  : 0p
Path slack       : 1684p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1811/I                           LocalMux                       0              2448   1683  FALL       1
I__1811/O                           LocalMux                     309              2756   1683  FALL       1
I__1824/I                           InMux                          0              2756   1683  FALL       1
I__1824/O                           InMux                        217              2974   1683  FALL       1
spi0.state_reg_i1_LC_15_15_1/in3    LogicCell40_SEQ_MODE_1010      0              2974   1683  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i6_LC_17_16_4/lcout
Path End         : spi0.tx_shift_reg_i7_LC_16_17_3/in3
Capture Clock    : spi0.tx_shift_reg_i7_LC_16_17_3/clk
Hold Constraint  : 0p
Path slack       : 1698p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1283
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1283

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1915
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2981
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2591/I                            Odrv4                          0                 0  FALL       1
I__2591/O                            Odrv4                        372               372  FALL       1
I__2600/I                            Span4Mux_h                     0               372  FALL       1
I__2600/O                            Span4Mux_h                   316               687  FALL       1
I__2614/I                            Span4Mux_h                     0               687  FALL       1
I__2614/O                            Span4Mux_h                   316              1003  FALL       1
I__2627/I                            Span4Mux_v                     0              1003  FALL       1
I__2627/O                            Span4Mux_v                   372              1375  FALL       1
I__2636/I                            LocalMux                       0              1375  FALL       1
I__2636/O                            LocalMux                     309              1683  FALL       1
I__2641/I                            ClkMux                         0              1683  FALL       1
I__2641/O                            ClkMux                       231              1915  FALL       1
INVspi0.tx_shift_reg_i4C/I           INV                            0              1915  FALL       1
INVspi0.tx_shift_reg_i4C/O           INV                            0              1915  RISE       3
spi0.tx_shift_reg_i6_LC_17_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i6_LC_17_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2455   1697  FALL       1
I__2055/I                              LocalMux                       0              2455   1697  FALL       1
I__2055/O                              LocalMux                     309              2763   1697  FALL       1
I__2056/I                              InMux                          0              2763   1697  FALL       1
I__2056/O                              InMux                        217              2981   1697  FALL       1
spi0.tx_shift_reg_i7_LC_16_17_3/in3    LogicCell40_SEQ_MODE_1000      0              2981   1697  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                            Odrv4                          0                 0  FALL       1
I__2590/O                            Odrv4                        372               372  FALL       1
I__2599/I                            Span4Mux_v                     0               372  FALL       1
I__2599/O                            Span4Mux_v                   372               743  FALL       1
I__2612/I                            LocalMux                       0               743  FALL       1
I__2612/O                            LocalMux                     309              1052  FALL       1
I__2625/I                            ClkMux                         0              1052  FALL       1
I__2625/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O           INV                            0              1283  RISE       5
spi0.tx_shift_reg_i7_LC_16_17_3/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.Rx_Lower_Byte_i0_LC_15_18_3/in3
Capture Clock    : spi0.Rx_Lower_Byte_i0_LC_15_18_3/clk
Hold Constraint  : 0p
Path slack       : 1732p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1809
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3640
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout                         LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1767/I                                                  Odrv4                          0              1831   1732  FALL       1
I__1767/O                                                  Odrv4                        372              2202   1732  FALL       1
I__1784/I                                                  LocalMux                       0              2202   1732  FALL       1
I__1784/O                                                  LocalMux                     309              2511   1732  FALL       1
I__1804/I                                                  InMux                          0              2511   1732  FALL       1
I__1804/O                                                  InMux                        217              2728   1732  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/in0    LogicCell40_SEQ_MODE_0000      0              2728   1732  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000    386              3114   1732  FALL       8
I__2139/I                                                  LocalMux                       0              3114   1732  FALL       1
I__2139/O                                                  LocalMux                     309              3423   1732  FALL       1
I__2142/I                                                  InMux                          0              3423   1732  FALL       1
I__2142/O                                                  InMux                        217              3640   1732  FALL       1
spi0.Rx_Lower_Byte_i0_LC_15_18_3/in3                       LogicCell40_SEQ_MODE_1000      0              3640   1732  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                             Odrv12                         0                 0  RISE       1
I__2593/O                             Odrv12                       491               491  RISE       1
I__2605/I                             Sp12to4                        0               491  RISE       1
I__2605/O                             Sp12to4                      428               919  RISE       1
I__2620/I                             Span4Mux_v                     0               919  RISE       1
I__2620/O                             Span4Mux_v                   351              1269  RISE       1
I__2633/I                             LocalMux                       0              1269  RISE       1
I__2633/O                             LocalMux                     330              1599  RISE       1
I__2640/I                             ClkMux                         0              1599  RISE       1
I__2640/O                             ClkMux                       309              1908  RISE       1
spi0.Rx_Lower_Byte_i0_LC_15_18_3/clk  LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.Rx_Lower_Byte_i2_LC_15_18_5/in3
Capture Clock    : spi0.Rx_Lower_Byte_i2_LC_15_18_5/clk
Hold Constraint  : 0p
Path slack       : 1732p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1809
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3640
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout                         LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1767/I                                                  Odrv4                          0              1831   1732  FALL       1
I__1767/O                                                  Odrv4                        372              2202   1732  FALL       1
I__1784/I                                                  LocalMux                       0              2202   1732  FALL       1
I__1784/O                                                  LocalMux                     309              2511   1732  FALL       1
I__1804/I                                                  InMux                          0              2511   1732  FALL       1
I__1804/O                                                  InMux                        217              2728   1732  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/in0    LogicCell40_SEQ_MODE_0000      0              2728   1732  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000    386              3114   1732  FALL       8
I__2139/I                                                  LocalMux                       0              3114   1732  FALL       1
I__2139/O                                                  LocalMux                     309              3423   1732  FALL       1
I__2143/I                                                  InMux                          0              3423   1732  FALL       1
I__2143/O                                                  InMux                        217              3640   1732  FALL       1
spi0.Rx_Lower_Byte_i2_LC_15_18_5/in3                       LogicCell40_SEQ_MODE_1000      0              3640   1732  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                             Odrv12                         0                 0  RISE       1
I__2593/O                             Odrv12                       491               491  RISE       1
I__2605/I                             Sp12to4                        0               491  RISE       1
I__2605/O                             Sp12to4                      428               919  RISE       1
I__2620/I                             Span4Mux_v                     0               919  RISE       1
I__2620/O                             Span4Mux_v                   351              1269  RISE       1
I__2633/I                             LocalMux                       0              1269  RISE       1
I__2633/O                             LocalMux                     330              1599  RISE       1
I__2640/I                             ClkMux                         0              1599  RISE       1
I__2640/O                             ClkMux                       309              1908  RISE       1
spi0.Rx_Lower_Byte_i2_LC_15_18_5/clk  LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.Rx_Lower_Byte_i7_LC_15_18_0/in0
Capture Clock    : spi0.Rx_Lower_Byte_i7_LC_15_18_0/clk
Hold Constraint  : 0p
Path slack       : 1732p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1809
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3640
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout                         LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1767/I                                                  Odrv4                          0              1831   1732  FALL       1
I__1767/O                                                  Odrv4                        372              2202   1732  FALL       1
I__1784/I                                                  LocalMux                       0              2202   1732  FALL       1
I__1784/O                                                  LocalMux                     309              2511   1732  FALL       1
I__1804/I                                                  InMux                          0              2511   1732  FALL       1
I__1804/O                                                  InMux                        217              2728   1732  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/in0    LogicCell40_SEQ_MODE_0000      0              2728   1732  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000    386              3114   1732  FALL       8
I__2139/I                                                  LocalMux                       0              3114   1732  FALL       1
I__2139/O                                                  LocalMux                     309              3423   1732  FALL       1
I__2144/I                                                  InMux                          0              3423   1732  FALL       1
I__2144/O                                                  InMux                        217              3640   1732  FALL       1
spi0.Rx_Lower_Byte_i7_LC_15_18_0/in0                       LogicCell40_SEQ_MODE_1000      0              3640   1732  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                             Odrv12                         0                 0  RISE       1
I__2593/O                             Odrv12                       491               491  RISE       1
I__2605/I                             Sp12to4                        0               491  RISE       1
I__2605/O                             Sp12to4                      428               919  RISE       1
I__2620/I                             Span4Mux_v                     0               919  RISE       1
I__2620/O                             Span4Mux_v                   351              1269  RISE       1
I__2633/I                             LocalMux                       0              1269  RISE       1
I__2633/O                             LocalMux                     330              1599  RISE       1
I__2640/I                             ClkMux                         0              1599  RISE       1
I__2640/O                             ClkMux                       309              1908  RISE       1
spi0.Rx_Lower_Byte_i7_LC_15_18_0/clk  LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i8_LC_14_17_4/in0
Capture Clock    : spi0.t_FSM_i8_LC_14_17_4/clk
Hold Constraint  : 0p
Path slack       : 1760p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1269
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3100
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1764/I                           Odrv4                          0              1831   1438  FALL       1
I__1764/O                           Odrv4                        372              2202   1438  FALL       1
I__1777/I                           Span4Mux_v                     0              2202   1760  FALL       1
I__1777/O                           Span4Mux_v                   372              2574   1760  FALL       1
I__1795/I                           LocalMux                       0              2574   1760  FALL       1
I__1795/O                           LocalMux                     309              2883   1760  FALL       1
I__1807/I                           InMux                          0              2883   1760  FALL       1
I__1807/O                           InMux                        217              3100   1760  FALL       1
spi0.t_FSM_i8_LC_14_17_4/in0        LogicCell40_SEQ_MODE_1010      0              3100   1760  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2602/I                         Span4Mux_v                     0               351  RISE       1
I__2602/O                         Span4Mux_v                   351               701  RISE       1
I__2617/I                         LocalMux                       0               701  RISE       1
I__2617/O                         LocalMux                     330              1031  RISE       1
I__2630/I                         ClkMux                         0              1031  RISE       1
I__2630/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i8_LC_14_17_4/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.rx__5_i1_LC_16_18_1/in3
Capture Clock    : spi0.rx__5_i1_LC_16_18_1/clk
Hold Constraint  : 0p
Path slack       : 1901p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1762/I                           LocalMux                       0              1831    715  FALL       1
I__1762/O                           LocalMux                     309              2139    715  FALL       1
I__1770/I                           InMux                          0              2139    982  FALL       1
I__1770/O                           InMux                        217              2357    982  FALL       1
spi0.i19_3_lut_LC_16_16_2/in3       LogicCell40_SEQ_MODE_0000      0              2357    982  FALL       1
spi0.i19_3_lut_LC_16_16_2/lcout     LogicCell40_SEQ_MODE_0000    288              2644   1529  FALL      23
I__2198/I                           Odrv4                          0              2644   1634  FALL       1
I__2198/O                           Odrv4                        372              3016   1634  FALL       1
I__2215/I                           LocalMux                       0              3016   1901  FALL       1
I__2215/O                           LocalMux                     309              3324   1901  FALL       1
I__2217/I                           InMux                          0              3324   1901  FALL       1
I__2217/O                           InMux                        217              3542   1901  FALL       1
spi0.rx__5_i1_LC_16_18_1/in3        LogicCell40_SEQ_MODE_1000      0              3542   1901  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2624/I                         LocalMux                       0              1003  RISE       1
I__2624/O                         LocalMux                     330              1333  RISE       1
I__2635/I                         ClkMux                         0              1333  RISE       1
I__2635/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i1_LC_16_18_1/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.rx__5_i5_LC_16_18_7/in3
Capture Clock    : spi0.rx__5_i5_LC_16_18_7/clk
Hold Constraint  : 0p
Path slack       : 1901p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1762/I                           LocalMux                       0              1831    715  FALL       1
I__1762/O                           LocalMux                     309              2139    715  FALL       1
I__1770/I                           InMux                          0              2139    982  FALL       1
I__1770/O                           InMux                        217              2357    982  FALL       1
spi0.i19_3_lut_LC_16_16_2/in3       LogicCell40_SEQ_MODE_0000      0              2357    982  FALL       1
spi0.i19_3_lut_LC_16_16_2/lcout     LogicCell40_SEQ_MODE_0000    288              2644   1529  FALL      23
I__2198/I                           Odrv4                          0              2644   1634  FALL       1
I__2198/O                           Odrv4                        372              3016   1634  FALL       1
I__2215/I                           LocalMux                       0              3016   1901  FALL       1
I__2215/O                           LocalMux                     309              3324   1901  FALL       1
I__2218/I                           InMux                          0              3324   1901  FALL       1
I__2218/O                           InMux                        217              3542   1901  FALL       1
spi0.rx__5_i5_LC_16_18_7/in3        LogicCell40_SEQ_MODE_1000      0              3542   1901  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2624/I                         LocalMux                       0              1003  RISE       1
I__2624/O                         LocalMux                     330              1333  RISE       1
I__2635/I                         ClkMux                         0              1333  RISE       1
I__2635/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i5_LC_16_18_7/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.rx__5_i8_LC_16_18_0/in0
Capture Clock    : spi0.rx__5_i8_LC_16_18_0/clk
Hold Constraint  : 0p
Path slack       : 1901p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1762/I                           LocalMux                       0              1831    715  FALL       1
I__1762/O                           LocalMux                     309              2139    715  FALL       1
I__1770/I                           InMux                          0              2139    982  FALL       1
I__1770/O                           InMux                        217              2357    982  FALL       1
spi0.i19_3_lut_LC_16_16_2/in3       LogicCell40_SEQ_MODE_0000      0              2357    982  FALL       1
spi0.i19_3_lut_LC_16_16_2/lcout     LogicCell40_SEQ_MODE_0000    288              2644   1529  FALL      23
I__2198/I                           Odrv4                          0              2644   1634  FALL       1
I__2198/O                           Odrv4                        372              3016   1634  FALL       1
I__2215/I                           LocalMux                       0              3016   1901  FALL       1
I__2215/O                           LocalMux                     309              3324   1901  FALL       1
I__2219/I                           InMux                          0              3324   1901  FALL       1
I__2219/O                           InMux                        217              3542   1901  FALL       1
spi0.rx__5_i8_LC_16_18_0/in0        LogicCell40_SEQ_MODE_1000      0              3542   1901  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2624/I                         LocalMux                       0              1003  RISE       1
I__2624/O                         LocalMux                     330              1333  RISE       1
I__2635/I                         ClkMux                         0              1333  RISE       1
I__2635/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i8_LC_16_18_0/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.rx__5_i9_LC_16_18_5/in3
Capture Clock    : spi0.rx__5_i9_LC_16_18_5/clk
Hold Constraint  : 0p
Path slack       : 1901p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1762/I                           LocalMux                       0              1831    715  FALL       1
I__1762/O                           LocalMux                     309              2139    715  FALL       1
I__1770/I                           InMux                          0              2139    982  FALL       1
I__1770/O                           InMux                        217              2357    982  FALL       1
spi0.i19_3_lut_LC_16_16_2/in3       LogicCell40_SEQ_MODE_0000      0              2357    982  FALL       1
spi0.i19_3_lut_LC_16_16_2/lcout     LogicCell40_SEQ_MODE_0000    288              2644   1529  FALL      23
I__2198/I                           Odrv4                          0              2644   1634  FALL       1
I__2198/O                           Odrv4                        372              3016   1634  FALL       1
I__2215/I                           LocalMux                       0              3016   1901  FALL       1
I__2215/O                           LocalMux                     309              3324   1901  FALL       1
I__2220/I                           InMux                          0              3324   1901  FALL       1
I__2220/O                           InMux                        217              3542   1901  FALL       1
spi0.rx__5_i9_LC_16_18_5/in3        LogicCell40_SEQ_MODE_1000      0              3542   1901  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2624/I                         LocalMux                       0              1003  RISE       1
I__2624/O                         LocalMux                     330              1333  RISE       1
I__2635/I                         ClkMux                         0              1333  RISE       1
I__2635/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i9_LC_16_18_5/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i1_LC_15_15_3/in0
Capture Clock    : spi0.t_FSM_i1_LC_15_15_3/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1437
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3268
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout            LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1762/I                                     LocalMux                       0              1831    715  FALL       1
I__1762/O                                     LocalMux                     309              2139    715  FALL       1
I__1772/I                                     InMux                          0              2139   1361  FALL       1
I__1772/O                                     InMux                        217              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in0    LogicCell40_SEQ_MODE_0000      0              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    386              2742   1361  FALL      16
I__1531/I                                     LocalMux                       0              2742   1978  FALL       1
I__1531/O                                     LocalMux                     309              3051   1978  FALL       1
I__1539/I                                     InMux                          0              3051   1978  FALL       1
I__1539/O                                     InMux                        217              3268   1978  FALL       1
spi0.t_FSM_i1_LC_15_15_3/in0                  LogicCell40_SEQ_MODE_1010      0              3268   1978  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i1_LC_15_15_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i2_LC_15_15_4/in3
Capture Clock    : spi0.t_FSM_i2_LC_15_15_4/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1437
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3268
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout            LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1762/I                                     LocalMux                       0              1831    715  FALL       1
I__1762/O                                     LocalMux                     309              2139    715  FALL       1
I__1772/I                                     InMux                          0              2139   1361  FALL       1
I__1772/O                                     InMux                        217              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in0    LogicCell40_SEQ_MODE_0000      0              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    386              2742   1361  FALL      16
I__1531/I                                     LocalMux                       0              2742   1978  FALL       1
I__1531/O                                     LocalMux                     309              3051   1978  FALL       1
I__1540/I                                     InMux                          0              3051   1978  FALL       1
I__1540/O                                     InMux                        217              3268   1978  FALL       1
spi0.t_FSM_i2_LC_15_15_4/in3                  LogicCell40_SEQ_MODE_1010      0              3268   1978  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i2_LC_15_15_4/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.CS_w_79_LC_14_15_6/in3
Capture Clock    : spi0.CS_w_79_LC_14_15_6/clk
Hold Constraint  : 0p
Path slack       : 1985p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1815/I                           LocalMux                       0              2448   1985  FALL       1
I__1815/O                           LocalMux                     309              2756   1985  FALL       1
I__1831/I                           InMux                          0              2756   1985  FALL       1
I__1831/O                           InMux                        217              2974   1985  FALL       1
spi0.CS_w_79_LC_14_15_6/in3         LogicCell40_SEQ_MODE_1001      0              2974   1985  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2597/I                         LocalMux                       0               351  RISE       1
I__2597/O                         LocalMux                     330               680  RISE       1
I__2609/I                         ClkMux                         0               680  RISE       1
I__2609/O                         ClkMux                       309               989  RISE       1
spi0.CS_w_79_LC_14_15_6/clk       LogicCell40_SEQ_MODE_1001      0               989  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.CS_w_79_LC_14_15_6/in1
Capture Clock    : spi0.CS_w_79_LC_14_15_6/clk
Hold Constraint  : 0p
Path slack       : 1985p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1333  FALL      13
I__1839/I                           LocalMux                       0              2448   1985  FALL       1
I__1839/O                           LocalMux                     309              2756   1985  FALL       1
I__1852/I                           InMux                          0              2756   1985  FALL       1
I__1852/O                           InMux                        217              2974   1985  FALL       1
spi0.CS_w_79_LC_14_15_6/in1         LogicCell40_SEQ_MODE_1001      0              2974   1985  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2597/I                         LocalMux                       0               351  RISE       1
I__2597/O                         LocalMux                     330               680  RISE       1
I__2609/I                         ClkMux                         0               680  RISE       1
I__2609/O                         ClkMux                       309               989  RISE       1
spi0.CS_w_79_LC_14_15_6/clk       LogicCell40_SEQ_MODE_1001      0               989  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.Rx_Lower_Byte_i4_LC_16_16_1/in3
Capture Clock    : spi0.Rx_Lower_Byte_i4_LC_16_16_1/clk
Hold Constraint  : 0p
Path slack       : 1999p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1809
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3640
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout                         LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1767/I                                                  Odrv4                          0              1831   1732  FALL       1
I__1767/O                                                  Odrv4                        372              2202   1732  FALL       1
I__1784/I                                                  LocalMux                       0              2202   1732  FALL       1
I__1784/O                                                  LocalMux                     309              2511   1732  FALL       1
I__1804/I                                                  InMux                          0              2511   1732  FALL       1
I__1804/O                                                  InMux                        217              2728   1732  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/in0    LogicCell40_SEQ_MODE_0000      0              2728   1732  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000    386              3114   1732  FALL       8
I__2141/I                                                  LocalMux                       0              3114   1999  FALL       1
I__2141/O                                                  LocalMux                     309              3423   1999  FALL       1
I__2148/I                                                  InMux                          0              3423   1999  FALL       1
I__2148/O                                                  InMux                        217              3640   1999  FALL       1
spi0.Rx_Lower_Byte_i4_LC_16_16_1/in3                       LogicCell40_SEQ_MODE_1000      0              3640   1999  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                             Odrv4                          0                 0  RISE       1
I__2590/O                             Odrv4                        351               351  RISE       1
I__2598/I                             Span4Mux_h                     0               351  RISE       1
I__2598/O                             Span4Mux_h                   302               652  RISE       1
I__2611/I                             Span4Mux_v                     0               652  RISE       1
I__2611/O                             Span4Mux_v                   351              1003  RISE       1
I__2623/I                             LocalMux                       0              1003  RISE       1
I__2623/O                             LocalMux                     330              1333  RISE       1
I__2634/I                             ClkMux                         0              1333  RISE       1
I__2634/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i4_LC_16_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.Rx_Lower_Byte_i5_LC_16_16_7/in3
Capture Clock    : spi0.Rx_Lower_Byte_i5_LC_16_16_7/clk
Hold Constraint  : 0p
Path slack       : 1999p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1809
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3640
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout                         LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1767/I                                                  Odrv4                          0              1831   1732  FALL       1
I__1767/O                                                  Odrv4                        372              2202   1732  FALL       1
I__1784/I                                                  LocalMux                       0              2202   1732  FALL       1
I__1784/O                                                  LocalMux                     309              2511   1732  FALL       1
I__1804/I                                                  InMux                          0              2511   1732  FALL       1
I__1804/O                                                  InMux                        217              2728   1732  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/in0    LogicCell40_SEQ_MODE_0000      0              2728   1732  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000    386              3114   1732  FALL       8
I__2141/I                                                  LocalMux                       0              3114   1999  FALL       1
I__2141/O                                                  LocalMux                     309              3423   1999  FALL       1
I__2149/I                                                  InMux                          0              3423   1999  FALL       1
I__2149/O                                                  InMux                        217              3640   1999  FALL       1
spi0.Rx_Lower_Byte_i5_LC_16_16_7/in3                       LogicCell40_SEQ_MODE_1000      0              3640   1999  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                             Odrv4                          0                 0  RISE       1
I__2590/O                             Odrv4                        351               351  RISE       1
I__2598/I                             Span4Mux_h                     0               351  RISE       1
I__2598/O                             Span4Mux_h                   302               652  RISE       1
I__2611/I                             Span4Mux_v                     0               652  RISE       1
I__2611/O                             Span4Mux_v                   351              1003  RISE       1
I__2623/I                             LocalMux                       0              1003  RISE       1
I__2623/O                             LocalMux                     330              1333  RISE       1
I__2634/I                             ClkMux                         0              1333  RISE       1
I__2634/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i5_LC_16_16_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i5_LC_16_18_7/lcout
Path End         : spi0.Rx_Lower_Byte_i3_LC_17_15_4/in1
Capture Clock    : spi0.Rx_Lower_Byte_i3_LC_17_15_4/clk
Hold Constraint  : 0p
Path slack       : 2105p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   1214
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3395
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2624/I                         LocalMux                       0              1003  RISE       1
I__2624/O                         LocalMux                     330              1333  RISE       1
I__2635/I                         ClkMux                         0              1333  RISE       1
I__2635/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i5_LC_16_18_7/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i5_LC_16_18_7/lcout        LogicCell40_SEQ_MODE_1000    540              2181   1438  FALL       2
I__2103/I                             Odrv4                          0              2181   1438  FALL       1
I__2103/O                             Odrv4                        372              2553   1438  FALL       1
I__2105/I                             Span4Mux_h                     0              2553   2104  FALL       1
I__2105/O                             Span4Mux_h                   316              2869   2104  FALL       1
I__2107/I                             LocalMux                       0              2869   2104  FALL       1
I__2107/O                             LocalMux                     309              3177   2104  FALL       1
I__2108/I                             InMux                          0              3177   2104  FALL       1
I__2108/O                             InMux                        217              3395   2104  FALL       1
spi0.Rx_Lower_Byte_i3_LC_17_15_4/in1  LogicCell40_SEQ_MODE_1000      0              3395   2104  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                             Odrv4                          0                 0  RISE       1
I__2590/O                             Odrv4                        351               351  RISE       1
I__2598/I                             Span4Mux_h                     0               351  RISE       1
I__2598/O                             Span4Mux_h                   302               652  RISE       1
I__2610/I                             LocalMux                       0               652  RISE       1
I__2610/O                             LocalMux                     330               982  RISE       1
I__2622/I                             ClkMux                         0               982  RISE       1
I__2622/O                             ClkMux                       309              1290  RISE       1
spi0.Rx_Lower_Byte_i3_LC_17_15_4/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i3_LC_16_15_5/in2
Capture Clock    : spi0.t_FSM_i3_LC_16_15_5/clk
Hold Constraint  : 0p
Path slack       : 2139p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1129
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1437
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3268
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout            LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1762/I                                     LocalMux                       0              1831    715  FALL       1
I__1762/O                                     LocalMux                     309              2139    715  FALL       1
I__1772/I                                     InMux                          0              2139   1361  FALL       1
I__1772/O                                     InMux                        217              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in0    LogicCell40_SEQ_MODE_0000      0              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    386              2742   1361  FALL      16
I__1530/I                                     LocalMux                       0              2742   2139  FALL       1
I__1530/O                                     LocalMux                     309              3051   2139  FALL       1
I__1535/I                                     InMux                          0              3051   2139  FALL       1
I__1535/O                                     InMux                        217              3268   2139  FALL       1
I__1551/I                                     CascadeMux                     0              3268   2139  FALL       1
I__1551/O                                     CascadeMux                     0              3268   2139  FALL       1
spi0.t_FSM_i3_LC_16_15_5/in2                  LogicCell40_SEQ_MODE_1010      0              3268   2139  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i3_LC_16_15_5/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i5_LC_16_15_1/in2
Capture Clock    : spi0.t_FSM_i5_LC_16_15_1/clk
Hold Constraint  : 0p
Path slack       : 2139p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1129
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1437
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3268
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout            LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1762/I                                     LocalMux                       0              1831    715  FALL       1
I__1762/O                                     LocalMux                     309              2139    715  FALL       1
I__1772/I                                     InMux                          0              2139   1361  FALL       1
I__1772/O                                     InMux                        217              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in0    LogicCell40_SEQ_MODE_0000      0              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    386              2742   1361  FALL      16
I__1530/I                                     LocalMux                       0              2742   2139  FALL       1
I__1530/O                                     LocalMux                     309              3051   2139  FALL       1
I__1536/I                                     InMux                          0              3051   2139  FALL       1
I__1536/O                                     InMux                        217              3268   2139  FALL       1
I__1552/I                                     CascadeMux                     0              3268   2139  FALL       1
I__1552/O                                     CascadeMux                     0              3268   2139  FALL       1
spi0.t_FSM_i5_LC_16_15_1/in2                  LogicCell40_SEQ_MODE_1010      0              3268   2139  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i5_LC_16_15_1/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i4_LC_16_15_4/in3
Capture Clock    : spi0.t_FSM_i4_LC_16_15_4/clk
Hold Constraint  : 0p
Path slack       : 2139p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1129
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1437
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3268
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout            LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1762/I                                     LocalMux                       0              1831    715  FALL       1
I__1762/O                                     LocalMux                     309              2139    715  FALL       1
I__1772/I                                     InMux                          0              2139   1361  FALL       1
I__1772/O                                     InMux                        217              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in0    LogicCell40_SEQ_MODE_0000      0              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    386              2742   1361  FALL      16
I__1530/I                                     LocalMux                       0              2742   2139  FALL       1
I__1530/O                                     LocalMux                     309              3051   2139  FALL       1
I__1537/I                                     InMux                          0              3051   2139  FALL       1
I__1537/O                                     InMux                        217              3268   2139  FALL       1
spi0.t_FSM_i4_LC_16_15_4/in3                  LogicCell40_SEQ_MODE_1010      0              3268   2139  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i4_LC_16_15_4/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i6_LC_16_15_2/in3
Capture Clock    : spi0.t_FSM_i6_LC_16_15_2/clk
Hold Constraint  : 0p
Path slack       : 2139p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1129
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1437
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3268
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout            LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1762/I                                     LocalMux                       0              1831    715  FALL       1
I__1762/O                                     LocalMux                     309              2139    715  FALL       1
I__1772/I                                     InMux                          0              2139   1361  FALL       1
I__1772/O                                     InMux                        217              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in0    LogicCell40_SEQ_MODE_0000      0              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    386              2742   1361  FALL      16
I__1530/I                                     LocalMux                       0              2742   2139  FALL       1
I__1530/O                                     LocalMux                     309              3051   2139  FALL       1
I__1538/I                                     InMux                          0              3051   2139  FALL       1
I__1538/O                                     InMux                        217              3268   2139  FALL       1
spi0.t_FSM_i6_LC_16_15_2/in3                  LogicCell40_SEQ_MODE_1010      0              3268   2139  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i6_LC_16_15_2/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i0_LC_14_16_7/in0
Capture Clock    : spi0.t_FSM_i0_LC_14_16_7/clk
Hold Constraint  : 0p
Path slack       : 2300p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1809
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3640
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout            LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1762/I                                     LocalMux                       0              1831    715  FALL       1
I__1762/O                                     LocalMux                     309              2139    715  FALL       1
I__1772/I                                     InMux                          0              2139   1361  FALL       1
I__1772/O                                     InMux                        217              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in0    LogicCell40_SEQ_MODE_0000      0              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    386              2742   1361  FALL      16
I__1529/I                                     Odrv4                          0              2742   2300  FALL       1
I__1529/O                                     Odrv4                        372              3114   2300  FALL       1
I__1534/I                                     LocalMux                       0              3114   2300  FALL       1
I__1534/O                                     LocalMux                     309              3423   2300  FALL       1
I__1543/I                                     InMux                          0              3423   2300  FALL       1
I__1543/O                                     InMux                        217              3640   2300  FALL       1
spi0.t_FSM_i0_LC_14_16_7/in0                  LogicCell40_SEQ_MODE_1011      0              3640   2300  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i0_LC_14_16_7/clk      LogicCell40_SEQ_MODE_1011      0              1340  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i12_LC_14_16_1/in0
Capture Clock    : spi0.t_FSM_i12_LC_14_16_1/clk
Hold Constraint  : 0p
Path slack       : 2300p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1809
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3640
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout            LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1762/I                                     LocalMux                       0              1831    715  FALL       1
I__1762/O                                     LocalMux                     309              2139    715  FALL       1
I__1772/I                                     InMux                          0              2139   1361  FALL       1
I__1772/O                                     InMux                        217              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in0    LogicCell40_SEQ_MODE_0000      0              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    386              2742   1361  FALL      16
I__1529/I                                     Odrv4                          0              2742   2300  FALL       1
I__1529/O                                     Odrv4                        372              3114   2300  FALL       1
I__1534/I                                     LocalMux                       0              3114   2300  FALL       1
I__1534/O                                     LocalMux                     309              3423   2300  FALL       1
I__1544/I                                     InMux                          0              3423   2300  FALL       1
I__1544/O                                     InMux                        217              3640   2300  FALL       1
spi0.t_FSM_i12_LC_14_16_1/in0                 LogicCell40_SEQ_MODE_1010      0              3640   2300  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i12_LC_14_16_1/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i13_LC_14_16_3/in0
Capture Clock    : spi0.t_FSM_i13_LC_14_16_3/clk
Hold Constraint  : 0p
Path slack       : 2300p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1809
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3640
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout            LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1762/I                                     LocalMux                       0              1831    715  FALL       1
I__1762/O                                     LocalMux                     309              2139    715  FALL       1
I__1772/I                                     InMux                          0              2139   1361  FALL       1
I__1772/O                                     InMux                        217              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in0    LogicCell40_SEQ_MODE_0000      0              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    386              2742   1361  FALL      16
I__1529/I                                     Odrv4                          0              2742   2300  FALL       1
I__1529/O                                     Odrv4                        372              3114   2300  FALL       1
I__1534/I                                     LocalMux                       0              3114   2300  FALL       1
I__1534/O                                     LocalMux                     309              3423   2300  FALL       1
I__1545/I                                     InMux                          0              3423   2300  FALL       1
I__1545/O                                     InMux                        217              3640   2300  FALL       1
spi0.t_FSM_i13_LC_14_16_3/in0                 LogicCell40_SEQ_MODE_1010      0              3640   2300  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i13_LC_14_16_3/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i14_LC_14_16_5/in0
Capture Clock    : spi0.t_FSM_i14_LC_14_16_5/clk
Hold Constraint  : 0p
Path slack       : 2300p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1809
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3640
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout            LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1762/I                                     LocalMux                       0              1831    715  FALL       1
I__1762/O                                     LocalMux                     309              2139    715  FALL       1
I__1772/I                                     InMux                          0              2139   1361  FALL       1
I__1772/O                                     InMux                        217              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in0    LogicCell40_SEQ_MODE_0000      0              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    386              2742   1361  FALL      16
I__1529/I                                     Odrv4                          0              2742   2300  FALL       1
I__1529/O                                     Odrv4                        372              3114   2300  FALL       1
I__1534/I                                     LocalMux                       0              3114   2300  FALL       1
I__1534/O                                     LocalMux                     309              3423   2300  FALL       1
I__1546/I                                     InMux                          0              3423   2300  FALL       1
I__1546/O                                     InMux                        217              3640   2300  FALL       1
spi0.t_FSM_i14_LC_14_16_5/in0                 LogicCell40_SEQ_MODE_1010      0              3640   2300  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i14_LC_14_16_5/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i10_LC_14_16_6/in3
Capture Clock    : spi0.t_FSM_i10_LC_14_16_6/clk
Hold Constraint  : 0p
Path slack       : 2300p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1809
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3640
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout            LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1762/I                                     LocalMux                       0              1831    715  FALL       1
I__1762/O                                     LocalMux                     309              2139    715  FALL       1
I__1772/I                                     InMux                          0              2139   1361  FALL       1
I__1772/O                                     InMux                        217              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in0    LogicCell40_SEQ_MODE_0000      0              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    386              2742   1361  FALL      16
I__1529/I                                     Odrv4                          0              2742   2300  FALL       1
I__1529/O                                     Odrv4                        372              3114   2300  FALL       1
I__1534/I                                     LocalMux                       0              3114   2300  FALL       1
I__1534/O                                     LocalMux                     309              3423   2300  FALL       1
I__1547/I                                     InMux                          0              3423   2300  FALL       1
I__1547/O                                     InMux                        217              3640   2300  FALL       1
spi0.t_FSM_i10_LC_14_16_6/in3                 LogicCell40_SEQ_MODE_1010      0              3640   2300  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i10_LC_14_16_6/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i11_LC_14_16_0/in3
Capture Clock    : spi0.t_FSM_i11_LC_14_16_0/clk
Hold Constraint  : 0p
Path slack       : 2300p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1809
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3640
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout            LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1762/I                                     LocalMux                       0              1831    715  FALL       1
I__1762/O                                     LocalMux                     309              2139    715  FALL       1
I__1772/I                                     InMux                          0              2139   1361  FALL       1
I__1772/O                                     InMux                        217              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in0    LogicCell40_SEQ_MODE_0000      0              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    386              2742   1361  FALL      16
I__1529/I                                     Odrv4                          0              2742   2300  FALL       1
I__1529/O                                     Odrv4                        372              3114   2300  FALL       1
I__1534/I                                     LocalMux                       0              3114   2300  FALL       1
I__1534/O                                     LocalMux                     309              3423   2300  FALL       1
I__1548/I                                     InMux                          0              3423   2300  FALL       1
I__1548/O                                     InMux                        217              3640   2300  FALL       1
spi0.t_FSM_i11_LC_14_16_0/in3                 LogicCell40_SEQ_MODE_1010      0              3640   2300  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i11_LC_14_16_0/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i15_LC_14_16_4/in3
Capture Clock    : spi0.t_FSM_i15_LC_14_16_4/clk
Hold Constraint  : 0p
Path slack       : 2300p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1809
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3640
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout            LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1762/I                                     LocalMux                       0              1831    715  FALL       1
I__1762/O                                     LocalMux                     309              2139    715  FALL       1
I__1772/I                                     InMux                          0              2139   1361  FALL       1
I__1772/O                                     InMux                        217              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in0    LogicCell40_SEQ_MODE_0000      0              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    386              2742   1361  FALL      16
I__1529/I                                     Odrv4                          0              2742   2300  FALL       1
I__1529/O                                     Odrv4                        372              3114   2300  FALL       1
I__1534/I                                     LocalMux                       0              3114   2300  FALL       1
I__1534/O                                     LocalMux                     309              3423   2300  FALL       1
I__1549/I                                     InMux                          0              3423   2300  FALL       1
I__1549/O                                     InMux                        217              3640   2300  FALL       1
spi0.t_FSM_i15_LC_14_16_4/in3                 LogicCell40_SEQ_MODE_1010      0              3640   2300  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i15_LC_14_16_4/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i9_LC_14_16_2/in3
Capture Clock    : spi0.t_FSM_i9_LC_14_16_2/clk
Hold Constraint  : 0p
Path slack       : 2300p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1809
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3640
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout            LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1762/I                                     LocalMux                       0              1831    715  FALL       1
I__1762/O                                     LocalMux                     309              2139    715  FALL       1
I__1772/I                                     InMux                          0              2139   1361  FALL       1
I__1772/O                                     InMux                        217              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in0    LogicCell40_SEQ_MODE_0000      0              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    386              2742   1361  FALL      16
I__1529/I                                     Odrv4                          0              2742   2300  FALL       1
I__1529/O                                     Odrv4                        372              3114   2300  FALL       1
I__1534/I                                     LocalMux                       0              3114   2300  FALL       1
I__1534/O                                     LocalMux                     309              3423   2300  FALL       1
I__1550/I                                     InMux                          0              3423   2300  FALL       1
I__1550/O                                     InMux                        217              3640   2300  FALL       1
spi0.t_FSM_i9_LC_14_16_2/in3                  LogicCell40_SEQ_MODE_1010      0              3640   2300  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i9_LC_14_16_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.Rx_Lower_Byte_i6_LC_17_18_0/in3
Capture Clock    : spi0.Rx_Lower_Byte_i6_LC_17_18_0/clk
Hold Constraint  : 0p
Path slack       : 2440p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   2552
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4383
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout                         LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1767/I                                                  Odrv4                          0              1831   1732  FALL       1
I__1767/O                                                  Odrv4                        372              2202   1732  FALL       1
I__1784/I                                                  LocalMux                       0              2202   1732  FALL       1
I__1784/O                                                  LocalMux                     309              2511   1732  FALL       1
I__1804/I                                                  InMux                          0              2511   1732  FALL       1
I__1804/O                                                  InMux                        217              2728   1732  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/in0    LogicCell40_SEQ_MODE_0000      0              2728   1732  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000    386              3114   1732  FALL       8
I__2140/I                                                  Odrv4                          0              3114   2441  FALL       1
I__2140/O                                                  Odrv4                        372              3486   2441  FALL       1
I__2146/I                                                  Span4Mux_v                     0              3486   2441  FALL       1
I__2146/O                                                  Span4Mux_v                   372              3857   2441  FALL       1
I__2151/I                                                  LocalMux                       0              3857   2441  FALL       1
I__2151/O                                                  LocalMux                     309              4166   2441  FALL       1
I__2153/I                                                  InMux                          0              4166   2441  FALL       1
I__2153/O                                                  InMux                        217              4383   2441  FALL       1
spi0.Rx_Lower_Byte_i6_LC_17_18_0/in3                       LogicCell40_SEQ_MODE_1000      0              4383   2441  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                             Odrv4                          0                 0  RISE       1
I__2591/O                             Odrv4                        351               351  RISE       1
I__2600/I                             Span4Mux_h                     0               351  RISE       1
I__2600/O                             Span4Mux_h                   302               652  RISE       1
I__2614/I                             Span4Mux_h                     0               652  RISE       1
I__2614/O                             Span4Mux_h                   302               954  RISE       1
I__2627/I                             Span4Mux_v                     0               954  RISE       1
I__2627/O                             Span4Mux_v                   351              1305  RISE       1
I__2637/I                             LocalMux                       0              1305  RISE       1
I__2637/O                             LocalMux                     330              1634  RISE       1
I__2642/I                             ClkMux                         0              1634  RISE       1
I__2642/O                             ClkMux                       309              1943  RISE       1
spi0.Rx_Lower_Byte_i6_LC_17_18_0/clk  LogicCell40_SEQ_MODE_1000      0              1943  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_16_15_2/lcout
Path End         : spi0.state_reg_i1_LC_15_15_1/in1
Capture Clock    : spi0.state_reg_i1_LC_15_15_1/clk
Hold Constraint  : 0p
Path slack       : 2525p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1129
+ Clock To Q                                         540
+ Data Path Delay                                   2146
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3815
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i6_LC_16_15_2/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_16_15_2/lcout        LogicCell40_SEQ_MODE_1010    540              1669    288  FALL       4
I__1293/I                             Odrv4                          0              1669   2350  FALL       1
I__1293/O                             Odrv4                        372              2041   2350  FALL       1
I__1297/I                             LocalMux                       0              2041   2350  FALL       1
I__1297/O                             LocalMux                     309              2350   2350  FALL       1
I__1300/I                             InMux                          0              2350   2350  FALL       1
I__1300/O                             InMux                        217              2567   2350  FALL       1
I__1301/I                             CascadeMux                     0              2567   2350  FALL       1
I__1301/O                             CascadeMux                     0              2567   2350  FALL       1
spi0.i1_2_lut_3_lut_LC_15_17_2/in2    LogicCell40_SEQ_MODE_0000      0              2567   2350  FALL       1
spi0.i1_2_lut_3_lut_LC_15_17_2/lcout  LogicCell40_SEQ_MODE_0000    351              2918   2350  FALL       2
I__1555/I                             Odrv4                          0              2918   2525  FALL       1
I__1555/O                             Odrv4                        372              3289   2525  FALL       1
I__1557/I                             LocalMux                       0              3289   2525  FALL       1
I__1557/O                             LocalMux                     309              3598   2525  FALL       1
I__1558/I                             InMux                          0              3598   2525  FALL       1
I__1558/O                             InMux                        217              3815   2525  FALL       1
spi0.state_reg_i1_LC_15_15_1/in1      LogicCell40_SEQ_MODE_1010      0              3815   2525  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i0_LC_14_16_7/in3
Capture Clock    : spi0.t_FSM_i0_LC_14_16_7/clk
Hold Constraint  : 0p
Path slack       : 2538p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1430
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3878
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                           LocalMux                       0              2448   1066  FALL       1
I__1812/O                           LocalMux                     309              2756   1066  FALL       1
I__1827/I                           InMux                          0              2756   1389  FALL       1
I__1827/O                           InMux                        217              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/in1        LogicCell40_SEQ_MODE_0000      0              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/lcout      LogicCell40_SEQ_MODE_0000    379              3352   2539  FALL      15
I__1665/I                           LocalMux                       0              3352   2539  FALL       1
I__1665/O                           LocalMux                     309              3661   2539  FALL       1
I__1669/I                           InMux                          0              3661   2539  FALL       1
I__1669/O                           InMux                        217              3878   2539  FALL       1
spi0.t_FSM_i0_LC_14_16_7/in3        LogicCell40_SEQ_MODE_1011      0              3878   2539  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i0_LC_14_16_7/clk      LogicCell40_SEQ_MODE_1011      0              1340  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i8_LC_14_17_4/in1
Capture Clock    : spi0.t_FSM_i8_LC_14_17_4/clk
Hold Constraint  : 0p
Path slack       : 2538p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1430
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3878
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                           LocalMux                       0              2448   1066  FALL       1
I__1812/O                           LocalMux                     309              2756   1066  FALL       1
I__1827/I                           InMux                          0              2756   1389  FALL       1
I__1827/O                           InMux                        217              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/in1        LogicCell40_SEQ_MODE_0000      0              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/lcout      LogicCell40_SEQ_MODE_0000    379              3352   2539  FALL      15
I__1668/I                           LocalMux                       0              3352   2539  FALL       1
I__1668/O                           LocalMux                     309              3661   2539  FALL       1
I__1683/I                           InMux                          0              3661   2539  FALL       1
I__1683/O                           InMux                        217              3878   2539  FALL       1
spi0.t_FSM_i8_LC_14_17_4/in1        LogicCell40_SEQ_MODE_1010      0              3878   2539  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2602/I                         Span4Mux_v                     0               351  RISE       1
I__2602/O                         Span4Mux_v                   351               701  RISE       1
I__2617/I                         LocalMux                       0               701  RISE       1
I__2617/O                         LocalMux                     330              1031  RISE       1
I__2630/I                         ClkMux                         0              1031  RISE       1
I__2630/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i8_LC_14_17_4/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i10_LC_14_16_6/in0
Capture Clock    : spi0.t_FSM_i10_LC_14_16_6/clk
Hold Constraint  : 0p
Path slack       : 2538p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1430
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3878
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                           LocalMux                       0              2448   1066  FALL       1
I__1812/O                           LocalMux                     309              2756   1066  FALL       1
I__1827/I                           InMux                          0              2756   1389  FALL       1
I__1827/O                           InMux                        217              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/in1        LogicCell40_SEQ_MODE_0000      0              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/lcout      LogicCell40_SEQ_MODE_0000    379              3352   2539  FALL      15
I__1665/I                           LocalMux                       0              3352   2539  FALL       1
I__1665/O                           LocalMux                     309              3661   2539  FALL       1
I__1670/I                           InMux                          0              3661   2539  FALL       1
I__1670/O                           InMux                        217              3878   2539  FALL       1
spi0.t_FSM_i10_LC_14_16_6/in0       LogicCell40_SEQ_MODE_1010      0              3878   2539  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i10_LC_14_16_6/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i11_LC_14_16_0/in0
Capture Clock    : spi0.t_FSM_i11_LC_14_16_0/clk
Hold Constraint  : 0p
Path slack       : 2538p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1430
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3878
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                           LocalMux                       0              2448   1066  FALL       1
I__1812/O                           LocalMux                     309              2756   1066  FALL       1
I__1827/I                           InMux                          0              2756   1389  FALL       1
I__1827/O                           InMux                        217              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/in1        LogicCell40_SEQ_MODE_0000      0              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/lcout      LogicCell40_SEQ_MODE_0000    379              3352   2539  FALL      15
I__1665/I                           LocalMux                       0              3352   2539  FALL       1
I__1665/O                           LocalMux                     309              3661   2539  FALL       1
I__1671/I                           InMux                          0              3661   2539  FALL       1
I__1671/O                           InMux                        217              3878   2539  FALL       1
spi0.t_FSM_i11_LC_14_16_0/in0       LogicCell40_SEQ_MODE_1010      0              3878   2539  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i11_LC_14_16_0/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i12_LC_14_16_1/in3
Capture Clock    : spi0.t_FSM_i12_LC_14_16_1/clk
Hold Constraint  : 0p
Path slack       : 2538p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1430
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3878
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                           LocalMux                       0              2448   1066  FALL       1
I__1812/O                           LocalMux                     309              2756   1066  FALL       1
I__1827/I                           InMux                          0              2756   1389  FALL       1
I__1827/O                           InMux                        217              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/in1        LogicCell40_SEQ_MODE_0000      0              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/lcout      LogicCell40_SEQ_MODE_0000    379              3352   2539  FALL      15
I__1665/I                           LocalMux                       0              3352   2539  FALL       1
I__1665/O                           LocalMux                     309              3661   2539  FALL       1
I__1672/I                           InMux                          0              3661   2539  FALL       1
I__1672/O                           InMux                        217              3878   2539  FALL       1
spi0.t_FSM_i12_LC_14_16_1/in3       LogicCell40_SEQ_MODE_1010      0              3878   2539  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i12_LC_14_16_1/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i13_LC_14_16_3/in3
Capture Clock    : spi0.t_FSM_i13_LC_14_16_3/clk
Hold Constraint  : 0p
Path slack       : 2538p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1430
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3878
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                           LocalMux                       0              2448   1066  FALL       1
I__1812/O                           LocalMux                     309              2756   1066  FALL       1
I__1827/I                           InMux                          0              2756   1389  FALL       1
I__1827/O                           InMux                        217              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/in1        LogicCell40_SEQ_MODE_0000      0              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/lcout      LogicCell40_SEQ_MODE_0000    379              3352   2539  FALL      15
I__1665/I                           LocalMux                       0              3352   2539  FALL       1
I__1665/O                           LocalMux                     309              3661   2539  FALL       1
I__1673/I                           InMux                          0              3661   2539  FALL       1
I__1673/O                           InMux                        217              3878   2539  FALL       1
spi0.t_FSM_i13_LC_14_16_3/in3       LogicCell40_SEQ_MODE_1010      0              3878   2539  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i13_LC_14_16_3/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i14_LC_14_16_5/in3
Capture Clock    : spi0.t_FSM_i14_LC_14_16_5/clk
Hold Constraint  : 0p
Path slack       : 2538p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1430
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3878
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                           LocalMux                       0              2448   1066  FALL       1
I__1812/O                           LocalMux                     309              2756   1066  FALL       1
I__1827/I                           InMux                          0              2756   1389  FALL       1
I__1827/O                           InMux                        217              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/in1        LogicCell40_SEQ_MODE_0000      0              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/lcout      LogicCell40_SEQ_MODE_0000    379              3352   2539  FALL      15
I__1665/I                           LocalMux                       0              3352   2539  FALL       1
I__1665/O                           LocalMux                     309              3661   2539  FALL       1
I__1674/I                           InMux                          0              3661   2539  FALL       1
I__1674/O                           InMux                        217              3878   2539  FALL       1
spi0.t_FSM_i14_LC_14_16_5/in3       LogicCell40_SEQ_MODE_1010      0              3878   2539  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i14_LC_14_16_5/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i15_LC_14_16_4/in0
Capture Clock    : spi0.t_FSM_i15_LC_14_16_4/clk
Hold Constraint  : 0p
Path slack       : 2538p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1430
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3878
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                           LocalMux                       0              2448   1066  FALL       1
I__1812/O                           LocalMux                     309              2756   1066  FALL       1
I__1827/I                           InMux                          0              2756   1389  FALL       1
I__1827/O                           InMux                        217              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/in1        LogicCell40_SEQ_MODE_0000      0              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/lcout      LogicCell40_SEQ_MODE_0000    379              3352   2539  FALL      15
I__1665/I                           LocalMux                       0              3352   2539  FALL       1
I__1665/O                           LocalMux                     309              3661   2539  FALL       1
I__1675/I                           InMux                          0              3661   2539  FALL       1
I__1675/O                           InMux                        217              3878   2539  FALL       1
spi0.t_FSM_i15_LC_14_16_4/in0       LogicCell40_SEQ_MODE_1010      0              3878   2539  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i15_LC_14_16_4/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i9_LC_14_16_2/in0
Capture Clock    : spi0.t_FSM_i9_LC_14_16_2/clk
Hold Constraint  : 0p
Path slack       : 2538p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1430
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3878
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                           LocalMux                       0              2448   1066  FALL       1
I__1812/O                           LocalMux                     309              2756   1066  FALL       1
I__1827/I                           InMux                          0              2756   1389  FALL       1
I__1827/O                           InMux                        217              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/in1        LogicCell40_SEQ_MODE_0000      0              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/lcout      LogicCell40_SEQ_MODE_0000    379              3352   2539  FALL      15
I__1665/I                           LocalMux                       0              3352   2539  FALL       1
I__1665/O                           LocalMux                     309              3661   2539  FALL       1
I__1676/I                           InMux                          0              3661   2539  FALL       1
I__1676/O                           InMux                        217              3878   2539  FALL       1
spi0.t_FSM_i9_LC_14_16_2/in0        LogicCell40_SEQ_MODE_1010      0              3878   2539  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2601/I                         Span4Mux_v                     0               351  RISE       1
I__2601/O                         Span4Mux_v                   351               701  RISE       1
I__2615/I                         LocalMux                       0               701  RISE       1
I__2615/O                         LocalMux                     330              1031  RISE       1
I__2628/I                         ClkMux                         0              1031  RISE       1
I__2628/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i9_LC_14_16_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i1_LC_15_15_3/in3
Capture Clock    : spi0.t_FSM_i1_LC_15_15_3/clk
Hold Constraint  : 0p
Path slack       : 2588p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1430
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3878
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                           LocalMux                       0              2448   1066  FALL       1
I__1812/O                           LocalMux                     309              2756   1066  FALL       1
I__1827/I                           InMux                          0              2756   1389  FALL       1
I__1827/O                           InMux                        217              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/in1        LogicCell40_SEQ_MODE_0000      0              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/lcout      LogicCell40_SEQ_MODE_0000    379              3352   2539  FALL      15
I__1666/I                           LocalMux                       0              3352   2588  FALL       1
I__1666/O                           LocalMux                     309              3661   2588  FALL       1
I__1677/I                           InMux                          0              3661   2588  FALL       1
I__1677/O                           InMux                        217              3878   2588  FALL       1
spi0.t_FSM_i1_LC_15_15_3/in3        LogicCell40_SEQ_MODE_1010      0              3878   2588  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i1_LC_15_15_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i2_LC_15_15_4/in0
Capture Clock    : spi0.t_FSM_i2_LC_15_15_4/clk
Hold Constraint  : 0p
Path slack       : 2588p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1430
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3878
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                           LocalMux                       0              2448   1066  FALL       1
I__1812/O                           LocalMux                     309              2756   1066  FALL       1
I__1827/I                           InMux                          0              2756   1389  FALL       1
I__1827/O                           InMux                        217              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/in1        LogicCell40_SEQ_MODE_0000      0              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/lcout      LogicCell40_SEQ_MODE_0000    379              3352   2539  FALL      15
I__1666/I                           LocalMux                       0              3352   2588  FALL       1
I__1666/O                           LocalMux                     309              3661   2588  FALL       1
I__1678/I                           InMux                          0              3661   2588  FALL       1
I__1678/O                           InMux                        217              3878   2588  FALL       1
spi0.t_FSM_i2_LC_15_15_4/in0        LogicCell40_SEQ_MODE_1010      0              3878   2588  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i2_LC_15_15_4/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i3_LC_15_18_4/lcout
Path End         : spi0.Rx_Lower_Byte_i1_LC_13_17_0/in1
Capture Clock    : spi0.Rx_Lower_Byte_i1_LC_13_17_0/clk
Hold Constraint  : 0p
Path slack       : 2672p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1213
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3661
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2633/I                         LocalMux                       0              1269  RISE       1
I__2633/O                         LocalMux                     330              1599  RISE       1
I__2640/I                         ClkMux                         0              1599  RISE       1
I__2640/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i3_LC_15_18_4/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i3_LC_15_18_4/lcout        LogicCell40_SEQ_MODE_1000    540              2448   1066  FALL       2
I__1130/I                             Odrv4                          0              2448   2672  FALL       1
I__1130/O                             Odrv4                        372              2819   2672  FALL       1
I__1132/I                             Span4Mux_h                     0              2819   2672  FALL       1
I__1132/O                             Span4Mux_h                   316              3135   2672  FALL       1
I__1133/I                             LocalMux                       0              3135   2672  FALL       1
I__1133/O                             LocalMux                     309              3444   2672  FALL       1
I__1134/I                             InMux                          0              3444   2672  FALL       1
I__1134/O                             InMux                        217              3661   2672  FALL       1
spi0.Rx_Lower_Byte_i1_LC_13_17_0/in1  LogicCell40_SEQ_MODE_1000      0              3661   2672  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2589/I                             Odrv4                          0                 0  RISE       1
I__2589/O                             Odrv4                        351               351  RISE       1
I__2596/I                             LocalMux                       0               351  RISE       1
I__2596/O                             LocalMux                     330               680  RISE       1
I__2608/I                             ClkMux                         0               680  RISE       1
I__2608/O                             ClkMux                       309               989  RISE       1
spi0.Rx_Lower_Byte_i1_LC_13_17_0/clk  LogicCell40_SEQ_MODE_1000      0               989  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.t_FSM_i8_LC_14_17_4/in3
Capture Clock    : spi0.t_FSM_i8_LC_14_17_4/clk
Hold Constraint  : 0p
Path slack       : 2672p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   2181
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4012
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout            LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1762/I                                     LocalMux                       0              1831    715  FALL       1
I__1762/O                                     LocalMux                     309              2139    715  FALL       1
I__1772/I                                     InMux                          0              2139   1361  FALL       1
I__1772/O                                     InMux                        217              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/in0    LogicCell40_SEQ_MODE_0000      0              2357   1361  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_0000    386              2742   1361  FALL      16
I__1529/I                                     Odrv4                          0              2742   2300  FALL       1
I__1529/O                                     Odrv4                        372              3114   2300  FALL       1
I__1533/I                                     Span4Mux_v                     0              3114   2672  FALL       1
I__1533/O                                     Span4Mux_v                   372              3486   2672  FALL       1
I__1542/I                                     LocalMux                       0              3486   2672  FALL       1
I__1542/O                                     LocalMux                     309              3794   2672  FALL       1
I__1553/I                                     InMux                          0              3794   2672  FALL       1
I__1553/O                                     InMux                        217              4012   2672  FALL       1
spi0.t_FSM_i8_LC_14_17_4/in3                  LogicCell40_SEQ_MODE_1010      0              4012   2672  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2592/I                         Odrv4                          0                 0  RISE       1
I__2592/O                         Odrv4                        351               351  RISE       1
I__2602/I                         Span4Mux_v                     0               351  RISE       1
I__2602/O                         Span4Mux_v                   351               701  RISE       1
I__2617/I                         LocalMux                       0               701  RISE       1
I__2617/O                         LocalMux                     330              1031  RISE       1
I__2630/I                         ClkMux                         0              1031  RISE       1
I__2630/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i8_LC_14_17_4/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i3_LC_16_15_5/in3
Capture Clock    : spi0.t_FSM_i3_LC_16_15_5/clk
Hold Constraint  : 0p
Path slack       : 2749p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1129
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1430
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3878
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                           LocalMux                       0              2448   1066  FALL       1
I__1812/O                           LocalMux                     309              2756   1066  FALL       1
I__1827/I                           InMux                          0              2756   1389  FALL       1
I__1827/O                           InMux                        217              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/in1        LogicCell40_SEQ_MODE_0000      0              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/lcout      LogicCell40_SEQ_MODE_0000    379              3352   2539  FALL      15
I__1667/I                           LocalMux                       0              3352   2749  FALL       1
I__1667/O                           LocalMux                     309              3661   2749  FALL       1
I__1679/I                           InMux                          0              3661   2749  FALL       1
I__1679/O                           InMux                        217              3878   2749  FALL       1
spi0.t_FSM_i3_LC_16_15_5/in3        LogicCell40_SEQ_MODE_1010      0              3878   2749  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i3_LC_16_15_5/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i4_LC_16_15_4/in0
Capture Clock    : spi0.t_FSM_i4_LC_16_15_4/clk
Hold Constraint  : 0p
Path slack       : 2749p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1129
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1430
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3878
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                           LocalMux                       0              2448   1066  FALL       1
I__1812/O                           LocalMux                     309              2756   1066  FALL       1
I__1827/I                           InMux                          0              2756   1389  FALL       1
I__1827/O                           InMux                        217              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/in1        LogicCell40_SEQ_MODE_0000      0              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/lcout      LogicCell40_SEQ_MODE_0000    379              3352   2539  FALL      15
I__1667/I                           LocalMux                       0              3352   2749  FALL       1
I__1667/O                           LocalMux                     309              3661   2749  FALL       1
I__1680/I                           InMux                          0              3661   2749  FALL       1
I__1680/O                           InMux                        217              3878   2749  FALL       1
spi0.t_FSM_i4_LC_16_15_4/in0        LogicCell40_SEQ_MODE_1010      0              3878   2749  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i4_LC_16_15_4/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i5_LC_16_15_1/in3
Capture Clock    : spi0.t_FSM_i5_LC_16_15_1/clk
Hold Constraint  : 0p
Path slack       : 2749p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1129
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1430
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3878
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                           LocalMux                       0              2448   1066  FALL       1
I__1812/O                           LocalMux                     309              2756   1066  FALL       1
I__1827/I                           InMux                          0              2756   1389  FALL       1
I__1827/O                           InMux                        217              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/in1        LogicCell40_SEQ_MODE_0000      0              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/lcout      LogicCell40_SEQ_MODE_0000    379              3352   2539  FALL      15
I__1667/I                           LocalMux                       0              3352   2749  FALL       1
I__1667/O                           LocalMux                     309              3661   2749  FALL       1
I__1681/I                           InMux                          0              3661   2749  FALL       1
I__1681/O                           InMux                        217              3878   2749  FALL       1
spi0.t_FSM_i5_LC_16_15_1/in3        LogicCell40_SEQ_MODE_1010      0              3878   2749  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i5_LC_16_15_1/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.t_FSM_i6_LC_16_15_2/in0
Capture Clock    : spi0.t_FSM_i6_LC_16_15_2/clk
Hold Constraint  : 0p
Path slack       : 2749p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1129
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1430
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3878
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                           LocalMux                       0              2448   1066  FALL       1
I__1812/O                           LocalMux                     309              2756   1066  FALL       1
I__1827/I                           InMux                          0              2756   1389  FALL       1
I__1827/O                           InMux                        217              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/in1        LogicCell40_SEQ_MODE_0000      0              2974   1389  FALL       1
spi0.i1_4_lut_LC_15_16_1/lcout      LogicCell40_SEQ_MODE_0000    379              3352   2539  FALL      15
I__1667/I                           LocalMux                       0              3352   2749  FALL       1
I__1667/O                           LocalMux                     309              3661   2749  FALL       1
I__1682/I                           InMux                          0              3661   2749  FALL       1
I__1682/O                           InMux                        217              3878   2749  FALL       1
spi0.t_FSM_i6_LC_16_15_2/in0        LogicCell40_SEQ_MODE_1010      0              3878   2749  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2604/I                         LocalMux                       0               491  RISE       1
I__2604/O                         LocalMux                     330               821  RISE       1
I__2619/I                         ClkMux                         0               821  RISE       1
I__2619/O                         ClkMux                       309              1129  RISE       1
spi0.t_FSM_i6_LC_16_15_2/clk      LogicCell40_SEQ_MODE_1010      0              1129  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.CS_w_79_LC_14_15_6/sr
Capture Clock    : spi0.CS_w_79_LC_14_15_6/clk
Hold Constraint  : 0p
Path slack       : 2821p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                            989
- Setup Time                                         -197
--------------------------------------------------   ---- 
End-of-path required time (ps)                        791

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1781
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3612
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1764/I                           Odrv4                          0              1831   1438  FALL       1
I__1764/O                           Odrv4                        372              2202   1438  FALL       1
I__1777/I                           Span4Mux_v                     0              2202   1760  FALL       1
I__1777/O                           Span4Mux_v                   372              2574   1760  FALL       1
I__1794/I                           Span4Mux_v                     0              2574   2820  FALL       1
I__1794/O                           Span4Mux_v                   372              2946   2820  FALL       1
I__1806/I                           LocalMux                       0              2946   2820  FALL       1
I__1806/O                           LocalMux                     309              3254   2820  FALL       1
I__1809/I                           SRMux                          0              3254   2820  FALL       1
I__1809/O                           SRMux                        358              3612   2820  FALL       1
spi0.CS_w_79_LC_14_15_6/sr          LogicCell40_SEQ_MODE_1001      0              3612   2820  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2597/I                         LocalMux                       0               351  RISE       1
I__2597/O                         LocalMux                     330               680  RISE       1
I__2609/I                         ClkMux                         0               680  RISE       1
I__2609/O                         ClkMux                       309               989  RISE       1
spi0.CS_w_79_LC_14_15_6/clk       LogicCell40_SEQ_MODE_1001      0               989  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.Rx_Lower_Byte_i1_LC_13_17_0/in3
Capture Clock    : spi0.Rx_Lower_Byte_i1_LC_13_17_0/clk
Hold Constraint  : 0p
Path slack       : 3023p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   2181
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4012
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout                         LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1767/I                                                  Odrv4                          0              1831   1732  FALL       1
I__1767/O                                                  Odrv4                        372              2202   1732  FALL       1
I__1784/I                                                  LocalMux                       0              2202   1732  FALL       1
I__1784/O                                                  LocalMux                     309              2511   1732  FALL       1
I__1804/I                                                  InMux                          0              2511   1732  FALL       1
I__1804/O                                                  InMux                        217              2728   1732  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/in0    LogicCell40_SEQ_MODE_0000      0              2728   1732  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000    386              3114   1732  FALL       8
I__2140/I                                                  Odrv4                          0              3114   2441  FALL       1
I__2140/O                                                  Odrv4                        372              3486   2441  FALL       1
I__2145/I                                                  LocalMux                       0              3486   3023  FALL       1
I__2145/O                                                  LocalMux                     309              3794   3023  FALL       1
I__2150/I                                                  InMux                          0              3794   3023  FALL       1
I__2150/O                                                  InMux                        217              4012   3023  FALL       1
spi0.Rx_Lower_Byte_i1_LC_13_17_0/in3                       LogicCell40_SEQ_MODE_1000      0              4012   3023  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2589/I                             Odrv4                          0                 0  RISE       1
I__2589/O                             Odrv4                        351               351  RISE       1
I__2596/I                             LocalMux                       0               351  RISE       1
I__2596/O                             LocalMux                     330               680  RISE       1
I__2608/I                             ClkMux                         0               680  RISE       1
I__2608/O                             ClkMux                       309               989  RISE       1
spi0.Rx_Lower_Byte_i1_LC_13_17_0/clk  LogicCell40_SEQ_MODE_1000      0               989  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.Rx_Lower_Byte_i3_LC_17_15_4/in3
Capture Clock    : spi0.Rx_Lower_Byte_i3_LC_17_15_4/clk
Hold Constraint  : 0p
Path slack       : 3093p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   2552
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4383
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout                         LogicCell40_SEQ_MODE_1010    540              1831    449  FALL      31
I__1767/I                                                  Odrv4                          0              1831   1732  FALL       1
I__1767/O                                                  Odrv4                        372              2202   1732  FALL       1
I__1784/I                                                  LocalMux                       0              2202   1732  FALL       1
I__1784/O                                                  LocalMux                     309              2511   1732  FALL       1
I__1804/I                                                  InMux                          0              2511   1732  FALL       1
I__1804/O                                                  InMux                        217              2728   1732  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/in0    LogicCell40_SEQ_MODE_0000      0              2728   1732  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_15_17_5/lcout  LogicCell40_SEQ_MODE_0000    386              3114   1732  FALL       8
I__2140/I                                                  Odrv4                          0              3114   2441  FALL       1
I__2140/O                                                  Odrv4                        372              3486   2441  FALL       1
I__2147/I                                                  Span4Mux_v                     0              3486   3093  FALL       1
I__2147/O                                                  Span4Mux_v                   372              3857   3093  FALL       1
I__2152/I                                                  LocalMux                       0              3857   3093  FALL       1
I__2152/O                                                  LocalMux                     309              4166   3093  FALL       1
I__2154/I                                                  InMux                          0              4166   3093  FALL       1
I__2154/O                                                  InMux                        217              4383   3093  FALL       1
spi0.Rx_Lower_Byte_i3_LC_17_15_4/in3                       LogicCell40_SEQ_MODE_1000      0              4383   3093  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                             Odrv4                          0                 0  RISE       1
I__2590/O                             Odrv4                        351               351  RISE       1
I__2598/I                             Span4Mux_h                     0               351  RISE       1
I__2598/O                             Span4Mux_h                   302               652  RISE       1
I__2610/I                             LocalMux                       0               652  RISE       1
I__2610/O                             LocalMux                     330               982  RISE       1
I__2622/I                             ClkMux                         0               982  RISE       1
I__2622/O                             ClkMux                       309              1290  RISE       1
spi0.Rx_Lower_Byte_i3_LC_17_15_4/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i4_LC_17_16_1/in3
Capture Clock    : spi0.tx_shift_reg_i4_LC_17_16_1/clk
Hold Constraint  : -500000p
Path slack       : 501255p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1915
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498085

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1762/I                            LocalMux                       0              1831  501255  FALL       1
I__1762/O                            LocalMux                     309              2139  501255  FALL       1
I__1770/I                            InMux                          0              2139  501255  FALL       1
I__1770/O                            InMux                        217              2357  501255  FALL       1
spi0.i19_3_lut_LC_16_16_2/in3        LogicCell40_SEQ_MODE_0000      0              2357  501255  FALL       1
spi0.i19_3_lut_LC_16_16_2/lcout      LogicCell40_SEQ_MODE_0000    288              2644  501255  FALL      23
I__2195/I                            LocalMux                       0              2644  501255  FALL       1
I__2195/O                            LocalMux                     309              2953  501255  FALL       1
I__2204/I                            InMux                          0              2953  501255  FALL       1
I__2204/O                            InMux                        217              3170  501255  FALL       1
spi0.tx_shift_reg_i4_LC_17_16_1/in3  LogicCell40_SEQ_MODE_1000      0              3170  501255  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2591/I                            Odrv4                          0                 0  FALL       1
I__2591/O                            Odrv4                        372               372  FALL       1
I__2600/I                            Span4Mux_h                     0               372  FALL       1
I__2600/O                            Span4Mux_h                   316               687  FALL       1
I__2614/I                            Span4Mux_h                     0               687  FALL       1
I__2614/O                            Span4Mux_h                   316              1003  FALL       1
I__2627/I                            Span4Mux_v                     0              1003  FALL       1
I__2627/O                            Span4Mux_v                   372              1375  FALL       1
I__2636/I                            LocalMux                       0              1375  FALL       1
I__2636/O                            LocalMux                     309              1683  FALL       1
I__2641/I                            ClkMux                         0              1683  FALL       1
I__2641/O                            ClkMux                       231              1915  FALL       1
INVspi0.tx_shift_reg_i4C/I           INV                            0              1915  FALL       1
INVspi0.tx_shift_reg_i4C/O           INV                            0              1915  RISE       3
spi0.tx_shift_reg_i4_LC_17_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1915  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i4_LC_17_16_1/in1
Capture Clock    : spi0.tx_shift_reg_i4_LC_17_16_1/clk
Hold Constraint  : -500000p
Path slack       : 501255p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1915
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498085

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1762/I                                    LocalMux                       0              1831  501255  FALL       1
I__1762/O                                    LocalMux                     309              2139  501255  FALL       1
I__1771/I                                    InMux                          0              2139  501255  FALL       1
I__1771/O                                    InMux                        217              2357  501255  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/in3    LogicCell40_SEQ_MODE_0000      0              2357  501255  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    288              2644  501255  FALL      15
I__2162/I                                    LocalMux                       0              2644  501255  FALL       1
I__2162/O                                    LocalMux                     309              2953  501255  FALL       1
I__2170/I                                    InMux                          0              2953  501255  FALL       1
I__2170/O                                    InMux                        217              3170  501255  FALL       1
spi0.tx_shift_reg_i4_LC_17_16_1/in1          LogicCell40_SEQ_MODE_1000      0              3170  501255  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2591/I                            Odrv4                          0                 0  FALL       1
I__2591/O                            Odrv4                        372               372  FALL       1
I__2600/I                            Span4Mux_h                     0               372  FALL       1
I__2600/O                            Span4Mux_h                   316               687  FALL       1
I__2614/I                            Span4Mux_h                     0               687  FALL       1
I__2614/O                            Span4Mux_h                   316              1003  FALL       1
I__2627/I                            Span4Mux_v                     0              1003  FALL       1
I__2627/O                            Span4Mux_v                   372              1375  FALL       1
I__2636/I                            LocalMux                       0              1375  FALL       1
I__2636/O                            LocalMux                     309              1683  FALL       1
I__2641/I                            ClkMux                         0              1683  FALL       1
I__2641/O                            ClkMux                       231              1915  FALL       1
INVspi0.tx_shift_reg_i4C/I           INV                            0              1915  FALL       1
INVspi0.tx_shift_reg_i4C/O           INV                            0              1915  RISE       3
spi0.tx_shift_reg_i4_LC_17_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1915  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i5_LC_17_16_2/in2
Capture Clock    : spi0.tx_shift_reg_i5_LC_17_16_2/clk
Hold Constraint  : -500000p
Path slack       : 501255p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1915
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498085

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1762/I                                    LocalMux                       0              1831  501255  FALL       1
I__1762/O                                    LocalMux                     309              2139  501255  FALL       1
I__1771/I                                    InMux                          0              2139  501255  FALL       1
I__1771/O                                    InMux                        217              2357  501255  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/in3    LogicCell40_SEQ_MODE_0000      0              2357  501255  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    288              2644  501255  FALL      15
I__2162/I                                    LocalMux                       0              2644  501255  FALL       1
I__2162/O                                    LocalMux                     309              2953  501255  FALL       1
I__2171/I                                    InMux                          0              2953  501255  FALL       1
I__2171/O                                    InMux                        217              3170  501255  FALL       1
I__2182/I                                    CascadeMux                     0              3170  501255  FALL       1
I__2182/O                                    CascadeMux                     0              3170  501255  FALL       1
spi0.tx_shift_reg_i5_LC_17_16_2/in2          LogicCell40_SEQ_MODE_1000      0              3170  501255  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2591/I                            Odrv4                          0                 0  FALL       1
I__2591/O                            Odrv4                        372               372  FALL       1
I__2600/I                            Span4Mux_h                     0               372  FALL       1
I__2600/O                            Span4Mux_h                   316               687  FALL       1
I__2614/I                            Span4Mux_h                     0               687  FALL       1
I__2614/O                            Span4Mux_h                   316              1003  FALL       1
I__2627/I                            Span4Mux_v                     0              1003  FALL       1
I__2627/O                            Span4Mux_v                   372              1375  FALL       1
I__2636/I                            LocalMux                       0              1375  FALL       1
I__2636/O                            LocalMux                     309              1683  FALL       1
I__2641/I                            ClkMux                         0              1683  FALL       1
I__2641/O                            ClkMux                       231              1915  FALL       1
INVspi0.tx_shift_reg_i4C/I           INV                            0              1915  FALL       1
INVspi0.tx_shift_reg_i4C/O           INV                            0              1915  RISE       3
spi0.tx_shift_reg_i5_LC_17_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1915  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i6_LC_17_16_4/in2
Capture Clock    : spi0.tx_shift_reg_i6_LC_17_16_4/clk
Hold Constraint  : -500000p
Path slack       : 501255p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1915
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498085

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1762/I                                    LocalMux                       0              1831  501255  FALL       1
I__1762/O                                    LocalMux                     309              2139  501255  FALL       1
I__1771/I                                    InMux                          0              2139  501255  FALL       1
I__1771/O                                    InMux                        217              2357  501255  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/in3    LogicCell40_SEQ_MODE_0000      0              2357  501255  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    288              2644  501255  FALL      15
I__2162/I                                    LocalMux                       0              2644  501255  FALL       1
I__2162/O                                    LocalMux                     309              2953  501255  FALL       1
I__2172/I                                    InMux                          0              2953  501255  FALL       1
I__2172/O                                    InMux                        217              3170  501255  FALL       1
I__2183/I                                    CascadeMux                     0              3170  501255  FALL       1
I__2183/O                                    CascadeMux                     0              3170  501255  FALL       1
spi0.tx_shift_reg_i6_LC_17_16_4/in2          LogicCell40_SEQ_MODE_1000      0              3170  501255  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2591/I                            Odrv4                          0                 0  FALL       1
I__2591/O                            Odrv4                        372               372  FALL       1
I__2600/I                            Span4Mux_h                     0               372  FALL       1
I__2600/O                            Span4Mux_h                   316               687  FALL       1
I__2614/I                            Span4Mux_h                     0               687  FALL       1
I__2614/O                            Span4Mux_h                   316              1003  FALL       1
I__2627/I                            Span4Mux_v                     0              1003  FALL       1
I__2627/O                            Span4Mux_v                   372              1375  FALL       1
I__2636/I                            LocalMux                       0              1375  FALL       1
I__2636/O                            LocalMux                     309              1683  FALL       1
I__2641/I                            ClkMux                         0              1683  FALL       1
I__2641/O                            ClkMux                       231              1915  FALL       1
INVspi0.tx_shift_reg_i4C/I           INV                            0              1915  FALL       1
INVspi0.tx_shift_reg_i4C/O           INV                            0              1915  RISE       3
spi0.tx_shift_reg_i6_LC_17_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1915  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i5_LC_17_16_2/in0
Capture Clock    : spi0.tx_shift_reg_i5_LC_17_16_2/clk
Hold Constraint  : -500000p
Path slack       : 501255p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1915
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498085

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1762/I                            LocalMux                       0              1831  501255  FALL       1
I__1762/O                            LocalMux                     309              2139  501255  FALL       1
I__1770/I                            InMux                          0              2139  501255  FALL       1
I__1770/O                            InMux                        217              2357  501255  FALL       1
spi0.i19_3_lut_LC_16_16_2/in3        LogicCell40_SEQ_MODE_0000      0              2357  501255  FALL       1
spi0.i19_3_lut_LC_16_16_2/lcout      LogicCell40_SEQ_MODE_0000    288              2644  501255  FALL      23
I__2195/I                            LocalMux                       0              2644  501255  FALL       1
I__2195/O                            LocalMux                     309              2953  501255  FALL       1
I__2205/I                            InMux                          0              2953  501255  FALL       1
I__2205/O                            InMux                        217              3170  501255  FALL       1
spi0.tx_shift_reg_i5_LC_17_16_2/in0  LogicCell40_SEQ_MODE_1000      0              3170  501255  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2591/I                            Odrv4                          0                 0  FALL       1
I__2591/O                            Odrv4                        372               372  FALL       1
I__2600/I                            Span4Mux_h                     0               372  FALL       1
I__2600/O                            Span4Mux_h                   316               687  FALL       1
I__2614/I                            Span4Mux_h                     0               687  FALL       1
I__2614/O                            Span4Mux_h                   316              1003  FALL       1
I__2627/I                            Span4Mux_v                     0              1003  FALL       1
I__2627/O                            Span4Mux_v                   372              1375  FALL       1
I__2636/I                            LocalMux                       0              1375  FALL       1
I__2636/O                            LocalMux                     309              1683  FALL       1
I__2641/I                            ClkMux                         0              1683  FALL       1
I__2641/O                            ClkMux                       231              1915  FALL       1
INVspi0.tx_shift_reg_i4C/I           INV                            0              1915  FALL       1
INVspi0.tx_shift_reg_i4C/O           INV                            0              1915  RISE       3
spi0.tx_shift_reg_i5_LC_17_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1915  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i6_LC_17_16_4/in0
Capture Clock    : spi0.tx_shift_reg_i6_LC_17_16_4/clk
Hold Constraint  : -500000p
Path slack       : 501255p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1915
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498085

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1762/I                            LocalMux                       0              1831  501255  FALL       1
I__1762/O                            LocalMux                     309              2139  501255  FALL       1
I__1770/I                            InMux                          0              2139  501255  FALL       1
I__1770/O                            InMux                        217              2357  501255  FALL       1
spi0.i19_3_lut_LC_16_16_2/in3        LogicCell40_SEQ_MODE_0000      0              2357  501255  FALL       1
spi0.i19_3_lut_LC_16_16_2/lcout      LogicCell40_SEQ_MODE_0000    288              2644  501255  FALL      23
I__2195/I                            LocalMux                       0              2644  501255  FALL       1
I__2195/O                            LocalMux                     309              2953  501255  FALL       1
I__2206/I                            InMux                          0              2953  501255  FALL       1
I__2206/O                            InMux                        217              3170  501255  FALL       1
spi0.tx_shift_reg_i6_LC_17_16_4/in0  LogicCell40_SEQ_MODE_1000      0              3170  501255  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2591/I                            Odrv4                          0                 0  FALL       1
I__2591/O                            Odrv4                        372               372  FALL       1
I__2600/I                            Span4Mux_h                     0               372  FALL       1
I__2600/O                            Span4Mux_h                   316               687  FALL       1
I__2614/I                            Span4Mux_h                     0               687  FALL       1
I__2614/O                            Span4Mux_h                   316              1003  FALL       1
I__2627/I                            Span4Mux_v                     0              1003  FALL       1
I__2627/O                            Span4Mux_v                   372              1375  FALL       1
I__2636/I                            LocalMux                       0              1375  FALL       1
I__2636/O                            LocalMux                     309              1683  FALL       1
I__2641/I                            ClkMux                         0              1683  FALL       1
I__2641/O                            ClkMux                       231              1915  FALL       1
INVspi0.tx_shift_reg_i4C/I           INV                            0              1915  FALL       1
INVspi0.tx_shift_reg_i4C/O           INV                            0              1915  RISE       3
spi0.tx_shift_reg_i6_LC_17_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1915  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i12_LC_17_17_0/in1
Capture Clock    : spi0.tx_shift_reg_i12_LC_17_17_0/clk
Hold Constraint  : -500000p
Path slack       : 501571p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1762/I                                    LocalMux                       0              1831  501255  FALL       1
I__1762/O                                    LocalMux                     309              2139  501255  FALL       1
I__1771/I                                    InMux                          0              2139  501255  FALL       1
I__1771/O                                    InMux                        217              2357  501255  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/in3    LogicCell40_SEQ_MODE_0000      0              2357  501255  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    288              2644  501255  FALL      15
I__2163/I                                    LocalMux                       0              2644  501571  FALL       1
I__2163/O                                    LocalMux                     309              2953  501571  FALL       1
I__2173/I                                    InMux                          0              2953  501571  FALL       1
I__2173/O                                    InMux                        217              3170  501571  FALL       1
spi0.tx_shift_reg_i12_LC_17_17_0/in1         LogicCell40_SEQ_MODE_1000      0              3170  501571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i12_LC_17_17_0/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i14_LC_17_17_3/in3
Capture Clock    : spi0.tx_shift_reg_i14_LC_17_17_3/clk
Hold Constraint  : -500000p
Path slack       : 501571p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1762/I                                    LocalMux                       0              1831  501255  FALL       1
I__1762/O                                    LocalMux                     309              2139  501255  FALL       1
I__1771/I                                    InMux                          0              2139  501255  FALL       1
I__1771/O                                    InMux                        217              2357  501255  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/in3    LogicCell40_SEQ_MODE_0000      0              2357  501255  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    288              2644  501255  FALL      15
I__2164/I                                    LocalMux                       0              2644  501571  FALL       1
I__2164/O                                    LocalMux                     309              2953  501571  FALL       1
I__2176/I                                    InMux                          0              2953  501571  FALL       1
I__2176/O                                    InMux                        217              3170  501571  FALL       1
spi0.tx_shift_reg_i14_LC_17_17_3/in3         LogicCell40_SEQ_MODE_1000      0              3170  501571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i14_LC_17_17_3/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i13_LC_17_17_2/in1
Capture Clock    : spi0.tx_shift_reg_i13_LC_17_17_2/clk
Hold Constraint  : -500000p
Path slack       : 501571p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1762/I                                    LocalMux                       0              1831  501255  FALL       1
I__1762/O                                    LocalMux                     309              2139  501255  FALL       1
I__1771/I                                    InMux                          0              2139  501255  FALL       1
I__1771/O                                    InMux                        217              2357  501255  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/in3    LogicCell40_SEQ_MODE_0000      0              2357  501255  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    288              2644  501255  FALL      15
I__2163/I                                    LocalMux                       0              2644  501571  FALL       1
I__2163/O                                    LocalMux                     309              2953  501571  FALL       1
I__2174/I                                    InMux                          0              2953  501571  FALL       1
I__2174/O                                    InMux                        217              3170  501571  FALL       1
spi0.tx_shift_reg_i13_LC_17_17_2/in1         LogicCell40_SEQ_MODE_1000      0              3170  501571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i13_LC_17_17_2/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i2_LC_17_17_6/in1
Capture Clock    : spi0.tx_shift_reg_i2_LC_17_17_6/clk
Hold Constraint  : -500000p
Path slack       : 501571p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1762/I                                    LocalMux                       0              1831  501255  FALL       1
I__1762/O                                    LocalMux                     309              2139  501255  FALL       1
I__1771/I                                    InMux                          0              2139  501255  FALL       1
I__1771/O                                    InMux                        217              2357  501255  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/in3    LogicCell40_SEQ_MODE_0000      0              2357  501255  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    288              2644  501255  FALL      15
I__2163/I                                    LocalMux                       0              2644  501571  FALL       1
I__2163/O                                    LocalMux                     309              2953  501571  FALL       1
I__2175/I                                    InMux                          0              2953  501571  FALL       1
I__2175/O                                    InMux                        217              3170  501571  FALL       1
spi0.tx_shift_reg_i2_LC_17_17_6/in1          LogicCell40_SEQ_MODE_1000      0              3170  501571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2603/I                            Span4Mux_h                     0               372  FALL       1
I__2603/O                            Span4Mux_h                   316               687  FALL       1
I__2618/I                            Span4Mux_v                     0               687  FALL       1
I__2618/O                            Span4Mux_v                   372              1059  FALL       1
I__2631/I                            LocalMux                       0              1059  FALL       1
I__2631/O                            LocalMux                     309              1368  FALL       1
I__2638/I                            ClkMux                         0              1368  FALL       1
I__2638/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1599  RISE       7
spi0.tx_shift_reg_i2_LC_17_17_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i15_LC_17_17_5/in3
Capture Clock    : spi0.tx_shift_reg_i15_LC_17_17_5/clk
Hold Constraint  : -500000p
Path slack       : 501571p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1762/I                                    LocalMux                       0              1831  501255  FALL       1
I__1762/O                                    LocalMux                     309              2139  501255  FALL       1
I__1771/I                                    InMux                          0              2139  501255  FALL       1
I__1771/O                                    InMux                        217              2357  501255  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/in3    LogicCell40_SEQ_MODE_0000      0              2357  501255  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    288              2644  501255  FALL      15
I__2164/I                                    LocalMux                       0              2644  501571  FALL       1
I__2164/O                                    LocalMux                     309              2953  501571  FALL       1
I__2177/I                                    InMux                          0              2953  501571  FALL       1
I__2177/O                                    InMux                        217              3170  501571  FALL       1
spi0.tx_shift_reg_i15_LC_17_17_5/in3         LogicCell40_SEQ_MODE_1000      0              3170  501571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i15_LC_17_17_5/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i1_LC_17_17_1/in3
Capture Clock    : spi0.tx_shift_reg_i1_LC_17_17_1/clk
Hold Constraint  : -500000p
Path slack       : 501571p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1762/I                                    LocalMux                       0              1831  501255  FALL       1
I__1762/O                                    LocalMux                     309              2139  501255  FALL       1
I__1771/I                                    InMux                          0              2139  501255  FALL       1
I__1771/O                                    InMux                        217              2357  501255  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/in3    LogicCell40_SEQ_MODE_0000      0              2357  501255  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    288              2644  501255  FALL      15
I__2164/I                                    LocalMux                       0              2644  501571  FALL       1
I__2164/O                                    LocalMux                     309              2953  501571  FALL       1
I__2178/I                                    InMux                          0              2953  501571  FALL       1
I__2178/O                                    InMux                        217              3170  501571  FALL       1
spi0.tx_shift_reg_i1_LC_17_17_1/in3          LogicCell40_SEQ_MODE_1000      0              3170  501571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2603/I                            Span4Mux_h                     0               372  FALL       1
I__2603/O                            Span4Mux_h                   316               687  FALL       1
I__2618/I                            Span4Mux_v                     0               687  FALL       1
I__2618/O                            Span4Mux_v                   372              1059  FALL       1
I__2631/I                            LocalMux                       0              1059  FALL       1
I__2631/O                            LocalMux                     309              1368  FALL       1
I__2638/I                            ClkMux                         0              1368  FALL       1
I__2638/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1599  RISE       7
spi0.tx_shift_reg_i1_LC_17_17_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i3_LC_17_17_7/in3
Capture Clock    : spi0.tx_shift_reg_i3_LC_17_17_7/clk
Hold Constraint  : -500000p
Path slack       : 501571p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1762/I                                    LocalMux                       0              1831  501255  FALL       1
I__1762/O                                    LocalMux                     309              2139  501255  FALL       1
I__1771/I                                    InMux                          0              2139  501255  FALL       1
I__1771/O                                    InMux                        217              2357  501255  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/in3    LogicCell40_SEQ_MODE_0000      0              2357  501255  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    288              2644  501255  FALL      15
I__2164/I                                    LocalMux                       0              2644  501571  FALL       1
I__2164/O                                    LocalMux                     309              2953  501571  FALL       1
I__2179/I                                    InMux                          0              2953  501571  FALL       1
I__2179/O                                    InMux                        217              3170  501571  FALL       1
spi0.tx_shift_reg_i3_LC_17_17_7/in3          LogicCell40_SEQ_MODE_1000      0              3170  501571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2603/I                            Span4Mux_h                     0               372  FALL       1
I__2603/O                            Span4Mux_h                   316               687  FALL       1
I__2618/I                            Span4Mux_v                     0               687  FALL       1
I__2618/O                            Span4Mux_v                   372              1059  FALL       1
I__2631/I                            LocalMux                       0              1059  FALL       1
I__2631/O                            LocalMux                     309              1368  FALL       1
I__2638/I                            ClkMux                         0              1368  FALL       1
I__2638/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1599  RISE       7
spi0.tx_shift_reg_i3_LC_17_17_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i12_LC_17_17_0/in3
Capture Clock    : spi0.tx_shift_reg_i12_LC_17_17_0/clk
Hold Constraint  : -500000p
Path slack       : 501571p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout    LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1762/I                             LocalMux                       0              1831  501255  FALL       1
I__1762/O                             LocalMux                     309              2139  501255  FALL       1
I__1770/I                             InMux                          0              2139  501255  FALL       1
I__1770/O                             InMux                        217              2357  501255  FALL       1
spi0.i19_3_lut_LC_16_16_2/in3         LogicCell40_SEQ_MODE_0000      0              2357  501255  FALL       1
spi0.i19_3_lut_LC_16_16_2/lcout       LogicCell40_SEQ_MODE_0000    288              2644  501255  FALL      23
I__2196/I                             LocalMux                       0              2644  501571  FALL       1
I__2196/O                             LocalMux                     309              2953  501571  FALL       1
I__2207/I                             InMux                          0              2953  501571  FALL       1
I__2207/O                             InMux                        217              3170  501571  FALL       1
spi0.tx_shift_reg_i12_LC_17_17_0/in3  LogicCell40_SEQ_MODE_1000      0              3170  501571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i12_LC_17_17_0/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i13_LC_17_17_2/in3
Capture Clock    : spi0.tx_shift_reg_i13_LC_17_17_2/clk
Hold Constraint  : -500000p
Path slack       : 501571p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout    LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1762/I                             LocalMux                       0              1831  501255  FALL       1
I__1762/O                             LocalMux                     309              2139  501255  FALL       1
I__1770/I                             InMux                          0              2139  501255  FALL       1
I__1770/O                             InMux                        217              2357  501255  FALL       1
spi0.i19_3_lut_LC_16_16_2/in3         LogicCell40_SEQ_MODE_0000      0              2357  501255  FALL       1
spi0.i19_3_lut_LC_16_16_2/lcout       LogicCell40_SEQ_MODE_0000    288              2644  501255  FALL      23
I__2196/I                             LocalMux                       0              2644  501571  FALL       1
I__2196/O                             LocalMux                     309              2953  501571  FALL       1
I__2208/I                             InMux                          0              2953  501571  FALL       1
I__2208/O                             InMux                        217              3170  501571  FALL       1
spi0.tx_shift_reg_i13_LC_17_17_2/in3  LogicCell40_SEQ_MODE_1000      0              3170  501571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i13_LC_17_17_2/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i14_LC_17_17_3/in0
Capture Clock    : spi0.tx_shift_reg_i14_LC_17_17_3/clk
Hold Constraint  : -500000p
Path slack       : 501571p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout    LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1762/I                             LocalMux                       0              1831  501255  FALL       1
I__1762/O                             LocalMux                     309              2139  501255  FALL       1
I__1770/I                             InMux                          0              2139  501255  FALL       1
I__1770/O                             InMux                        217              2357  501255  FALL       1
spi0.i19_3_lut_LC_16_16_2/in3         LogicCell40_SEQ_MODE_0000      0              2357  501255  FALL       1
spi0.i19_3_lut_LC_16_16_2/lcout       LogicCell40_SEQ_MODE_0000    288              2644  501255  FALL      23
I__2196/I                             LocalMux                       0              2644  501571  FALL       1
I__2196/O                             LocalMux                     309              2953  501571  FALL       1
I__2209/I                             InMux                          0              2953  501571  FALL       1
I__2209/O                             InMux                        217              3170  501571  FALL       1
spi0.tx_shift_reg_i14_LC_17_17_3/in0  LogicCell40_SEQ_MODE_1000      0              3170  501571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i14_LC_17_17_3/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i15_LC_17_17_5/in0
Capture Clock    : spi0.tx_shift_reg_i15_LC_17_17_5/clk
Hold Constraint  : -500000p
Path slack       : 501571p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout    LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1762/I                             LocalMux                       0              1831  501255  FALL       1
I__1762/O                             LocalMux                     309              2139  501255  FALL       1
I__1770/I                             InMux                          0              2139  501255  FALL       1
I__1770/O                             InMux                        217              2357  501255  FALL       1
spi0.i19_3_lut_LC_16_16_2/in3         LogicCell40_SEQ_MODE_0000      0              2357  501255  FALL       1
spi0.i19_3_lut_LC_16_16_2/lcout       LogicCell40_SEQ_MODE_0000    288              2644  501255  FALL      23
I__2196/I                             LocalMux                       0              2644  501571  FALL       1
I__2196/O                             LocalMux                     309              2953  501571  FALL       1
I__2210/I                             InMux                          0              2953  501571  FALL       1
I__2210/O                             InMux                        217              3170  501571  FALL       1
spi0.tx_shift_reg_i15_LC_17_17_5/in0  LogicCell40_SEQ_MODE_1000      0              3170  501571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i15_LC_17_17_5/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i1_LC_17_17_1/in0
Capture Clock    : spi0.tx_shift_reg_i1_LC_17_17_1/clk
Hold Constraint  : -500000p
Path slack       : 501571p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1762/I                            LocalMux                       0              1831  501255  FALL       1
I__1762/O                            LocalMux                     309              2139  501255  FALL       1
I__1770/I                            InMux                          0              2139  501255  FALL       1
I__1770/O                            InMux                        217              2357  501255  FALL       1
spi0.i19_3_lut_LC_16_16_2/in3        LogicCell40_SEQ_MODE_0000      0              2357  501255  FALL       1
spi0.i19_3_lut_LC_16_16_2/lcout      LogicCell40_SEQ_MODE_0000    288              2644  501255  FALL      23
I__2196/I                            LocalMux                       0              2644  501571  FALL       1
I__2196/O                            LocalMux                     309              2953  501571  FALL       1
I__2211/I                            InMux                          0              2953  501571  FALL       1
I__2211/O                            InMux                        217              3170  501571  FALL       1
spi0.tx_shift_reg_i1_LC_17_17_1/in0  LogicCell40_SEQ_MODE_1000      0              3170  501571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2603/I                            Span4Mux_h                     0               372  FALL       1
I__2603/O                            Span4Mux_h                   316               687  FALL       1
I__2618/I                            Span4Mux_v                     0               687  FALL       1
I__2618/O                            Span4Mux_v                   372              1059  FALL       1
I__2631/I                            LocalMux                       0              1059  FALL       1
I__2631/O                            LocalMux                     309              1368  FALL       1
I__2638/I                            ClkMux                         0              1368  FALL       1
I__2638/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1599  RISE       7
spi0.tx_shift_reg_i1_LC_17_17_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i2_LC_17_17_6/in3
Capture Clock    : spi0.tx_shift_reg_i2_LC_17_17_6/clk
Hold Constraint  : -500000p
Path slack       : 501571p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1762/I                            LocalMux                       0              1831  501255  FALL       1
I__1762/O                            LocalMux                     309              2139  501255  FALL       1
I__1770/I                            InMux                          0              2139  501255  FALL       1
I__1770/O                            InMux                        217              2357  501255  FALL       1
spi0.i19_3_lut_LC_16_16_2/in3        LogicCell40_SEQ_MODE_0000      0              2357  501255  FALL       1
spi0.i19_3_lut_LC_16_16_2/lcout      LogicCell40_SEQ_MODE_0000    288              2644  501255  FALL      23
I__2196/I                            LocalMux                       0              2644  501571  FALL       1
I__2196/O                            LocalMux                     309              2953  501571  FALL       1
I__2212/I                            InMux                          0              2953  501571  FALL       1
I__2212/O                            InMux                        217              3170  501571  FALL       1
spi0.tx_shift_reg_i2_LC_17_17_6/in3  LogicCell40_SEQ_MODE_1000      0              3170  501571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2603/I                            Span4Mux_h                     0               372  FALL       1
I__2603/O                            Span4Mux_h                   316               687  FALL       1
I__2618/I                            Span4Mux_v                     0               687  FALL       1
I__2618/O                            Span4Mux_v                   372              1059  FALL       1
I__2631/I                            LocalMux                       0              1059  FALL       1
I__2631/O                            LocalMux                     309              1368  FALL       1
I__2638/I                            ClkMux                         0              1368  FALL       1
I__2638/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1599  RISE       7
spi0.tx_shift_reg_i2_LC_17_17_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i3_LC_17_17_7/in0
Capture Clock    : spi0.tx_shift_reg_i3_LC_17_17_7/clk
Hold Constraint  : -500000p
Path slack       : 501571p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1762/I                            LocalMux                       0              1831  501255  FALL       1
I__1762/O                            LocalMux                     309              2139  501255  FALL       1
I__1770/I                            InMux                          0              2139  501255  FALL       1
I__1770/O                            InMux                        217              2357  501255  FALL       1
spi0.i19_3_lut_LC_16_16_2/in3        LogicCell40_SEQ_MODE_0000      0              2357  501255  FALL       1
spi0.i19_3_lut_LC_16_16_2/lcout      LogicCell40_SEQ_MODE_0000    288              2644  501255  FALL      23
I__2196/I                            LocalMux                       0              2644  501571  FALL       1
I__2196/O                            LocalMux                     309              2953  501571  FALL       1
I__2213/I                            InMux                          0              2953  501571  FALL       1
I__2213/O                            InMux                        217              3170  501571  FALL       1
spi0.tx_shift_reg_i3_LC_17_17_7/in0  LogicCell40_SEQ_MODE_1000      0              3170  501571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2603/I                            Span4Mux_h                     0               372  FALL       1
I__2603/O                            Span4Mux_h                   316               687  FALL       1
I__2618/I                            Span4Mux_v                     0               687  FALL       1
I__2618/O                            Span4Mux_v                   372              1059  FALL       1
I__2631/I                            LocalMux                       0              1059  FALL       1
I__2631/O                            LocalMux                     309              1368  FALL       1
I__2638/I                            ClkMux                         0              1368  FALL       1
I__2638/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1599  RISE       7
spi0.tx_shift_reg_i3_LC_17_17_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i0_LC_14_18_0/in0
Capture Clock    : spi0.tx_shift_reg_i0_LC_14_18_0/clk
Hold Constraint  : -500000p
Path slack       : 501817p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1269
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3100
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1764/I                            Odrv4                          0              1831  501816  FALL       1
I__1764/O                            Odrv4                        372              2202  501816  FALL       1
I__1777/I                            Span4Mux_v                     0              2202  501816  FALL       1
I__1777/O                            Span4Mux_v                   372              2574  501816  FALL       1
I__1793/I                            LocalMux                       0              2574  501816  FALL       1
I__1793/O                            LocalMux                     309              2883  501816  FALL       1
I__1805/I                            InMux                          0              2883  501816  FALL       1
I__1805/O                            InMux                        217              3100  501816  FALL       1
spi0.tx_shift_reg_i0_LC_14_18_0/in0  LogicCell40_SEQ_MODE_1000      0              3100  501816  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2601/I                            Span4Mux_v                     0               372  FALL       1
I__2601/O                            Span4Mux_v                   372               743  FALL       1
I__2616/I                            LocalMux                       0               743  FALL       1
I__2616/O                            LocalMux                     309              1052  FALL       1
I__2629/I                            ClkMux                         0              1052  FALL       1
I__2629/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i0C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i0C/O           INV                            0              1283  RISE       1
spi0.tx_shift_reg_i0_LC_14_18_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i10_LC_16_17_2/in1
Capture Clock    : spi0.tx_shift_reg_i10_LC_16_17_2/clk
Hold Constraint  : -500000p
Path slack       : 501887p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1762/I                                    LocalMux                       0              1831  501255  FALL       1
I__1762/O                                    LocalMux                     309              2139  501255  FALL       1
I__1771/I                                    InMux                          0              2139  501255  FALL       1
I__1771/O                                    InMux                        217              2357  501255  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/in3    LogicCell40_SEQ_MODE_0000      0              2357  501255  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    288              2644  501255  FALL      15
I__2161/I                                    LocalMux                       0              2644  501887  FALL       1
I__2161/O                                    LocalMux                     309              2953  501887  FALL       1
I__2165/I                                    InMux                          0              2953  501887  FALL       1
I__2165/O                                    InMux                        217              3170  501887  FALL       1
spi0.tx_shift_reg_i10_LC_16_17_2/in1         LogicCell40_SEQ_MODE_1000      0              3170  501887  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                             Odrv4                          0                 0  FALL       1
I__2590/O                             Odrv4                        372               372  FALL       1
I__2599/I                             Span4Mux_v                     0               372  FALL       1
I__2599/O                             Span4Mux_v                   372               743  FALL       1
I__2612/I                             LocalMux                       0               743  FALL       1
I__2612/O                             LocalMux                     309              1052  FALL       1
I__2625/I                             ClkMux                         0              1052  FALL       1
I__2625/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I            INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O            INV                            0              1283  RISE       5
spi0.tx_shift_reg_i10_LC_16_17_2/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i11_LC_16_17_7/in2
Capture Clock    : spi0.tx_shift_reg_i11_LC_16_17_7/clk
Hold Constraint  : -500000p
Path slack       : 501887p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1762/I                                    LocalMux                       0              1831  501255  FALL       1
I__1762/O                                    LocalMux                     309              2139  501255  FALL       1
I__1771/I                                    InMux                          0              2139  501255  FALL       1
I__1771/O                                    InMux                        217              2357  501255  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/in3    LogicCell40_SEQ_MODE_0000      0              2357  501255  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    288              2644  501255  FALL      15
I__2161/I                                    LocalMux                       0              2644  501887  FALL       1
I__2161/O                                    LocalMux                     309              2953  501887  FALL       1
I__2166/I                                    InMux                          0              2953  501887  FALL       1
I__2166/O                                    InMux                        217              3170  501887  FALL       1
I__2180/I                                    CascadeMux                     0              3170  501887  FALL       1
I__2180/O                                    CascadeMux                     0              3170  501887  FALL       1
spi0.tx_shift_reg_i11_LC_16_17_7/in2         LogicCell40_SEQ_MODE_1000      0              3170  501887  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                             Odrv4                          0                 0  FALL       1
I__2590/O                             Odrv4                        372               372  FALL       1
I__2599/I                             Span4Mux_v                     0               372  FALL       1
I__2599/O                             Span4Mux_v                   372               743  FALL       1
I__2612/I                             LocalMux                       0               743  FALL       1
I__2612/O                             LocalMux                     309              1052  FALL       1
I__2625/I                             ClkMux                         0              1052  FALL       1
I__2625/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I            INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O            INV                            0              1283  RISE       5
spi0.tx_shift_reg_i11_LC_16_17_7/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i7_LC_16_17_3/in2
Capture Clock    : spi0.tx_shift_reg_i7_LC_16_17_3/clk
Hold Constraint  : -500000p
Path slack       : 501887p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1762/I                                    LocalMux                       0              1831  501255  FALL       1
I__1762/O                                    LocalMux                     309              2139  501255  FALL       1
I__1771/I                                    InMux                          0              2139  501255  FALL       1
I__1771/O                                    InMux                        217              2357  501255  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/in3    LogicCell40_SEQ_MODE_0000      0              2357  501255  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    288              2644  501255  FALL      15
I__2161/I                                    LocalMux                       0              2644  501887  FALL       1
I__2161/O                                    LocalMux                     309              2953  501887  FALL       1
I__2167/I                                    InMux                          0              2953  501887  FALL       1
I__2167/O                                    InMux                        217              3170  501887  FALL       1
I__2181/I                                    CascadeMux                     0              3170  501887  FALL       1
I__2181/O                                    CascadeMux                     0              3170  501887  FALL       1
spi0.tx_shift_reg_i7_LC_16_17_3/in2          LogicCell40_SEQ_MODE_1000      0              3170  501887  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                            Odrv4                          0                 0  FALL       1
I__2590/O                            Odrv4                        372               372  FALL       1
I__2599/I                            Span4Mux_v                     0               372  FALL       1
I__2599/O                            Span4Mux_v                   372               743  FALL       1
I__2612/I                            LocalMux                       0               743  FALL       1
I__2612/O                            LocalMux                     309              1052  FALL       1
I__2625/I                            ClkMux                         0              1052  FALL       1
I__2625/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O           INV                            0              1283  RISE       5
spi0.tx_shift_reg_i7_LC_16_17_3/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i8_LC_16_17_0/in1
Capture Clock    : spi0.tx_shift_reg_i8_LC_16_17_0/clk
Hold Constraint  : -500000p
Path slack       : 501887p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1762/I                                    LocalMux                       0              1831  501255  FALL       1
I__1762/O                                    LocalMux                     309              2139  501255  FALL       1
I__1771/I                                    InMux                          0              2139  501255  FALL       1
I__1771/O                                    InMux                        217              2357  501255  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/in3    LogicCell40_SEQ_MODE_0000      0              2357  501255  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    288              2644  501255  FALL      15
I__2161/I                                    LocalMux                       0              2644  501887  FALL       1
I__2161/O                                    LocalMux                     309              2953  501887  FALL       1
I__2168/I                                    InMux                          0              2953  501887  FALL       1
I__2168/O                                    InMux                        217              3170  501887  FALL       1
spi0.tx_shift_reg_i8_LC_16_17_0/in1          LogicCell40_SEQ_MODE_1000      0              3170  501887  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                            Odrv4                          0                 0  FALL       1
I__2590/O                            Odrv4                        372               372  FALL       1
I__2599/I                            Span4Mux_v                     0               372  FALL       1
I__2599/O                            Span4Mux_v                   372               743  FALL       1
I__2612/I                            LocalMux                       0               743  FALL       1
I__2612/O                            LocalMux                     309              1052  FALL       1
I__2625/I                            ClkMux                         0              1052  FALL       1
I__2625/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O           INV                            0              1283  RISE       5
spi0.tx_shift_reg_i8_LC_16_17_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i9_LC_16_17_4/in1
Capture Clock    : spi0.tx_shift_reg_i9_LC_16_17_4/clk
Hold Constraint  : -500000p
Path slack       : 501887p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1762/I                                    LocalMux                       0              1831  501255  FALL       1
I__1762/O                                    LocalMux                     309              2139  501255  FALL       1
I__1771/I                                    InMux                          0              2139  501255  FALL       1
I__1771/O                                    InMux                        217              2357  501255  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/in3    LogicCell40_SEQ_MODE_0000      0              2357  501255  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    288              2644  501255  FALL      15
I__2161/I                                    LocalMux                       0              2644  501887  FALL       1
I__2161/O                                    LocalMux                     309              2953  501887  FALL       1
I__2169/I                                    InMux                          0              2953  501887  FALL       1
I__2169/O                                    InMux                        217              3170  501887  FALL       1
spi0.tx_shift_reg_i9_LC_16_17_4/in1          LogicCell40_SEQ_MODE_1000      0              3170  501887  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                            Odrv4                          0                 0  FALL       1
I__2590/O                            Odrv4                        372               372  FALL       1
I__2599/I                            Span4Mux_v                     0               372  FALL       1
I__2599/O                            Span4Mux_v                   372               743  FALL       1
I__2612/I                            LocalMux                       0               743  FALL       1
I__2612/O                            LocalMux                     309              1052  FALL       1
I__2625/I                            ClkMux                         0              1052  FALL       1
I__2625/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O           INV                            0              1283  RISE       5
spi0.tx_shift_reg_i9_LC_16_17_4/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i10_LC_16_17_2/in3
Capture Clock    : spi0.tx_shift_reg_i10_LC_16_17_2/clk
Hold Constraint  : -500000p
Path slack       : 501887p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout    LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1762/I                             LocalMux                       0              1831  501255  FALL       1
I__1762/O                             LocalMux                     309              2139  501255  FALL       1
I__1770/I                             InMux                          0              2139  501255  FALL       1
I__1770/O                             InMux                        217              2357  501255  FALL       1
spi0.i19_3_lut_LC_16_16_2/in3         LogicCell40_SEQ_MODE_0000      0              2357  501255  FALL       1
spi0.i19_3_lut_LC_16_16_2/lcout       LogicCell40_SEQ_MODE_0000    288              2644  501255  FALL      23
I__2194/I                             LocalMux                       0              2644  501887  FALL       1
I__2194/O                             LocalMux                     309              2953  501887  FALL       1
I__2199/I                             InMux                          0              2953  501887  FALL       1
I__2199/O                             InMux                        217              3170  501887  FALL       1
spi0.tx_shift_reg_i10_LC_16_17_2/in3  LogicCell40_SEQ_MODE_1000      0              3170  501887  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                             Odrv4                          0                 0  FALL       1
I__2590/O                             Odrv4                        372               372  FALL       1
I__2599/I                             Span4Mux_v                     0               372  FALL       1
I__2599/O                             Span4Mux_v                   372               743  FALL       1
I__2612/I                             LocalMux                       0               743  FALL       1
I__2612/O                             LocalMux                     309              1052  FALL       1
I__2625/I                             ClkMux                         0              1052  FALL       1
I__2625/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I            INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O            INV                            0              1283  RISE       5
spi0.tx_shift_reg_i10_LC_16_17_2/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i11_LC_16_17_7/in0
Capture Clock    : spi0.tx_shift_reg_i11_LC_16_17_7/clk
Hold Constraint  : -500000p
Path slack       : 501887p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout    LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1762/I                             LocalMux                       0              1831  501255  FALL       1
I__1762/O                             LocalMux                     309              2139  501255  FALL       1
I__1770/I                             InMux                          0              2139  501255  FALL       1
I__1770/O                             InMux                        217              2357  501255  FALL       1
spi0.i19_3_lut_LC_16_16_2/in3         LogicCell40_SEQ_MODE_0000      0              2357  501255  FALL       1
spi0.i19_3_lut_LC_16_16_2/lcout       LogicCell40_SEQ_MODE_0000    288              2644  501255  FALL      23
I__2194/I                             LocalMux                       0              2644  501887  FALL       1
I__2194/O                             LocalMux                     309              2953  501887  FALL       1
I__2200/I                             InMux                          0              2953  501887  FALL       1
I__2200/O                             InMux                        217              3170  501887  FALL       1
spi0.tx_shift_reg_i11_LC_16_17_7/in0  LogicCell40_SEQ_MODE_1000      0              3170  501887  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                             Odrv4                          0                 0  FALL       1
I__2590/O                             Odrv4                        372               372  FALL       1
I__2599/I                             Span4Mux_v                     0               372  FALL       1
I__2599/O                             Span4Mux_v                   372               743  FALL       1
I__2612/I                             LocalMux                       0               743  FALL       1
I__2612/O                             LocalMux                     309              1052  FALL       1
I__2625/I                             ClkMux                         0              1052  FALL       1
I__2625/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I            INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O            INV                            0              1283  RISE       5
spi0.tx_shift_reg_i11_LC_16_17_7/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i7_LC_16_17_3/in0
Capture Clock    : spi0.tx_shift_reg_i7_LC_16_17_3/clk
Hold Constraint  : -500000p
Path slack       : 501887p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1762/I                            LocalMux                       0              1831  501255  FALL       1
I__1762/O                            LocalMux                     309              2139  501255  FALL       1
I__1770/I                            InMux                          0              2139  501255  FALL       1
I__1770/O                            InMux                        217              2357  501255  FALL       1
spi0.i19_3_lut_LC_16_16_2/in3        LogicCell40_SEQ_MODE_0000      0              2357  501255  FALL       1
spi0.i19_3_lut_LC_16_16_2/lcout      LogicCell40_SEQ_MODE_0000    288              2644  501255  FALL      23
I__2194/I                            LocalMux                       0              2644  501887  FALL       1
I__2194/O                            LocalMux                     309              2953  501887  FALL       1
I__2201/I                            InMux                          0              2953  501887  FALL       1
I__2201/O                            InMux                        217              3170  501887  FALL       1
spi0.tx_shift_reg_i7_LC_16_17_3/in0  LogicCell40_SEQ_MODE_1000      0              3170  501887  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                            Odrv4                          0                 0  FALL       1
I__2590/O                            Odrv4                        372               372  FALL       1
I__2599/I                            Span4Mux_v                     0               372  FALL       1
I__2599/O                            Span4Mux_v                   372               743  FALL       1
I__2612/I                            LocalMux                       0               743  FALL       1
I__2612/O                            LocalMux                     309              1052  FALL       1
I__2625/I                            ClkMux                         0              1052  FALL       1
I__2625/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O           INV                            0              1283  RISE       5
spi0.tx_shift_reg_i7_LC_16_17_3/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i8_LC_16_17_0/in3
Capture Clock    : spi0.tx_shift_reg_i8_LC_16_17_0/clk
Hold Constraint  : -500000p
Path slack       : 501887p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1762/I                            LocalMux                       0              1831  501255  FALL       1
I__1762/O                            LocalMux                     309              2139  501255  FALL       1
I__1770/I                            InMux                          0              2139  501255  FALL       1
I__1770/O                            InMux                        217              2357  501255  FALL       1
spi0.i19_3_lut_LC_16_16_2/in3        LogicCell40_SEQ_MODE_0000      0              2357  501255  FALL       1
spi0.i19_3_lut_LC_16_16_2/lcout      LogicCell40_SEQ_MODE_0000    288              2644  501255  FALL      23
I__2194/I                            LocalMux                       0              2644  501887  FALL       1
I__2194/O                            LocalMux                     309              2953  501887  FALL       1
I__2202/I                            InMux                          0              2953  501887  FALL       1
I__2202/O                            InMux                        217              3170  501887  FALL       1
spi0.tx_shift_reg_i8_LC_16_17_0/in3  LogicCell40_SEQ_MODE_1000      0              3170  501887  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                            Odrv4                          0                 0  FALL       1
I__2590/O                            Odrv4                        372               372  FALL       1
I__2599/I                            Span4Mux_v                     0               372  FALL       1
I__2599/O                            Span4Mux_v                   372               743  FALL       1
I__2612/I                            LocalMux                       0               743  FALL       1
I__2612/O                            LocalMux                     309              1052  FALL       1
I__2625/I                            ClkMux                         0              1052  FALL       1
I__2625/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O           INV                            0              1283  RISE       5
spi0.tx_shift_reg_i8_LC_16_17_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i9_LC_16_17_4/in3
Capture Clock    : spi0.tx_shift_reg_i9_LC_16_17_4/clk
Hold Constraint  : -500000p
Path slack       : 501887p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2591/I                         Odrv4                          0                 0  RISE       1
I__2591/O                         Odrv4                        351               351  RISE       1
I__2600/I                         Span4Mux_h                     0               351  RISE       1
I__2600/O                         Span4Mux_h                   302               652  RISE       1
I__2613/I                         LocalMux                       0               652  RISE       1
I__2613/O                         LocalMux                     330               982  RISE       1
I__2626/I                         ClkMux                         0               982  RISE       1
I__2626/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_15_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  501255  FALL      31
I__1762/I                            LocalMux                       0              1831  501255  FALL       1
I__1762/O                            LocalMux                     309              2139  501255  FALL       1
I__1770/I                            InMux                          0              2139  501255  FALL       1
I__1770/O                            InMux                        217              2357  501255  FALL       1
spi0.i19_3_lut_LC_16_16_2/in3        LogicCell40_SEQ_MODE_0000      0              2357  501255  FALL       1
spi0.i19_3_lut_LC_16_16_2/lcout      LogicCell40_SEQ_MODE_0000    288              2644  501255  FALL      23
I__2194/I                            LocalMux                       0              2644  501887  FALL       1
I__2194/O                            LocalMux                     309              2953  501887  FALL       1
I__2203/I                            InMux                          0              2953  501887  FALL       1
I__2203/O                            InMux                        217              3170  501887  FALL       1
spi0.tx_shift_reg_i9_LC_16_17_4/in3  LogicCell40_SEQ_MODE_1000      0              3170  501887  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2590/I                            Odrv4                          0                 0  FALL       1
I__2590/O                            Odrv4                        372               372  FALL       1
I__2599/I                            Span4Mux_v                     0               372  FALL       1
I__2599/O                            Span4Mux_v                   372               743  FALL       1
I__2612/I                            LocalMux                       0               743  FALL       1
I__2612/O                            LocalMux                     309              1052  FALL       1
I__2625/I                            ClkMux                         0              1052  FALL       1
I__2625/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i8C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i8C/O           INV                            0              1283  RISE       5
spi0.tx_shift_reg_i9_LC_16_17_4/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : spi0.tx_shift_reg_i0_LC_14_18_0/in3
Capture Clock    : spi0.tx_shift_reg_i0_LC_14_18_0/clk
Hold Constraint  : -500000p
Path slack       : 502062p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3345
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout   LogicCell40_SEQ_MODE_1010    540              2448  501964  FALL      16
I__1813/I                            Odrv4                          0              2448  502062  FALL       1
I__1813/O                            Odrv4                        372              2819  502062  FALL       1
I__1829/I                            LocalMux                       0              2819  502062  FALL       1
I__1829/O                            LocalMux                     309              3128  502062  FALL       1
I__1834/I                            InMux                          0              3128  502062  FALL       1
I__1834/O                            InMux                        217              3345  502062  FALL       1
spi0.tx_shift_reg_i0_LC_14_18_0/in3  LogicCell40_SEQ_MODE_1000      0              3345  502062  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2601/I                            Span4Mux_v                     0               372  FALL       1
I__2601/O                            Span4Mux_v                   372               743  FALL       1
I__2616/I                            LocalMux                       0               743  FALL       1
I__2616/O                            LocalMux                     309              1052  FALL       1
I__2629/I                            ClkMux                         0              1052  FALL       1
I__2629/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i0C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i0C/O           INV                            0              1283  RISE       1
spi0.tx_shift_reg_i0_LC_14_18_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i0_LC_14_18_0/sr
Capture Clock    : spi0.tx_shift_reg_i0_LC_14_18_0/clk
Hold Constraint  : -500000p
Path slack       : 503529p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                            -197
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498914

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2167
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4615
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_16_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448  501971  FALL      13
I__1835/I                           LocalMux                       0              2448  503529  FALL       1
I__1835/O                           LocalMux                     309              2756  503529  FALL       1
I__1841/I                           InMux                          0              2756  503529  FALL       1
I__1841/O                           InMux                        217              2974  503529  FALL       1
spi0.i1_1_lut_LC_15_17_1/in3        LogicCell40_SEQ_MODE_0000      0              2974  503529  FALL       1
spi0.i1_1_lut_LC_15_17_1/lcout      LogicCell40_SEQ_MODE_0000    288              3261  503529  FALL       1
I__1115/I                           Odrv4                          0              3261  503529  FALL       1
I__1115/O                           Odrv4                        372              3633  503529  FALL       1
I__1116/I                           Span4Mux_h                     0              3633  503529  FALL       1
I__1116/O                           Span4Mux_h                   316              3949  503529  FALL       1
I__1117/I                           LocalMux                       0              3949  503529  FALL       1
I__1117/O                           LocalMux                     309              4257  503529  FALL       1
I__1118/I                           SRMux                          0              4257  503529  FALL       1
I__1118/O                           SRMux                        358              4615  503529  FALL       1
spi0.tx_shift_reg_i0_LC_14_18_0/sr  LogicCell40_SEQ_MODE_1000      0              4615  503529  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                            Odrv4                          0                 0  FALL       1
I__2592/O                            Odrv4                        372               372  FALL       1
I__2601/I                            Span4Mux_v                     0               372  FALL       1
I__2601/O                            Span4Mux_v                   372               743  FALL       1
I__2616/I                            LocalMux                       0               743  FALL       1
I__2616/O                            LocalMux                     309              1052  FALL       1
I__2629/I                            ClkMux                         0              1052  FALL       1
I__2629/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i0C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i0C/O           INV                            0              1283  RISE       1
spi0.tx_shift_reg_i0_LC_14_18_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ICE_SYSCLK
Path End         : SLM_CLK
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         18289
---------------------------------------   ----- 
End-of-path arrival time (ps)             18289
 
Data path
pin name                                            model name                          delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  ----------------------------------  -----  ----------------  -----  ----  ------
ICE_SYSCLK                                          top                                     0                 0   +INF  RISE       1
ICE_SYSCLK_pad_iopad/PACKAGEPIN:in                  IO_PAD                                  0                 0   +INF  RISE       1
ICE_SYSCLK_pad_iopad/DOUT                           IO_PAD                                590               590   +INF  RISE       1
ICE_SYSCLK_pad_preio/PADIN                          PRE_IO_PIN_TYPE_000001                  0               590   +INF  RISE       1
ICE_SYSCLK_pad_preio/DIN0                           PRE_IO_PIN_TYPE_000001                463              1053   +INF  FALL       1
I__444/I                                            Odrv12                                  0              1053   +INF  FALL       1
I__444/O                                            Odrv12                                540              1593   +INF  FALL       1
I__445/I                                            Span12Mux_v                             0              1593   +INF  FALL       1
I__445/O                                            Span12Mux_v                           540              2133   +INF  FALL       1
I__446/I                                            Span12Mux_h                             0              2133   +INF  FALL       1
I__446/O                                            Span12Mux_h                           540              2673   +INF  FALL       1
I__447/I                                            Sp12to4                                 0              2673   +INF  FALL       1
I__447/O                                            Sp12to4                               449              3122   +INF  FALL       1
I__448/I                                            Span4Mux_s3_v                           0              3122   +INF  FALL       1
I__448/O                                            Span4Mux_s3_v                         337              3459   +INF  FALL       1
I__449/I                                            LocalMux                                0              3459   +INF  FALL       1
I__449/O                                            LocalMux                              309              3767   +INF  FALL       1
I__450/I                                            IoInMux                                 0              3767   +INF  FALL       1
I__450/O                                            IoInMux                               217              3985   +INF  FALL       1
clock_inst.pll_config/REFERENCECLK                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3985   +INF  FALL       1
clock_inst.pll_config/PLLOUTGLOBAL                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2847              6832   +INF  FALL       1
I__466/I                                            GlobalMux                               0              6832   +INF  FALL       1
I__466/O                                            GlobalMux                              77              6909   +INF  FALL       1
I__467/I                                            Glb2LocalMux                            0              6909   +INF  FALL       1
I__467/O                                            Glb2LocalMux                          358              7267   +INF  FALL       1
I__468/I                                            LocalMux                                0              7267   +INF  FALL       1
I__468/O                                            LocalMux                              309              7575   +INF  FALL       1
I__469/I                                            InMux                                   0              7575   +INF  FALL       1
I__469/O                                            InMux                                 217              7793   +INF  FALL       1
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_7_1_1/in0    LogicCell40_SEQ_MODE_0000               0              7793   +INF  FALL       1
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_7_1_1/lcout  LogicCell40_SEQ_MODE_0000             386              8179   +INF  FALL       1
I__459/I                                            Odrv12                                  0              8179   +INF  FALL       1
I__459/O                                            Odrv12                                540              8719   +INF  FALL       1
I__460/I                                            Sp12to4                                 0              8719   +INF  FALL       1
I__460/O                                            Sp12to4                               449              9167   +INF  FALL       1
I__461/I                                            Span4Mux_h                              0              9167   +INF  FALL       1
I__461/O                                            Span4Mux_h                            316              9483   +INF  FALL       1
I__462/I                                            Span4Mux_h                              0              9483   +INF  FALL       1
I__462/O                                            Span4Mux_h                            316              9799   +INF  FALL       1
I__463/I                                            Span4Mux_s2_h                           0              9799   +INF  FALL       1
I__463/O                                            Span4Mux_s2_h                         203             10002   +INF  FALL       1
I__464/I                                            LocalMux                                0             10002   +INF  FALL       1
I__464/O                                            LocalMux                              309             10311   +INF  FALL       1
I__465/I                                            IoInMux                                 0             10311   +INF  FALL       1
I__465/O                                            IoInMux                               217             10528   +INF  FALL       1
clk_gb/USERSIGNALTOGLOBALBUFFER                     ICE_GB                                  0             10528   +INF  FALL       1
clk_gb/GLOBALBUFFEROUTPUT                           ICE_GB                                561             11089   +INF  FALL     175
I__2898/I                                           gio2CtrlBuf                             0             11089   +INF  FALL       1
I__2898/O                                           gio2CtrlBuf                             0             11089   +INF  FALL       1
I__2899/I                                           GlobalMux                               0             11089   +INF  FALL       1
I__2899/O                                           GlobalMux                              77             11166   +INF  FALL       1
I__2954/I                                           Glb2LocalMux                            0             11166   +INF  FALL       1
I__2954/O                                           Glb2LocalMux                          358             11524   +INF  FALL       1
I__2960/I                                           LocalMux                                0             11524   +INF  FALL       1
I__2960/O                                           LocalMux                              309             11833   +INF  FALL       1
I__2961/I                                           InMux                                   0             11833   +INF  FALL       1
I__2961/O                                           InMux                                 217             12050   +INF  FALL       1
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_5/in3      LogicCell40_SEQ_MODE_0000               0             12050   +INF  FALL       1
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_5/lcout    LogicCell40_SEQ_MODE_0000             288             12338   +INF  FALL       1
I__2893/I                                           Odrv4                                   0             12338   +INF  FALL       1
I__2893/O                                           Odrv4                                 372             12709   +INF  FALL       1
I__2894/I                                           Span4Mux_s0_h                           0             12709   +INF  FALL       1
I__2894/O                                           Span4Mux_s0_h                         140             12850   +INF  FALL       1
I__2895/I                                           IoSpan4Mux                              0             12850   +INF  FALL       1
I__2895/O                                           IoSpan4Mux                            323             13172   +INF  FALL       1
I__2896/I                                           LocalMux                                0             13172   +INF  FALL       1
I__2896/O                                           LocalMux                              309             13481   +INF  FALL       1
I__2897/I                                           IoInMux                                 0             13481   +INF  FALL       1
I__2897/O                                           IoInMux                               217             13698   +INF  FALL       1
SLM_CLK_pad_preio/DOUT0                             PRE_IO_PIN_TYPE_011001                  0             13698   +INF  FALL       1
SLM_CLK_pad_preio/PADOUT                            PRE_IO_PIN_TYPE_011001               2237             15935   +INF  FALL       1
SLM_CLK_pad_iopad/DIN                               IO_PAD                                  0             15935   +INF  FALL       1
SLM_CLK_pad_iopad/PACKAGEPIN:out                    IO_PAD                               2353             18289   +INF  FALL       1
SLM_CLK                                             top                                     0             18289   +INF  FALL       1


++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SOUT
Path End         : spi0.rx__5_i1_LC_16_18_1/in1
Capture Clock    : spi0.rx__5_i1_LC_16_18_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            1641
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3795
---------------------------------------   ---- 
End-of-path arrival time (ps)             3795
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
SOUT                          top                            0                 0   +INF  RISE       1
SOUT_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
SOUT_pad_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
SOUT_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
SOUT_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__1694/I                     Odrv12                         0              1053   +INF  FALL       1
I__1694/O                     Odrv12                       540              1593   +INF  FALL       1
I__1695/I                     Span12Mux_h                    0              1593   +INF  FALL       1
I__1695/O                     Span12Mux_h                  540              2133   +INF  FALL       1
I__1696/I                     Sp12to4                        0              2133   +INF  FALL       1
I__1696/O                     Sp12to4                      449              2582   +INF  FALL       1
I__1697/I                     Span4Mux_h                     0              2582   +INF  FALL       1
I__1697/O                     Span4Mux_h                   316              2897   +INF  FALL       1
I__1698/I                     Span4Mux_v                     0              2897   +INF  FALL       1
I__1698/O                     Span4Mux_v                   372              3269   +INF  FALL       1
I__1699/I                     LocalMux                       0              3269   +INF  FALL       1
I__1699/O                     LocalMux                     309              3578   +INF  FALL       1
I__1700/I                     InMux                          0              3578   +INF  FALL       1
I__1700/O                     InMux                        217              3795   +INF  FALL       1
spi0.rx__5_i1_LC_16_18_1/in1  LogicCell40_SEQ_MODE_1000      0              3795   +INF  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2590/I                         Odrv4                          0                 0  RISE       1
I__2590/O                         Odrv4                        351               351  RISE       1
I__2598/I                         Span4Mux_h                     0               351  RISE       1
I__2598/O                         Span4Mux_h                   302               652  RISE       1
I__2611/I                         Span4Mux_v                     0               652  RISE       1
I__2611/O                         Span4Mux_v                   351              1003  RISE       1
I__2624/I                         LocalMux                       0              1003  RISE       1
I__2624/O                         LocalMux                     330              1333  RISE       1
I__2635/I                         ClkMux                         0              1333  RISE       1
I__2635/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i1_LC_16_18_1/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i15_LC_17_17_5/lcout
Path End         : SDAT
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                   7522
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9661
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i15_LC_17_17_5/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i15_LC_17_17_5/lcout  LogicCell40_SEQ_MODE_1000    540              2139   +INF  RISE       2
I__2235/I                               Odrv12                         0              2139   +INF  RISE       1
I__2235/O                               Odrv12                       491              2630   +INF  RISE       1
I__2237/I                               Span12Mux_h                    0              2630   +INF  RISE       1
I__2237/O                               Span12Mux_h                  491              3121   +INF  RISE       1
I__2239/I                               Span12Mux_s9_v                 0              3121   +INF  RISE       1
I__2239/O                               Span12Mux_s9_v               379              3500   +INF  RISE       1
I__2241/I                               Sp12to4                        0              3500   +INF  RISE       1
I__2241/O                               Sp12to4                      428              3928   +INF  RISE       1
I__2243/I                               Span4Mux_h                     0              3928   +INF  RISE       1
I__2243/O                               Span4Mux_h                   302              4229   +INF  RISE       1
I__2245/I                               Span4Mux_s2_v                  0              4229   +INF  RISE       1
I__2245/O                               Span4Mux_s2_v                252              4482   +INF  RISE       1
I__2247/I                               LocalMux                       0              4482   +INF  RISE       1
I__2247/O                               LocalMux                     330              4811   +INF  RISE       1
I__2249/I                               IoInMux                        0              4811   +INF  RISE       1
I__2249/O                               IoInMux                      259              5071   +INF  RISE       1
SDAT_pad_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0              5071   +INF  RISE       1
SDAT_pad_preio/PADOUT                   PRE_IO_PIN_TYPE_011001      2237              7308   +INF  FALL       1
SDAT_pad_iopad/DIN                      IO_PAD                         0              7308   +INF  FALL       1
SDAT_pad_iopad/PACKAGEPIN:out           IO_PAD                      2353              9661   +INF  FALL       1
SDAT                                    top                            0              9661   +INF  FALL       1


++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i15_LC_17_17_5/lcout
Path End         : DEBUG_8
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                   7508
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9647
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2592/I                             Odrv4                          0                 0  FALL       1
I__2592/O                             Odrv4                        372               372  FALL       1
I__2603/I                             Span4Mux_h                     0               372  FALL       1
I__2603/O                             Span4Mux_h                   316               687  FALL       1
I__2618/I                             Span4Mux_v                     0               687  FALL       1
I__2618/O                             Span4Mux_v                   372              1059  FALL       1
I__2631/I                             LocalMux                       0              1059  FALL       1
I__2631/O                             LocalMux                     309              1368  FALL       1
I__2638/I                             ClkMux                         0              1368  FALL       1
I__2638/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1599  RISE       7
spi0.tx_shift_reg_i15_LC_17_17_5/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i15_LC_17_17_5/lcout  LogicCell40_SEQ_MODE_1000    540              2139   +INF  FALL       2
I__2236/I                               Odrv12                         0              2139   +INF  FALL       1
I__2236/O                               Odrv12                       540              2679   +INF  FALL       1
I__2238/I                               Span12Mux_v                    0              2679   +INF  FALL       1
I__2238/O                               Span12Mux_v                  540              3219   +INF  FALL       1
I__2240/I                               Span12Mux_s11_h                0              3219   +INF  FALL       1
I__2240/O                               Span12Mux_s11_h              526              3745   +INF  FALL       1
I__2242/I                               Sp12to4                        0              3745   +INF  FALL       1
I__2242/O                               Sp12to4                      449              4194   +INF  FALL       1
I__2244/I                               Span4Mux_s3_v                  0              4194   +INF  FALL       1
I__2244/O                               Span4Mux_s3_v                337              4531   +INF  FALL       1
I__2246/I                               LocalMux                       0              4531   +INF  FALL       1
I__2246/O                               LocalMux                     309              4839   +INF  FALL       1
I__2248/I                               IoInMux                        0              4839   +INF  FALL       1
I__2248/O                               IoInMux                      217              5057   +INF  FALL       1
DEBUG_8_pad_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0              5057   +INF  FALL       1
DEBUG_8_pad_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237              7294   +INF  FALL       1
DEBUG_8_pad_iopad/DIN                   IO_PAD                         0              7294   +INF  FALL       1
DEBUG_8_pad_iopad/PACKAGEPIN:out        IO_PAD                      2353              9647   +INF  FALL       1
DEBUG_8                                 top                            0              9647   +INF  FALL       1


++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : DEBUG_3
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            1908
+ Clock To Q                                          540
+ Data Path Delay                                    8861
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       11309
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout                         LogicCell40_SEQ_MODE_1010    540              2448   +INF  RISE      16
I__1816/I                                                  LocalMux                       0              2448   +INF  RISE       1
I__1816/O                                                  LocalMux                     330              2777   +INF  RISE       1
I__1832/I                                                  InMux                          0              2777   +INF  RISE       1
I__1832/O                                                  InMux                        259              3037   +INF  RISE       1
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_LC_16_15_6/in0    LogicCell40_SEQ_MODE_0000      0              3037   +INF  RISE       1
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_LC_16_15_6/lcout  LogicCell40_SEQ_MODE_0000    386              3423   +INF  FALL       2
I__2569/I                                                  Odrv4                          0              3423   +INF  FALL       1
I__2569/O                                                  Odrv4                        372              3794   +INF  FALL       1
I__2570/I                                                  LocalMux                       0              3794   +INF  FALL       1
I__2570/O                                                  LocalMux                     309              4103   +INF  FALL       1
I__2572/I                                                  InMux                          0              4103   +INF  FALL       1
I__2572/O                                                  InMux                        217              4320   +INF  FALL       1
spi0.i2_3_lut_LC_18_15_4/in3                               LogicCell40_SEQ_MODE_0000      0              4320   +INF  FALL       1
spi0.i2_3_lut_LC_18_15_4/lcout                             LogicCell40_SEQ_MODE_0000    288              4608   +INF  FALL       2
I__2554/I                                                  Odrv4                          0              4608   +INF  FALL       1
I__2554/O                                                  Odrv4                        372              4980   +INF  FALL       1
I__2556/I                                                  Span4Mux_h                     0              4980   +INF  FALL       1
I__2556/O                                                  Span4Mux_h                   316              5295   +INF  FALL       1
I__2558/I                                                  Span4Mux_v                     0              5295   +INF  FALL       1
I__2558/O                                                  Span4Mux_v                   372              5667   +INF  FALL       1
I__2560/I                                                  Span4Mux_s2_h                  0              5667   +INF  FALL       1
I__2560/O                                                  Span4Mux_s2_h                203              5870   +INF  FALL       1
I__2562/I                                                  IoSpan4Mux                     0              5870   +INF  FALL       1
I__2562/O                                                  IoSpan4Mux                   323              6193   +INF  FALL       1
I__2564/I                                                  LocalMux                       0              6193   +INF  FALL       1
I__2564/O                                                  LocalMux                     309              6501   +INF  FALL       1
I__2566/I                                                  IoInMux                        0              6501   +INF  FALL       1
I__2566/O                                                  IoInMux                      217              6719   +INF  FALL       1
DEBUG_3_pad_preio/DOUT0                                    PRE_IO_PIN_TYPE_011001         0              6719   +INF  FALL       1
DEBUG_3_pad_preio/PADOUT                                   PRE_IO_PIN_TYPE_011001      2237              8956   +INF  FALL       1
DEBUG_3_pad_iopad/DIN                                      IO_PAD                         0              8956   +INF  FALL       1
DEBUG_3_pad_iopad/PACKAGEPIN:out                           IO_PAD                      2353             11309   +INF  FALL       1
DEBUG_3                                                    top                            0             11309   +INF  FALL       1


++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_16_6/lcout
Path End         : SCK
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            1908
+ Clock To Q                                          540
+ Data Path Delay                                    9885
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       12333
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2593/I                         Odrv12                         0                 0  RISE       1
I__2593/O                         Odrv12                       491               491  RISE       1
I__2605/I                         Sp12to4                        0               491  RISE       1
I__2605/O                         Sp12to4                      428               919  RISE       1
I__2620/I                         Span4Mux_v                     0               919  RISE       1
I__2620/O                         Span4Mux_v                   351              1269  RISE       1
I__2632/I                         LocalMux                       0              1269  RISE       1
I__2632/O                         LocalMux                     330              1599  RISE       1
I__2639/I                         ClkMux                         0              1599  RISE       1
I__2639/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_16_6/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_16_6/lcout                         LogicCell40_SEQ_MODE_1010    540              2448   +INF  FALL      16
I__1816/I                                                  LocalMux                       0              2448   +INF  FALL       1
I__1816/O                                                  LocalMux                     309              2756   +INF  FALL       1
I__1832/I                                                  InMux                          0              2756   +INF  FALL       1
I__1832/O                                                  InMux                        217              2974   +INF  FALL       1
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_LC_16_15_6/in0    LogicCell40_SEQ_MODE_0000      0              2974   +INF  FALL       1
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_LC_16_15_6/lcout  LogicCell40_SEQ_MODE_0000    386              3359   +INF  FALL       2
I__2569/I                                                  Odrv4                          0              3359   +INF  FALL       1
I__2569/O                                                  Odrv4                        372              3731   +INF  FALL       1
I__2570/I                                                  LocalMux                       0              3731   +INF  FALL       1
I__2570/O                                                  LocalMux                     309              4040   +INF  FALL       1
I__2572/I                                                  InMux                          0              4040   +INF  FALL       1
I__2572/O                                                  InMux                        217              4257   +INF  FALL       1
spi0.i2_3_lut_LC_18_15_4/in3                               LogicCell40_SEQ_MODE_0000      0              4257   +INF  FALL       1
spi0.i2_3_lut_LC_18_15_4/lcout                             LogicCell40_SEQ_MODE_0000    288              4545   +INF  FALL       2
I__2555/I                                                  Odrv12                         0              4545   +INF  FALL       1
I__2555/O                                                  Odrv12                       540              5085   +INF  FALL       1
I__2557/I                                                  Span12Mux_h                    0              5085   +INF  FALL       1
I__2557/O                                                  Span12Mux_h                  540              5625   +INF  FALL       1
I__2559/I                                                  Span12Mux_s9_h                 0              5625   +INF  FALL       1
I__2559/O                                                  Span12Mux_s9_h               435              6060   +INF  FALL       1
I__2561/I                                                  Sp12to4                        0              6060   +INF  FALL       1
I__2561/O                                                  Sp12to4                      449              6508   +INF  FALL       1
I__2563/I                                                  Span4Mux_v                     0              6508   +INF  FALL       1
I__2563/O                                                  Span4Mux_v                   372              6880   +INF  FALL       1
I__2565/I                                                  Span4Mux_s3_v                  0              6880   +INF  FALL       1
I__2565/O                                                  Span4Mux_s3_v                337              7217   +INF  FALL       1
I__2567/I                                                  LocalMux                       0              7217   +INF  FALL       1
I__2567/O                                                  LocalMux                     309              7525   +INF  FALL       1
I__2568/I                                                  IoInMux                        0              7525   +INF  FALL       1
I__2568/O                                                  IoInMux                      217              7743   +INF  FALL       1
SCK_pad_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001         0              7743   +INF  FALL       1
SCK_pad_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001      2237              9980   +INF  FALL       1
SCK_pad_iopad/DIN                                          IO_PAD                         0              9980   +INF  FALL       1
SCK_pad_iopad/PACKAGEPIN:out                               IO_PAD                      2353             12333   +INF  FALL       1
SCK                                                        top                            0             12333   +INF  FALL       1


++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.CS_81_LC_13_15_0/lcout
Path End         : SEN
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   6309
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7838
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2589/I                         Odrv4                          0                 0  RISE       1
I__2589/O                         Odrv4                        351               351  RISE       1
I__2595/I                         LocalMux                       0               351  RISE       1
I__2595/O                         LocalMux                     330               680  RISE       1
I__2607/I                         ClkMux                         0               680  RISE       1
I__2607/O                         ClkMux                       309               989  RISE       1
spi0.CS_81_LC_13_15_0/clk         LogicCell40_SEQ_MODE_1011      0               989  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.CS_81_LC_13_15_0/lcout   LogicCell40_SEQ_MODE_1011    540              1529   +INF  RISE       3
I__2576/I                     Odrv12                         0              1529   +INF  RISE       1
I__2576/O                     Odrv12                       491              2020   +INF  RISE       1
I__2579/I                     Span12Mux_h                    0              2020   +INF  RISE       1
I__2579/O                     Span12Mux_h                  491              2511   +INF  RISE       1
I__2582/I                     Span12Mux_s3_v                 0              2511   +INF  RISE       1
I__2582/O                     Span12Mux_s3_v               147              2658   +INF  RISE       1
I__2584/I                     LocalMux                       0              2658   +INF  RISE       1
I__2584/O                     LocalMux                     330              2988   +INF  RISE       1
I__2586/I                     IoInMux                        0              2988   +INF  RISE       1
I__2586/O                     IoInMux                      259              3247   +INF  RISE       1
SEN_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3247   +INF  RISE       1
SEN_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5485   +INF  FALL       1
SEN_pad_iopad/DIN             IO_PAD                         0              5485   +INF  FALL       1
SEN_pad_iopad/PACKAGEPIN:out  IO_PAD                      2353              7838   +INF  FALL       1
SEN                           top                            0              7838   +INF  FALL       1


++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.CS_81_LC_13_15_0/lcout
Path End         : DEBUG_9
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   6589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8118
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_15_4/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2589/I                         Odrv4                          0                 0  RISE       1
I__2589/O                         Odrv4                        351               351  RISE       1
I__2595/I                         LocalMux                       0               351  RISE       1
I__2595/O                         LocalMux                     330               680  RISE       1
I__2607/I                         ClkMux                         0               680  RISE       1
I__2607/O                         ClkMux                       309               989  RISE       1
spi0.CS_81_LC_13_15_0/clk         LogicCell40_SEQ_MODE_1011      0               989  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.CS_81_LC_13_15_0/lcout       LogicCell40_SEQ_MODE_1011    540              1529   +INF  FALL       3
I__2577/I                         Odrv12                         0              1529   +INF  FALL       1
I__2577/O                         Odrv12                       540              2069   +INF  FALL       1
I__2580/I                         Span12Mux_h                    0              2069   +INF  FALL       1
I__2580/O                         Span12Mux_h                  540              2609   +INF  FALL       1
I__2583/I                         Span12Mux_s8_v                 0              2609   +INF  FALL       1
I__2583/O                         Span12Mux_s8_v               393              3002   +INF  FALL       1
I__2585/I                         LocalMux                       0              3002   +INF  FALL       1
I__2585/O                         LocalMux                     309              3310   +INF  FALL       1
I__2587/I                         IoInMux                        0              3310   +INF  FALL       1
I__2587/O                         IoInMux                      217              3528   +INF  FALL       1
DEBUG_9_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3528   +INF  FALL       1
DEBUG_9_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5765   +INF  FALL       1
DEBUG_9_pad_iopad/DIN             IO_PAD                         0              5765   +INF  FALL       1
DEBUG_9_pad_iopad/PACKAGEPIN:out  IO_PAD                      2353              8118   +INF  FALL       1
DEBUG_9                           top                            0              8118   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

