/* SPDX-License-Identifier: MIT
 *
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_DCORE3_MME_QM_ARC_ACP_ENG_REGS_H_
#define ASIC_REG_DCORE3_MME_QM_ARC_ACP_ENG_REGS_H_

/*
 *****************************************
 *   DCORE3_MME_QM_ARC_ACP_ENG
 *   (Prototype: ARC_ACP_ENG)
 *****************************************
 */

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_0 0x46CF000

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_1 0x46CF004

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_2 0x46CF008

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_3 0x46CF00C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_4 0x46CF010

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_5 0x46CF014

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_6 0x46CF018

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_7 0x46CF01C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_8 0x46CF020

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_9 0x46CF024

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_10 0x46CF028

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_11 0x46CF02C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_12 0x46CF030

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_13 0x46CF034

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_14 0x46CF038

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_15 0x46CF03C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_16 0x46CF040

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_17 0x46CF044

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_18 0x46CF048

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_19 0x46CF04C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_20 0x46CF050

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_21 0x46CF054

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_22 0x46CF058

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_23 0x46CF05C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_24 0x46CF060

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_25 0x46CF064

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_26 0x46CF068

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_27 0x46CF06C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_28 0x46CF070

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_29 0x46CF074

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_30 0x46CF078

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_31 0x46CF07C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_32 0x46CF080

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_33 0x46CF084

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_34 0x46CF088

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_35 0x46CF08C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_36 0x46CF090

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_37 0x46CF094

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_38 0x46CF098

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_39 0x46CF09C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_40 0x46CF0A0

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_41 0x46CF0A4

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_42 0x46CF0A8

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_43 0x46CF0AC

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_44 0x46CF0B0

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_45 0x46CF0B4

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_46 0x46CF0B8

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_47 0x46CF0BC

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_48 0x46CF0C0

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_49 0x46CF0C4

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_50 0x46CF0C8

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_51 0x46CF0CC

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_52 0x46CF0D0

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_53 0x46CF0D4

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_54 0x46CF0D8

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_55 0x46CF0DC

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_56 0x46CF0E0

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_57 0x46CF0E4

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_58 0x46CF0E8

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_59 0x46CF0EC

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_60 0x46CF0F0

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_61 0x46CF0F4

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_62 0x46CF0F8

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PI_REG_63 0x46CF0FC

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_0 0x46CF100

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_1 0x46CF104

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_2 0x46CF108

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_3 0x46CF10C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_4 0x46CF110

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_5 0x46CF114

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_6 0x46CF118

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_7 0x46CF11C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_8 0x46CF120

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_9 0x46CF124

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_10 0x46CF128

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_11 0x46CF12C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_12 0x46CF130

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_13 0x46CF134

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_14 0x46CF138

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_15 0x46CF13C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_16 0x46CF140

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_17 0x46CF144

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_18 0x46CF148

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_19 0x46CF14C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_20 0x46CF150

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_21 0x46CF154

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_22 0x46CF158

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_23 0x46CF15C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_24 0x46CF160

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_25 0x46CF164

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_26 0x46CF168

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_27 0x46CF16C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_28 0x46CF170

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_29 0x46CF174

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_30 0x46CF178

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_31 0x46CF17C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_32 0x46CF180

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_33 0x46CF184

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_34 0x46CF188

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_35 0x46CF18C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_36 0x46CF190

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_37 0x46CF194

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_38 0x46CF198

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_39 0x46CF19C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_40 0x46CF1A0

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_41 0x46CF1A4

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_42 0x46CF1A8

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_43 0x46CF1AC

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_44 0x46CF1B0

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_45 0x46CF1B4

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_46 0x46CF1B8

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_47 0x46CF1BC

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_48 0x46CF1C0

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_49 0x46CF1C4

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_50 0x46CF1C8

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_51 0x46CF1CC

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_52 0x46CF1D0

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_53 0x46CF1D4

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_54 0x46CF1D8

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_55 0x46CF1DC

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_56 0x46CF1E0

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_57 0x46CF1E4

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_58 0x46CF1E8

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_59 0x46CF1EC

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_60 0x46CF1F0

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_61 0x46CF1F4

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_62 0x46CF1F8

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_CI_REG_63 0x46CF1FC

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_0 0x46CF200

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_1 0x46CF204

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_2 0x46CF208

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_3 0x46CF20C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_4 0x46CF210

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_5 0x46CF214

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_6 0x46CF218

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_7 0x46CF21C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_8 0x46CF220

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_9 0x46CF224

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_10 0x46CF228

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_11 0x46CF22C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_12 0x46CF230

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_13 0x46CF234

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_14 0x46CF238

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_15 0x46CF23C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_16 0x46CF240

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_17 0x46CF244

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_18 0x46CF248

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_19 0x46CF24C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_20 0x46CF250

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_21 0x46CF254

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_22 0x46CF258

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_23 0x46CF25C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_24 0x46CF260

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_25 0x46CF264

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_26 0x46CF268

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_27 0x46CF26C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_28 0x46CF270

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_29 0x46CF274

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_30 0x46CF278

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_31 0x46CF27C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_32 0x46CF280

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_33 0x46CF284

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_34 0x46CF288

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_35 0x46CF28C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_36 0x46CF290

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_37 0x46CF294

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_38 0x46CF298

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_39 0x46CF29C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_40 0x46CF2A0

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_41 0x46CF2A4

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_42 0x46CF2A8

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_43 0x46CF2AC

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_44 0x46CF2B0

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_45 0x46CF2B4

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_46 0x46CF2B8

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_47 0x46CF2BC

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_48 0x46CF2C0

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_49 0x46CF2C4

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_50 0x46CF2C8

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_51 0x46CF2CC

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_52 0x46CF2D0

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_53 0x46CF2D4

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_54 0x46CF2D8

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_55 0x46CF2DC

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_56 0x46CF2E0

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_57 0x46CF2E4

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_58 0x46CF2E8

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_59 0x46CF2EC

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_60 0x46CF2F0

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_61 0x46CF2F4

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_62 0x46CF2F8

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_PR_REG_63 0x46CF2FC

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_0 0x46CF300

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_1 0x46CF304

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_2 0x46CF308

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_3 0x46CF30C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_4 0x46CF310

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_5 0x46CF314

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_6 0x46CF318

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_7 0x46CF31C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_8 0x46CF320

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_9 0x46CF324

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_10 0x46CF328

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_11 0x46CF32C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_12 0x46CF330

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_13 0x46CF334

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_14 0x46CF338

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_15 0x46CF33C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_16 0x46CF340

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_17 0x46CF344

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_18 0x46CF348

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_19 0x46CF34C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_20 0x46CF350

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_21 0x46CF354

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_22 0x46CF358

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_23 0x46CF35C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_24 0x46CF360

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_25 0x46CF364

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_26 0x46CF368

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_27 0x46CF36C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_28 0x46CF370

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_29 0x46CF374

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_30 0x46CF378

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_31 0x46CF37C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_32 0x46CF380

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_33 0x46CF384

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_34 0x46CF388

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_35 0x46CF38C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_36 0x46CF390

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_37 0x46CF394

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_38 0x46CF398

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_39 0x46CF39C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_40 0x46CF3A0

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_41 0x46CF3A4

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_42 0x46CF3A8

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_43 0x46CF3AC

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_44 0x46CF3B0

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_45 0x46CF3B4

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_46 0x46CF3B8

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_47 0x46CF3BC

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_48 0x46CF3C0

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_49 0x46CF3C4

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_50 0x46CF3C8

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_51 0x46CF3CC

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_52 0x46CF3D0

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_53 0x46CF3D4

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_54 0x46CF3D8

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_55 0x46CF3DC

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_56 0x46CF3E0

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_57 0x46CF3E4

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_58 0x46CF3E8

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_59 0x46CF3EC

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_60 0x46CF3F0

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_61 0x46CF3F4

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_62 0x46CF3F8

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_MK_REG_63 0x46CF3FC

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_SELECTED_QUEUE_ID 0x46CF400

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_GRANTS_WEIGHT_PRIO_0 0x46CF404

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_GRANTS_WEIGHT_PRIO_1 0x46CF408

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_GRANTS_WEIGHT_PRIO_2 0x46CF40C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_GRANTS_COUNTER_PRIO_0 0x46CF410

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_GRANTS_COUNTER_PRIO_1 0x46CF414

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_GRANTS_COUNTER_PRIO_2 0x46CF418

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_DBG_PRIO_OUT_CNT_0 0x46CF41C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_DBG_PRIO_OUT_CNT_1 0x46CF420

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_DBG_PRIO_OUT_CNT_2 0x46CF424

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_DBG_PRIO_OUT_CNT_3 0x46CF428

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_DBG_PRIO_RD_CNT_0 0x46CF42C

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_DBG_PRIO_RD_CNT_1 0x46CF430

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_DBG_PRIO_RD_CNT_2 0x46CF434

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_DBG_PRIO_RD_CNT_3 0x46CF438

#define mmDCORE3_MME_QM_ARC_ACP_ENG_ACP_DBG_REG 0x46CF43C

#endif /* ASIC_REG_DCORE3_MME_QM_ARC_ACP_ENG_REGS_H_ */
