library ieee;
use ieee.std_logic_1164.all;
 
entity and_gate is
  port (
    data    : in  (7 DOWNTO 0);
    reset    : in  std_logic;
    result : out (3 DOWNTO 0) std_logic;
    );