        ##################################
# Basys 3 Constraint File
##################################

## Clock
set_property PACKAGE_PIN W5 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
create_clock -period 10.000 -name sys_clk [get_ports clk]

## Reset Button (Center Button)
set_property PACKAGE_PIN U18 [get_ports rst]
set_property IOSTANDARD LVCMOS33 [get_ports rst]

## LEDs - leds[15:0]
set_property PACKAGE_PIN U16 [get_ports {leds[0]}]
set_property PACKAGE_PIN E19 [get_ports {leds[1]}]
set_property PACKAGE_PIN U19 [get_ports {leds[2]}]
set_property PACKAGE_PIN V19 [get_ports {leds[3]}]
set_property PACKAGE_PIN W18 [get_ports {leds[4]}]
set_property PACKAGE_PIN U15 [get_ports {leds[5]}]
set_property PACKAGE_PIN U14 [get_ports {leds[6]}]
set_property PACKAGE_PIN V14 [get_ports {leds[7]}]
set_property PACKAGE_PIN V13 [get_ports {leds[8]}]
set_property PACKAGE_PIN V3  [get_ports {leds[9]}]
set_property PACKAGE_PIN W3  [get_ports {leds[10]}]
set_property PACKAGE_PIN U3  [get_ports {leds[11]}]
set_property PACKAGE_PIN P3  [get_ports {leds[12]}]
set_property PACKAGE_PIN N3  [get_ports {leds[13]}]
set_property PACKAGE_PIN P1  [get_ports {leds[14]}]
set_property PACKAGE_PIN L1  [get_ports {leds[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {leds[*]}]

## Switches - switches[15:0]
## Control Signals:
## sw[0]    = readEnable  (Read from selected memory locker)
## sw[1]    = writeEnable (Write to selected memory locker)
## sw[5:2]  = Locker Address Selector (4 bits: Lockers 0 to 15)
## sw[15:6] = Data Input Switches (10 bits: dataIn[9:0])

set_property PACKAGE_PIN V17 [get_ports {switches[0]}]  ;# readEnable
set_property PACKAGE_PIN V16 [get_ports {switches[1]}]  ;# writeEnable
set_property PACKAGE_PIN W16 [get_ports {switches[2]}]  ;# locker_addr[0] (Locker bit 0)
set_property PACKAGE_PIN W17 [get_ports {switches[3]}]  ;# locker_addr[1] (Locker bit 1)
set_property PACKAGE_PIN W15 [get_ports {switches[4]}]  ;# locker_addr[2] (Locker bit 2)
set_property PACKAGE_PIN V15 [get_ports {switches[5]}]  ;# locker_addr[3] (Locker bit 3)
set_property PACKAGE_PIN W14 [get_ports {switches[6]}]  ;# dataIn[0] (Value = 1)
set_property PACKAGE_PIN W13 [get_ports {switches[7]}]  ;# dataIn[1] (Value = 2)
set_property PACKAGE_PIN V2  [get_ports {switches[8]}]  ;# dataIn[2] (Value = 4)
set_property PACKAGE_PIN T3  [get_ports {switches[9]}]  ;# dataIn[3] (Value = 8)
set_property PACKAGE_PIN T2  [get_ports {switches[10]}] ;# dataIn[4] (Value = 16)
set_property PACKAGE_PIN R3  [get_ports {switches[11]}] ;# dataIn[5] (Value = 32)
set_property PACKAGE_PIN W2  [get_ports {switches[12]}] ;# dataIn[6] (Value = 64)
set_property PACKAGE_PIN U1  [get_ports {switches[13]}] ;# dataIn[7] (Value = 128)
set_property PACKAGE_PIN T1  [get_ports {switches[14]}] ;# dataIn[8] (Value = 256)
set_property PACKAGE_PIN R2  [get_ports {switches[15]}] ;# dataIn[9] (Value = 512)
set_property IOSTANDARD LVCMOS33 [get_ports {switches[*]}]

## 7-Segment Display - seg[6:0]
set_property PACKAGE_PIN W7  [get_ports {seg[0]}]
set_property PACKAGE_PIN W6  [get_ports {seg[1]}]
set_property PACKAGE_PIN U8  [get_ports {seg[2]}]
set_property PACKAGE_PIN V8  [get_ports {seg[3]}]
set_property PACKAGE_PIN U5  [get_ports {seg[4]}]
set_property PACKAGE_PIN V5  [get_ports {seg[5]}]
set_property PACKAGE_PIN U7  [get_ports {seg[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg[*]}]

## Anodes - an[3:0]
set_property PACKAGE_PIN U2 [get_ports {an[0]}]
set_property PACKAGE_PIN U4 [get_ports {an[1]}]
set_property PACKAGE_PIN V4 [get_ports {an[2]}]
set_property PACKAGE_PIN W4 [get_ports {an[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {an[*]}]