Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Sep 17 18:04:56 2018
| Host         : DESKTOP-50SCECT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file time_multiplexed_top_timing_summary_routed.rpt -rpx time_multiplexed_top_timing_summary_routed.rpx
| Design       : time_multiplexed_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: clk_div/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.961        0.000                      0                   33        0.189        0.000                      0                   33        3.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.961        0.000                      0                   33        0.189        0.000                      0                   33        3.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 clk_div/clk_temp_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.828ns (22.520%)  route 2.849ns (77.480%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.057     6.131    clk_div/clk
    SLICE_X111Y103       FDCE                                         r  clk_div/clk_temp_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.456     6.587 f  clk_div/clk_temp_reg[21]/Q
                         net (fo=2, routed)           0.824     7.411    clk_div/clk_temp[21]
    SLICE_X111Y104       LUT6 (Prop_lut6_I1_O)        0.124     7.535 f  clk_div/clk_temp[31]_i_5/O
                         net (fo=1, routed)           0.636     8.171    clk_div/clk_temp[31]_i_5_n_0
    SLICE_X111Y103       LUT5 (Prop_lut5_I0_O)        0.124     8.295 f  clk_div/clk_temp[31]_i_2/O
                         net (fo=33, routed)          1.389     9.683    clk_div/clk_temp[31]_i_2_n_0
    SLICE_X111Y98        LUT5 (Prop_lut5_I1_O)        0.124     9.807 r  clk_div/clk_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.807    clk_div/p_2_in[1]
    SLICE_X111Y98        FDCE                                         r  clk_div/clk_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.687    13.451    clk_div/clk
    SLICE_X111Y98        FDCE                                         r  clk_div/clk_temp_reg[1]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X111Y98        FDCE (Setup_fdce_C_D)        0.029    13.768    clk_div/clk_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         13.768    
                         arrival time                          -9.807    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 clk_div/clk_temp_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.828ns (22.507%)  route 2.851ns (77.492%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.057     6.131    clk_div/clk
    SLICE_X111Y103       FDCE                                         r  clk_div/clk_temp_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.456     6.587 f  clk_div/clk_temp_reg[21]/Q
                         net (fo=2, routed)           0.824     7.411    clk_div/clk_temp[21]
    SLICE_X111Y104       LUT6 (Prop_lut6_I1_O)        0.124     7.535 f  clk_div/clk_temp[31]_i_5/O
                         net (fo=1, routed)           0.636     8.171    clk_div/clk_temp[31]_i_5_n_0
    SLICE_X111Y103       LUT5 (Prop_lut5_I0_O)        0.124     8.295 f  clk_div/clk_temp[31]_i_2/O
                         net (fo=33, routed)          1.391     9.685    clk_div/clk_temp[31]_i_2_n_0
    SLICE_X111Y98        LUT5 (Prop_lut5_I1_O)        0.124     9.809 r  clk_div/clk_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.809    clk_div/p_2_in[2]
    SLICE_X111Y98        FDCE                                         r  clk_div/clk_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.687    13.451    clk_div/clk
    SLICE_X111Y98        FDCE                                         r  clk_div/clk_temp_reg[2]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X111Y98        FDCE (Setup_fdce_C_D)        0.031    13.770    clk_div/clk_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         13.770    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 clk_div/clk_temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 2.451ns (62.963%)  route 1.442ns (37.036%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.866     5.940    clk_div/clk
    SLICE_X111Y98        FDCE                                         r  clk_div/clk_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDCE (Prop_fdce_C_Q)         0.456     6.396 r  clk_div/clk_temp_reg[2]/Q
                         net (fo=1, routed)           0.604     7.000    clk_div/clk_temp[2]
    SLICE_X110Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.674 r  clk_div/clk_temp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.674    clk_div/clk_temp0_inferred__0/i__carry_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  clk_div/clk_temp0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.789    clk_div/clk_temp0_inferred__0/i__carry__0_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.903 r  clk_div/clk_temp0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.903    clk_div/clk_temp0_inferred__0/i__carry__1_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.017 r  clk_div/clk_temp0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.017    clk_div/clk_temp0_inferred__0/i__carry__2_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.131 r  clk_div/clk_temp0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.131    clk_div/clk_temp0_inferred__0/i__carry__3_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  clk_div/clk_temp0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.245    clk_div/clk_temp0_inferred__0/i__carry__4_n_0
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  clk_div/clk_temp0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.359    clk_div/clk_temp0_inferred__0/i__carry__5_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.693 r  clk_div/clk_temp0_inferred__0/i__carry__6/O[1]
                         net (fo=1, routed)           0.837     9.529    clk_div/clk_temp0[30]
    SLICE_X112Y104       LUT5 (Prop_lut5_I0_O)        0.303     9.832 r  clk_div/clk_temp[30]_i_1/O
                         net (fo=1, routed)           0.000     9.832    clk_div/p_2_in[30]
    SLICE_X112Y104       FDCE                                         r  clk_div/clk_temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.860    13.625    clk_div/clk
    SLICE_X112Y104       FDCE                                         r  clk_div/clk_temp_reg[30]/C
                         clock pessimism              0.323    13.948    
                         clock uncertainty           -0.035    13.912    
    SLICE_X112Y104       FDCE (Setup_fdce_C_D)        0.077    13.989    clk_div/clk_temp_reg[30]
  -------------------------------------------------------------------
                         required time                         13.989    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 clk_div/clk_temp_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.828ns (23.598%)  route 2.681ns (76.402%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.057     6.131    clk_div/clk
    SLICE_X111Y103       FDCE                                         r  clk_div/clk_temp_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.456     6.587 f  clk_div/clk_temp_reg[21]/Q
                         net (fo=2, routed)           0.824     7.411    clk_div/clk_temp[21]
    SLICE_X111Y104       LUT6 (Prop_lut6_I1_O)        0.124     7.535 f  clk_div/clk_temp[31]_i_5/O
                         net (fo=1, routed)           0.636     8.171    clk_div/clk_temp[31]_i_5_n_0
    SLICE_X111Y103       LUT5 (Prop_lut5_I0_O)        0.124     8.295 f  clk_div/clk_temp[31]_i_2/O
                         net (fo=33, routed)          1.221     9.515    clk_div/clk_temp[31]_i_2_n_0
    SLICE_X112Y98        LUT5 (Prop_lut5_I1_O)        0.124     9.639 r  clk_div/clk_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.639    clk_div/p_2_in[4]
    SLICE_X112Y98        FDCE                                         r  clk_div/clk_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.687    13.451    clk_div/clk
    SLICE_X112Y98        FDCE                                         r  clk_div/clk_temp_reg[4]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X112Y98        FDCE (Setup_fdce_C_D)        0.079    13.818    clk_div/clk_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         13.818    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 clk_div/clk_temp_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.828ns (24.020%)  route 2.619ns (75.980%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.057     6.131    clk_div/clk
    SLICE_X111Y103       FDCE                                         r  clk_div/clk_temp_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.456     6.587 f  clk_div/clk_temp_reg[21]/Q
                         net (fo=2, routed)           0.824     7.411    clk_div/clk_temp[21]
    SLICE_X111Y104       LUT6 (Prop_lut6_I1_O)        0.124     7.535 f  clk_div/clk_temp[31]_i_5/O
                         net (fo=1, routed)           0.636     8.171    clk_div/clk_temp[31]_i_5_n_0
    SLICE_X111Y103       LUT5 (Prop_lut5_I0_O)        0.124     8.295 f  clk_div/clk_temp[31]_i_2/O
                         net (fo=33, routed)          1.159     9.454    clk_div/clk_temp[31]_i_2_n_0
    SLICE_X112Y98        LUT5 (Prop_lut5_I1_O)        0.124     9.578 r  clk_div/clk_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.578    clk_div/p_2_in[0]
    SLICE_X112Y98        FDCE                                         r  clk_div/clk_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.687    13.451    clk_div/clk
    SLICE_X112Y98        FDCE                                         r  clk_div/clk_temp_reg[0]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X112Y98        FDCE (Setup_fdce_C_D)        0.081    13.820    clk_div/clk_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         13.820    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 clk_div/clk_temp_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.828ns (24.097%)  route 2.608ns (75.903%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.057     6.131    clk_div/clk
    SLICE_X111Y103       FDCE                                         r  clk_div/clk_temp_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.456     6.587 r  clk_div/clk_temp_reg[21]/Q
                         net (fo=2, routed)           0.824     7.411    clk_div/clk_temp[21]
    SLICE_X111Y104       LUT6 (Prop_lut6_I1_O)        0.124     7.535 r  clk_div/clk_temp[31]_i_5/O
                         net (fo=1, routed)           0.636     8.171    clk_div/clk_temp[31]_i_5_n_0
    SLICE_X111Y103       LUT5 (Prop_lut5_I0_O)        0.124     8.295 r  clk_div/clk_temp[31]_i_2/O
                         net (fo=33, routed)          1.148     9.443    clk_div/clk_temp[31]_i_2_n_0
    SLICE_X112Y98        LUT5 (Prop_lut5_I3_O)        0.124     9.567 r  clk_div/clk_out_i_1/O
                         net (fo=1, routed)           0.000     9.567    clk_div/clk_out_i_1_n_0
    SLICE_X112Y98        FDCE                                         r  clk_div/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.687    13.451    clk_div/clk
    SLICE_X112Y98        FDCE                                         r  clk_div/clk_out_reg/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X112Y98        FDCE (Setup_fdce_C_D)        0.077    13.816    clk_div/clk_out_reg
  -------------------------------------------------------------------
                         required time                         13.816    
                         arrival time                          -9.567    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 clk_div/clk_temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 2.355ns (62.524%)  route 1.412ns (37.476%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.866     5.940    clk_div/clk
    SLICE_X111Y98        FDCE                                         r  clk_div/clk_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDCE (Prop_fdce_C_Q)         0.456     6.396 r  clk_div/clk_temp_reg[2]/Q
                         net (fo=1, routed)           0.604     7.000    clk_div/clk_temp[2]
    SLICE_X110Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.674 r  clk_div/clk_temp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.674    clk_div/clk_temp0_inferred__0/i__carry_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  clk_div/clk_temp0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.789    clk_div/clk_temp0_inferred__0/i__carry__0_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.903 r  clk_div/clk_temp0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.903    clk_div/clk_temp0_inferred__0/i__carry__1_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.017 r  clk_div/clk_temp0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.017    clk_div/clk_temp0_inferred__0/i__carry__2_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.131 r  clk_div/clk_temp0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.131    clk_div/clk_temp0_inferred__0/i__carry__3_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  clk_div/clk_temp0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.245    clk_div/clk_temp0_inferred__0/i__carry__4_n_0
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  clk_div/clk_temp0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.359    clk_div/clk_temp0_inferred__0/i__carry__5_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.598 r  clk_div/clk_temp0_inferred__0/i__carry__6/O[2]
                         net (fo=1, routed)           0.807     9.404    clk_div/clk_temp0[31]
    SLICE_X112Y104       LUT5 (Prop_lut5_I0_O)        0.302     9.706 r  clk_div/clk_temp[31]_i_1/O
                         net (fo=1, routed)           0.000     9.706    clk_div/p_2_in[31]
    SLICE_X112Y104       FDCE                                         r  clk_div/clk_temp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.860    13.625    clk_div/clk
    SLICE_X112Y104       FDCE                                         r  clk_div/clk_temp_reg[31]/C
                         clock pessimism              0.323    13.948    
                         clock uncertainty           -0.035    13.912    
    SLICE_X112Y104       FDCE (Setup_fdce_C_D)        0.081    13.993    clk_div/clk_temp_reg[31]
  -------------------------------------------------------------------
                         required time                         13.993    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                  4.287    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 clk_div/clk_temp_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.828ns (25.284%)  route 2.447ns (74.716%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.057     6.131    clk_div/clk
    SLICE_X111Y103       FDCE                                         r  clk_div/clk_temp_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.456     6.587 f  clk_div/clk_temp_reg[21]/Q
                         net (fo=2, routed)           0.824     7.411    clk_div/clk_temp[21]
    SLICE_X111Y104       LUT6 (Prop_lut6_I1_O)        0.124     7.535 f  clk_div/clk_temp[31]_i_5/O
                         net (fo=1, routed)           0.636     8.171    clk_div/clk_temp[31]_i_5_n_0
    SLICE_X111Y103       LUT5 (Prop_lut5_I0_O)        0.124     8.295 f  clk_div/clk_temp[31]_i_2/O
                         net (fo=33, routed)          0.987     9.281    clk_div/clk_temp[31]_i_2_n_0
    SLICE_X111Y98        LUT5 (Prop_lut5_I1_O)        0.124     9.405 r  clk_div/clk_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.405    clk_div/p_2_in[3]
    SLICE_X111Y98        FDCE                                         r  clk_div/clk_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.687    13.451    clk_div/clk
    SLICE_X111Y98        FDCE                                         r  clk_div/clk_temp_reg[3]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X111Y98        FDCE (Setup_fdce_C_D)        0.031    13.770    clk_div/clk_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         13.770    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.367ns  (required time - arrival time)
  Source:                 clk_div/clk_temp_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.828ns (25.292%)  route 2.446ns (74.708%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.057     6.131    clk_div/clk
    SLICE_X111Y103       FDCE                                         r  clk_div/clk_temp_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.456     6.587 f  clk_div/clk_temp_reg[21]/Q
                         net (fo=2, routed)           0.824     7.411    clk_div/clk_temp[21]
    SLICE_X111Y104       LUT6 (Prop_lut6_I1_O)        0.124     7.535 f  clk_div/clk_temp[31]_i_5/O
                         net (fo=1, routed)           0.636     8.171    clk_div/clk_temp[31]_i_5_n_0
    SLICE_X111Y103       LUT5 (Prop_lut5_I0_O)        0.124     8.295 f  clk_div/clk_temp[31]_i_2/O
                         net (fo=33, routed)          0.986     9.280    clk_div/clk_temp[31]_i_2_n_0
    SLICE_X111Y98        LUT5 (Prop_lut5_I1_O)        0.124     9.404 r  clk_div/clk_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.404    clk_div/p_2_in[5]
    SLICE_X111Y98        FDCE                                         r  clk_div/clk_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.687    13.451    clk_div/clk
    SLICE_X111Y98        FDCE                                         r  clk_div/clk_temp_reg[5]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X111Y98        FDCE (Setup_fdce_C_D)        0.032    13.771    clk_div/clk_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                          -9.404    
  -------------------------------------------------------------------
                         slack                                  4.367    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 clk_div/clk_temp_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.828ns (25.324%)  route 2.442ns (74.676%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          2.057     6.131    clk_div/clk
    SLICE_X111Y103       FDCE                                         r  clk_div/clk_temp_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.456     6.587 f  clk_div/clk_temp_reg[21]/Q
                         net (fo=2, routed)           0.824     7.411    clk_div/clk_temp[21]
    SLICE_X111Y104       LUT6 (Prop_lut6_I1_O)        0.124     7.535 f  clk_div/clk_temp[31]_i_5/O
                         net (fo=1, routed)           0.636     8.171    clk_div/clk_temp[31]_i_5_n_0
    SLICE_X111Y103       LUT5 (Prop_lut5_I0_O)        0.124     8.295 f  clk_div/clk_temp[31]_i_2/O
                         net (fo=33, routed)          0.982     9.276    clk_div/clk_temp[31]_i_2_n_0
    SLICE_X111Y99        LUT5 (Prop_lut5_I1_O)        0.124     9.400 r  clk_div/clk_temp[7]_i_1/O
                         net (fo=1, routed)           0.000     9.400    clk_div/p_2_in[7]
    SLICE_X111Y99        FDCE                                         r  clk_div/clk_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.687    13.451    clk_div/clk
    SLICE_X111Y99        FDCE                                         r  clk_div/clk_temp_reg[7]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X111Y99        FDCE (Setup_fdce_C_D)        0.031    13.770    clk_div/clk_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         13.770    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  4.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 clk_div/clk_temp_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.209ns (42.193%)  route 0.286ns (57.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.719     1.806    clk_div/clk
    SLICE_X112Y101       FDCE                                         r  clk_div/clk_temp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.164     1.970 f  clk_div/clk_temp_reg[14]/Q
                         net (fo=34, routed)          0.286     2.256    clk_div/clk_temp[14]
    SLICE_X112Y98        LUT5 (Prop_lut5_I2_O)        0.045     2.301 r  clk_div/clk_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     2.301    clk_div/p_2_in[0]
    SLICE_X112Y98        FDCE                                         r  clk_div/clk_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.909     2.251    clk_div/clk
    SLICE_X112Y98        FDCE                                         r  clk_div/clk_temp_reg[0]/C
                         clock pessimism             -0.261     1.990    
    SLICE_X112Y98        FDCE (Hold_fdce_C_D)         0.121     2.111    clk_div/clk_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 clk_div/clk_temp_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.209ns (42.193%)  route 0.286ns (57.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.719     1.806    clk_div/clk
    SLICE_X112Y101       FDCE                                         r  clk_div/clk_temp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.164     1.970 f  clk_div/clk_temp_reg[14]/Q
                         net (fo=34, routed)          0.286     2.256    clk_div/clk_temp[14]
    SLICE_X112Y98        LUT5 (Prop_lut5_I2_O)        0.045     2.301 r  clk_div/clk_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     2.301    clk_div/p_2_in[4]
    SLICE_X112Y98        FDCE                                         r  clk_div/clk_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.909     2.251    clk_div/clk
    SLICE_X112Y98        FDCE                                         r  clk_div/clk_temp_reg[4]/C
                         clock pessimism             -0.261     1.990    
    SLICE_X112Y98        FDCE (Hold_fdce_C_D)         0.121     2.111    clk_div/clk_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 clk_div/clk_temp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.499ns (72.505%)  route 0.189ns (27.495%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.637     1.723    clk_div/clk
    SLICE_X111Y99        FDCE                                         r  clk_div/clk_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDCE (Prop_fdce_C_Q)         0.141     1.864 r  clk_div/clk_temp_reg[7]/Q
                         net (fo=2, routed)           0.069     1.933    clk_div/clk_temp[7]
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.093 r  clk_div/clk_temp0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.094    clk_div/clk_temp0_inferred__0/i__carry__0_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     2.185 r  clk_div/clk_temp0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.119     2.304    clk_div/clk_temp0[10]
    SLICE_X111Y100       LUT5 (Prop_lut5_I0_O)        0.107     2.411 r  clk_div/clk_temp[10]_i_1/O
                         net (fo=1, routed)           0.000     2.411    clk_div/p_2_in[10]
    SLICE_X111Y100       FDCE                                         r  clk_div/clk_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.995     2.337    clk_div/clk
    SLICE_X111Y100       FDCE                                         r  clk_div/clk_temp_reg[10]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y100       FDCE (Hold_fdce_C_D)         0.091     2.167    clk_div/clk_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clk_div/clk_temp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.552ns (75.878%)  route 0.175ns (24.122%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.637     1.723    clk_div/clk
    SLICE_X111Y99        FDCE                                         r  clk_div/clk_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDCE (Prop_fdce_C_Q)         0.141     1.864 r  clk_div/clk_temp_reg[7]/Q
                         net (fo=2, routed)           0.069     1.933    clk_div/clk_temp[7]
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.093 r  clk_div/clk_temp0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.094    clk_div/clk_temp0_inferred__0/i__carry__0_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.133 r  clk_div/clk_temp0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.133    clk_div/clk_temp0_inferred__0/i__carry__1_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.172 r  clk_div/clk_temp0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.172    clk_div/clk_temp0_inferred__0/i__carry__2_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.237 r  clk_div/clk_temp0_inferred__0/i__carry__3/O[2]
                         net (fo=1, routed)           0.106     2.343    clk_div/clk_temp0[19]
    SLICE_X112Y102       LUT5 (Prop_lut5_I0_O)        0.108     2.451 r  clk_div/clk_temp[19]_i_1/O
                         net (fo=1, routed)           0.000     2.451    clk_div/p_2_in[19]
    SLICE_X112Y102       FDCE                                         r  clk_div/clk_temp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.995     2.337    clk_div/clk
    SLICE_X112Y102       FDCE                                         r  clk_div/clk_temp_reg[19]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y102       FDCE (Hold_fdce_C_D)         0.120     2.196    clk_div/clk_temp_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 clk_div/clk_temp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.474ns (67.222%)  route 0.231ns (32.778%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.637     1.723    clk_div/clk
    SLICE_X111Y99        FDCE                                         r  clk_div/clk_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDCE (Prop_fdce_C_Q)         0.141     1.864 r  clk_div/clk_temp_reg[7]/Q
                         net (fo=2, routed)           0.069     1.933    clk_div/clk_temp[7]
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.093 r  clk_div/clk_temp0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.094    clk_div/clk_temp0_inferred__0/i__carry__0_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.159 r  clk_div/clk_temp0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.161     2.320    clk_div/clk_temp0[11]
    SLICE_X111Y100       LUT5 (Prop_lut5_I0_O)        0.108     2.428 r  clk_div/clk_temp[11]_i_1/O
                         net (fo=1, routed)           0.000     2.428    clk_div/p_2_in[11]
    SLICE_X111Y100       FDCE                                         r  clk_div/clk_temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.995     2.337    clk_div/clk
    SLICE_X111Y100       FDCE                                         r  clk_div/clk_temp_reg[11]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y100       FDCE (Hold_fdce_C_D)         0.092     2.168    clk_div/clk_temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.637     1.723    clk_div/clk
    SLICE_X112Y98        FDCE                                         r  clk_div/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDCE (Prop_fdce_C_Q)         0.164     1.887 r  clk_div/clk_out_reg/Q
                         net (fo=19, routed)          0.175     2.062    clk_div/CLK
    SLICE_X112Y98        LUT5 (Prop_lut5_I4_O)        0.045     2.107 r  clk_div/clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.107    clk_div/clk_out_i_1_n_0
    SLICE_X112Y98        FDCE                                         r  clk_div/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.909     2.251    clk_div/clk
    SLICE_X112Y98        FDCE                                         r  clk_div/clk_out_reg/C
                         clock pessimism             -0.528     1.723    
    SLICE_X112Y98        FDCE (Hold_fdce_C_D)         0.120     1.843    clk_div/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 clk_div/clk_temp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.540ns (75.240%)  route 0.178ns (24.760%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.637     1.723    clk_div/clk
    SLICE_X111Y99        FDCE                                         r  clk_div/clk_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDCE (Prop_fdce_C_Q)         0.141     1.864 r  clk_div/clk_temp_reg[7]/Q
                         net (fo=2, routed)           0.069     1.933    clk_div/clk_temp[7]
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.093 r  clk_div/clk_temp0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.094    clk_div/clk_temp0_inferred__0/i__carry__0_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.133 r  clk_div/clk_temp0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.133    clk_div/clk_temp0_inferred__0/i__carry__1_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.172 r  clk_div/clk_temp0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.172    clk_div/clk_temp0_inferred__0/i__carry__2_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.226 r  clk_div/clk_temp0_inferred__0/i__carry__3/O[0]
                         net (fo=1, routed)           0.108     2.334    clk_div/clk_temp0[17]
    SLICE_X111Y101       LUT5 (Prop_lut5_I0_O)        0.107     2.441 r  clk_div/clk_temp[17]_i_1/O
                         net (fo=1, routed)           0.000     2.441    clk_div/p_2_in[17]
    SLICE_X111Y101       FDCE                                         r  clk_div/clk_temp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.995     2.337    clk_div/clk
    SLICE_X111Y101       FDCE                                         r  clk_div/clk_temp_reg[17]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y101       FDCE (Hold_fdce_C_D)         0.092     2.168    clk_div/clk_temp_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clk_div/clk_temp_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.209ns (37.083%)  route 0.355ns (62.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.719     1.806    clk_div/clk
    SLICE_X112Y101       FDCE                                         r  clk_div/clk_temp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.164     1.970 f  clk_div/clk_temp_reg[14]/Q
                         net (fo=34, routed)          0.355     2.324    clk_div/clk_temp[14]
    SLICE_X111Y98        LUT5 (Prop_lut5_I2_O)        0.045     2.369 r  clk_div/clk_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     2.369    clk_div/p_2_in[3]
    SLICE_X111Y98        FDCE                                         r  clk_div/clk_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.909     2.251    clk_div/clk
    SLICE_X111Y98        FDCE                                         r  clk_div/clk_temp_reg[3]/C
                         clock pessimism             -0.261     1.990    
    SLICE_X111Y98        FDCE (Hold_fdce_C_D)         0.092     2.082    clk_div/clk_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clk_div/clk_temp_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.209ns (36.887%)  route 0.358ns (63.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.719     1.806    clk_div/clk
    SLICE_X112Y101       FDCE                                         r  clk_div/clk_temp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.164     1.970 f  clk_div/clk_temp_reg[14]/Q
                         net (fo=34, routed)          0.358     2.327    clk_div/clk_temp[14]
    SLICE_X111Y98        LUT5 (Prop_lut5_I2_O)        0.045     2.372 r  clk_div/clk_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     2.372    clk_div/p_2_in[5]
    SLICE_X111Y98        FDCE                                         r  clk_div/clk_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.909     2.251    clk_div/clk
    SLICE_X111Y98        FDCE                                         r  clk_div/clk_temp_reg[5]/C
                         clock pessimism             -0.261     1.990    
    SLICE_X111Y98        FDCE (Hold_fdce_C_D)         0.092     2.082    clk_div/clk_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 clk_div/clk_temp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clk_temp_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.513ns (69.126%)  route 0.229ns (30.874%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.637     1.723    clk_div/clk
    SLICE_X111Y99        FDCE                                         r  clk_div/clk_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDCE (Prop_fdce_C_Q)         0.141     1.864 r  clk_div/clk_temp_reg[7]/Q
                         net (fo=2, routed)           0.069     1.933    clk_div/clk_temp[7]
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.093 r  clk_div/clk_temp0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.094    clk_div/clk_temp0_inferred__0/i__carry__0_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.133 r  clk_div/clk_temp0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.133    clk_div/clk_temp0_inferred__0/i__carry__1_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.198 r  clk_div/clk_temp0_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.159     2.357    clk_div/clk_temp0[15]
    SLICE_X111Y101       LUT5 (Prop_lut5_I0_O)        0.108     2.465 r  clk_div/clk_temp[15]_i_1/O
                         net (fo=1, routed)           0.000     2.465    clk_div/p_2_in[15]
    SLICE_X111Y101       FDCE                                         r  clk_div/clk_temp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.995     2.337    clk_div/clk
    SLICE_X111Y101       FDCE                                         r  clk_div/clk_temp_reg[15]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y101       FDCE (Hold_fdce_C_D)         0.091     2.167    clk_div/clk_temp_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y98   clk_div/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y98   clk_div/clk_temp_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y100  clk_div/clk_temp_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y100  clk_div/clk_temp_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y100  clk_div/clk_temp_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y101  clk_div/clk_temp_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y101  clk_div/clk_temp_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y101  clk_div/clk_temp_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y101  clk_div/clk_temp_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y98   clk_div/clk_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y98   clk_div/clk_temp_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y98   clk_div/clk_temp_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y98   clk_div/clk_temp_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y98   clk_div/clk_temp_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y98   clk_div/clk_temp_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y98   clk_div/clk_temp_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y99   clk_div/clk_temp_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y99   clk_div/clk_temp_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y99   clk_div/clk_temp_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y98   clk_div/clk_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y98   clk_div/clk_temp_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y100  clk_div/clk_temp_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y100  clk_div/clk_temp_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y100  clk_div/clk_temp_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y100  clk_div/clk_temp_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y100  clk_div/clk_temp_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y100  clk_div/clk_temp_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y101  clk_div/clk_temp_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y101  clk_div/clk_temp_reg[13]/C



