Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec  3 04:35:04 2020
| Host         : DESKTOP-3M4I0EQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              49 |           14 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-------------------------------------+----------------------------+------------------+----------------+--------------+
|       Clock Signal      |            Enable Signal            |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+-------------------------------------+----------------------------+------------------+----------------+--------------+
|  alu/adder/E[0]         |                                     |                            |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG          |                                     | reset_cond/M_reset_cond_in |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG          |                                     |                            |                4 |              5 |         1.25 |
|  slowclock/out[0]       | FSM_sequential_M_state_q[4]_i_1_n_0 | reset_cond/Q[0]            |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG          | M_inp_b_d                           | M_inp_b_q[13]_i_1_n_0      |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG          | M_inp_a_d                           | M_inp_a_q[12]_i_1_n_0      |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG          | M_inp_b_d                           | M_inp_b_q[15]_i_1_n_0      |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG          | M_inp_a_d                           | M_inp_a_q[15]_i_1_n_0      |                5 |              8 |         1.60 |
|  io_led_reg[15]_i_2_n_0 |                                     |                            |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG          |                                     | reset_cond/Q[0]            |               11 |             45 |         4.09 |
+-------------------------+-------------------------------------+----------------------------+------------------+----------------+--------------+


