# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
# Date created = 16:52:20  September 13, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		singlecycle_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY singlecycle
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:52:20  SEPTEMBER 13, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name SYSTEMVERILOG_FILE ../source/system_fpga.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../source/system.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../source/singlecycle.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../source/request_unit.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../source/register_file_fpga.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../source/register_file.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../source/ram.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../source/program_counter.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../source/memory_control.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../source/datapath.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../source/control_unit.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../source/caches.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../source/alu_fpga.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../source/alu.sv
set_global_assignment -name VERILOG_INCLUDE_FILE ../include/system_if.vh
set_global_assignment -name VERILOG_INCLUDE_FILE ../include/request_unit_if.vh
set_global_assignment -name VERILOG_INCLUDE_FILE ../include/register_file_if.vh
set_global_assignment -name VERILOG_INCLUDE_FILE ../include/program_counter_if.vh
set_global_assignment -name VERILOG_INCLUDE_FILE ../include/diaosi_types_pkg.vh
set_global_assignment -name VERILOG_INCLUDE_FILE ../include/datapath_cache_if.vh
set_global_assignment -name VERILOG_INCLUDE_FILE ../include/cpu_types_pkg.vh
set_global_assignment -name VERILOG_INCLUDE_FILE ../include/cpu_ram_if.vh
set_global_assignment -name VERILOG_INCLUDE_FILE ../include/control_unit_if.vh
set_global_assignment -name VERILOG_INCLUDE_FILE ../include/caches_if.vh
set_global_assignment -name VERILOG_INCLUDE_FILE ../include/cache_control_if.vh
set_global_assignment -name VERILOG_INCLUDE_FILE ../include/alu_if.vh
set_global_assignment -name SEARCH_PATH /home/ecegrid/a/mg273/ece437/processors/include
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V