Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue May  7 15:31:33 2024
| Host         : Cornelia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_sync_wrapper_timing_summary_routed.rpt -pb test_sync_wrapper_timing_summary_routed.pb -rpx test_sync_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : test_sync_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       4           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 test_sync_i/flipflipflopflop_1/U0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_tilt_cw
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.980ns  (logic 4.119ns (68.881%)  route 1.861ns (31.119%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE                         0.000     0.000 r  test_sync_i/flipflipflopflop_1/U0/Q_reg/C
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  test_sync_i/flipflipflopflop_1/U0/Q_reg/Q
                         net (fo=1, routed)           1.861     2.379    pwm_tilt_cw_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.601     5.980 r  pwm_tilt_cw_OBUF_inst/O
                         net (fo=0)                   0.000     5.980    pwm_tilt_cw
    V12                                                               r  pwm_tilt_cw (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sclk
                            (input port)
  Destination:            test_sync_i/flipflipflopflop_0/U0/D_temp_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.120ns  (logic 1.519ns (48.673%)  route 1.601ns (51.327%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    Y19                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           1.601     3.120    test_sync_i/flipflipflopflop_0/U0/D
    SLICE_X112Y85        FDRE                                         r  test_sync_i/flipflipflopflop_0/U0/D_temp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_sync_i/flipflipflopflop_0/U0/D_temp_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            test_sync_i/flipflipflopflop_0/U0/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.038ns  (logic 0.518ns (49.891%)  route 0.520ns (50.109%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDRE                         0.000     0.000 r  test_sync_i/flipflipflopflop_0/U0/D_temp_reg/C
    SLICE_X112Y85        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  test_sync_i/flipflipflopflop_0/U0/D_temp_reg/Q
                         net (fo=1, routed)           0.520     1.038    test_sync_i/flipflipflopflop_0/U0/D_temp
    SLICE_X112Y85        FDRE                                         r  test_sync_i/flipflipflopflop_0/U0/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_sync_i/flipflipflopflop_0/U0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            test_sync_i/flipflipflopflop_1/U0/D_temp_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDRE                         0.000     0.000 r  test_sync_i/flipflipflopflop_0/U0/Q_reg/C
    SLICE_X112Y85        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  test_sync_i/flipflipflopflop_0/U0/Q_reg/Q
                         net (fo=1, routed)           0.519     1.037    test_sync_i/flipflipflopflop_1/U0/D
    SLICE_X112Y85        FDRE                                         r  test_sync_i/flipflipflopflop_1/U0/D_temp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_sync_i/flipflipflopflop_1/U0/D_temp_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            test_sync_i/flipflipflopflop_1/U0/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.848ns  (logic 0.518ns (61.085%)  route 0.330ns (38.915%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDRE                         0.000     0.000 r  test_sync_i/flipflipflopflop_1/U0/D_temp_reg/C
    SLICE_X112Y85        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  test_sync_i/flipflipflopflop_1/U0/D_temp_reg/Q
                         net (fo=1, routed)           0.330     0.848    test_sync_i/flipflipflopflop_1/U0/D_temp
    SLICE_X112Y86        FDRE                                         r  test_sync_i/flipflipflopflop_1/U0/Q_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 test_sync_i/flipflipflopflop_1/U0/D_temp_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            test_sync_i/flipflipflopflop_1/U0/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDRE                         0.000     0.000 r  test_sync_i/flipflipflopflop_1/U0/D_temp_reg/C
    SLICE_X112Y85        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  test_sync_i/flipflipflopflop_1/U0/D_temp_reg/Q
                         net (fo=1, routed)           0.110     0.274    test_sync_i/flipflipflopflop_1/U0/D_temp
    SLICE_X112Y86        FDRE                                         r  test_sync_i/flipflipflopflop_1/U0/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_sync_i/flipflipflopflop_0/U0/D_temp_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            test_sync_i/flipflipflopflop_0/U0/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDRE                         0.000     0.000 r  test_sync_i/flipflipflopflop_0/U0/D_temp_reg/C
    SLICE_X112Y85        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  test_sync_i/flipflipflopflop_0/U0/D_temp_reg/Q
                         net (fo=1, routed)           0.170     0.334    test_sync_i/flipflipflopflop_0/U0/D_temp
    SLICE_X112Y85        FDRE                                         r  test_sync_i/flipflipflopflop_0/U0/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_sync_i/flipflipflopflop_0/U0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            test_sync_i/flipflipflopflop_1/U0/D_temp_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDRE                         0.000     0.000 r  test_sync_i/flipflipflopflop_0/U0/Q_reg/C
    SLICE_X112Y85        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  test_sync_i/flipflipflopflop_0/U0/Q_reg/Q
                         net (fo=1, routed)           0.170     0.334    test_sync_i/flipflipflopflop_1/U0/D
    SLICE_X112Y85        FDRE                                         r  test_sync_i/flipflipflopflop_1/U0/D_temp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sclk
                            (input port)
  Destination:            test_sync_i/flipflipflopflop_0/U0/D_temp_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.975ns  (logic 0.286ns (29.322%)  route 0.689ns (70.678%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    Y19                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     0.975    test_sync_i/flipflipflopflop_0/U0/D
    SLICE_X112Y85        FDRE                                         r  test_sync_i/flipflipflopflop_0/U0/D_temp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_sync_i/flipflipflopflop_1/U0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_tilt_cw
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.465ns (77.930%)  route 0.415ns (22.070%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE                         0.000     0.000 r  test_sync_i/flipflipflopflop_1/U0/Q_reg/C
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  test_sync_i/flipflipflopflop_1/U0/Q_reg/Q
                         net (fo=1, routed)           0.415     0.579    pwm_tilt_cw_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.301     1.880 r  pwm_tilt_cw_OBUF_inst/O
                         net (fo=0)                   0.000     1.880    pwm_tilt_cw
    V12                                                               r  pwm_tilt_cw (OUT)
  -------------------------------------------------------------------    -------------------





