/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jul 20 11:24:20 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_AIF_WB_SAT_CORE0_3_H__
#define BCHP_AIF_WB_SAT_CORE0_3_H__

/***************************************************************************
 *AIF_WB_SAT_CORE0_3 - Wfe Core In 0 Register Set 3
 ***************************************************************************/
#define BCHP_AIF_WB_SAT_CORE0_3_RSTCTL           0x000bc000 /* RSTCTL */
#define BCHP_AIF_WB_SAT_CORE0_3_HDOFFCTL0        0x000bc004 /* HDOFFCTL0 */
#define BCHP_AIF_WB_SAT_CORE0_3_HDOFFCTL1        0x000bc008 /* HDOFFCTL1 */
#define BCHP_AIF_WB_SAT_CORE0_3_HDOFFCTL2        0x000bc00c /* HDOFFCTL2 */
#define BCHP_AIF_WB_SAT_CORE0_3_HDOFFSTS         0x000bc010 /* HDOFFSTS */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCTL_PI_SLC0   0x000bc014 /* DGSCTL_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCTL_PO_SLC0   0x000bc018 /* DGSCTL_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCTL_PI_SLC1   0x000bc01c /* DGSCTL_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCTL_PO_SLC1   0x000bc020 /* DGSCTL_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCTL_PI_SLC2   0x000bc024 /* DGSCTL_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCTL_PO_SLC2   0x000bc028 /* DGSCTL_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCTL_PI_SLC3   0x000bc02c /* DGSCTL_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCTL_PO_SLC3   0x000bc030 /* DGSCTL_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCLP_PI_SLC0   0x000bc034 /* DGSCLP_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCLP_PO_SLC0   0x000bc038 /* DGSCLP_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCLP_PI_SLC1   0x000bc03c /* DGSCLP_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCLP_PO_SLC1   0x000bc040 /* DGSCLP_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCLP_PI_SLC2   0x000bc044 /* DGSCLP_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCLP_PO_SLC2   0x000bc048 /* DGSCLP_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCLP_PI_SLC3   0x000bc04c /* DGSCLP_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCLP_PO_SLC3   0x000bc050 /* DGSCLP_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSHIST_PI_SLC0  0x000bc054 /* DGSHIST_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSHIST_PO_SLC0  0x000bc058 /* DGSHIST_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSHIST_PI_SLC1  0x000bc05c /* DGSHIST_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSHIST_PO_SLC1  0x000bc060 /* DGSHIST_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSHIST_PI_SLC2  0x000bc064 /* DGSHIST_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSHIST_PO_SLC2  0x000bc068 /* DGSHIST_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSHIST_PI_SLC3  0x000bc06c /* DGSHIST_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSHIST_PO_SLC3  0x000bc070 /* DGSHIST_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCLPCNT_PI_SLC0 0x000bc074 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCLPCNT_PO_SLC0 0x000bc078 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCLPCNT_PI_SLC1 0x000bc07c /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCLPCNT_PO_SLC1 0x000bc080 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCLPCNT_PI_SLC2 0x000bc084 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCLPCNT_PO_SLC2 0x000bc088 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCLPCNT_PI_SLC3 0x000bc08c /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCLPCNT_PO_SLC3 0x000bc090 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSACCUM_DMX0_PI_SLC0 0x000bc094 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSACCUM_DMX0_PO_SLC0 0x000bc098 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSACCUM_DMX0_PI_SLC1 0x000bc09c /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSACCUM_DMX0_PO_SLC1 0x000bc0a0 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSACCUM_DMX0_PI_SLC2 0x000bc0a4 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSACCUM_DMX0_PO_SLC2 0x000bc0a8 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSACCUM_DMX0_PI_SLC3 0x000bc0ac /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSACCUM_DMX0_PO_SLC3 0x000bc0b0 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSACCUM_DMX1_PI_SLC0 0x000bc0b4 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSACCUM_DMX1_PO_SLC0 0x000bc0b8 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSACCUM_DMX1_PI_SLC1 0x000bc0bc /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSACCUM_DMX1_PO_SLC1 0x000bc0c0 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSACCUM_DMX1_PI_SLC2 0x000bc0c4 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSACCUM_DMX1_PO_SLC2 0x000bc0c8 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSACCUM_DMX1_PI_SLC3 0x000bc0cc /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSACCUM_DMX1_PO_SLC3 0x000bc0d0 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT011_PI_SLC0 0x000bc0d4 /* DGSLUT011_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT010_PI_SLC0 0x000bc0d8 /* DGSLUT010_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT001_PI_SLC0 0x000bc0dc /* DGSLUT001_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT000_PI_SLC0 0x000bc0e0 /* DGSLUT000_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT111_PI_SLC0 0x000bc0e4 /* DGSLUT111_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT110_PI_SLC0 0x000bc0e8 /* DGSLUT110_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT101_PI_SLC0 0x000bc0ec /* DGSLUT101_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT100_PI_SLC0 0x000bc0f0 /* DGSLUT100_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT011_PO_SLC0 0x000bc0f4 /* DGSLUT011_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT010_PO_SLC0 0x000bc0f8 /* DGSLUT010_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT001_PO_SLC0 0x000bc0fc /* DGSLUT001_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT000_PO_SLC0 0x000bc100 /* DGSLUT000_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT111_PO_SLC0 0x000bc104 /* DGSLUT111_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT110_PO_SLC0 0x000bc108 /* DGSLUT110_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT101_PO_SLC0 0x000bc10c /* DGSLUT101_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT100_PO_SLC0 0x000bc110 /* DGSLUT100_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT011_PI_SLC1 0x000bc114 /* DGSLUT011_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT010_PI_SLC1 0x000bc118 /* DGSLUT010_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT001_PI_SLC1 0x000bc11c /* DGSLUT001_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT000_PI_SLC1 0x000bc120 /* DGSLUT000_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT111_PI_SLC1 0x000bc124 /* DGSLUT111_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT110_PI_SLC1 0x000bc128 /* DGSLUT110_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT101_PI_SLC1 0x000bc12c /* DGSLUT101_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT100_PI_SLC1 0x000bc130 /* DGSLUT100_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT011_PO_SLC1 0x000bc134 /* DGSLUT011_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT010_PO_SLC1 0x000bc138 /* DGSLUT010_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT001_PO_SLC1 0x000bc13c /* DGSLUT001_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT000_PO_SLC1 0x000bc140 /* DGSLUT000_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT111_PO_SLC1 0x000bc144 /* DGSLUT111_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT110_PO_SLC1 0x000bc148 /* DGSLUT110_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT101_PO_SLC1 0x000bc14c /* DGSLUT101_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT100_PO_SLC1 0x000bc150 /* DGSLUT100_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT011_PI_SLC2 0x000bc154 /* DGSLUT011_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT010_PI_SLC2 0x000bc158 /* DGSLUT010_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT001_PI_SLC2 0x000bc15c /* DGSLUT001_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT000_PI_SLC2 0x000bc160 /* DGSLUT000_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT111_PI_SLC2 0x000bc164 /* DGSLUT111_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT110_PI_SLC2 0x000bc168 /* DGSLUT110_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT101_PI_SLC2 0x000bc16c /* DGSLUT101_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT100_PI_SLC2 0x000bc170 /* DGSLUT100_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT011_PO_SLC2 0x000bc174 /* DGSLUT011_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT010_PO_SLC2 0x000bc178 /* DGSLUT010_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT001_PO_SLC2 0x000bc17c /* DGSLUT001_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT000_PO_SLC2 0x000bc180 /* DGSLUT000_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT111_PO_SLC2 0x000bc184 /* DGSLUT111_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT110_PO_SLC2 0x000bc188 /* DGSLUT110_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT101_PO_SLC2 0x000bc18c /* DGSLUT101_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT100_PO_SLC2 0x000bc190 /* DGSLUT100_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT011_PI_SLC3 0x000bc194 /* DGSLUT011_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT010_PI_SLC3 0x000bc198 /* DGSLUT010_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT001_PI_SLC3 0x000bc19c /* DGSLUT001_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT000_PI_SLC3 0x000bc1a0 /* DGSLUT000_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT111_PI_SLC3 0x000bc1a4 /* DGSLUT111_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT110_PI_SLC3 0x000bc1a8 /* DGSLUT110_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT101_PI_SLC3 0x000bc1ac /* DGSLUT101_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT100_PI_SLC3 0x000bc1b0 /* DGSLUT100_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT011_PO_SLC3 0x000bc1b4 /* DGSLUT011_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT010_PO_SLC3 0x000bc1b8 /* DGSLUT010_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT001_PO_SLC3 0x000bc1bc /* DGSLUT001_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT000_PO_SLC3 0x000bc1c0 /* DGSLUT000_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT111_PO_SLC3 0x000bc1c4 /* DGSLUT111_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT110_PO_SLC3 0x000bc1c8 /* DGSLUT110_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT101_PO_SLC3 0x000bc1cc /* DGSLUT101_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT100_PO_SLC3 0x000bc1d0 /* DGSLUT100_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLMS_SLC0      0x000bc1d4 /* DGSLMS_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLMS_SLC1      0x000bc1d8 /* DGSLMS_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLMS_SLC2      0x000bc1dc /* DGSLMS_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLMS_SLC3      0x000bc1e0 /* DGSLMS_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLMSMU_SLC0    0x000bc1e4 /* DGSLMSMU_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLMSMU_SLC1    0x000bc1e8 /* DGSLMSMU_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLMSMU_SLC2    0x000bc1ec /* DGSLMSMU_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLMSMU_SLC3    0x000bc1f0 /* DGSLMSMU_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCOEFD_SLC0    0x000bc1f4 /* Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCOEFA_SLC0    0x000bc1f8 /* Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCOEFD_SLC1    0x000bc1fc /* Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCOEFA_SLC1    0x000bc200 /* Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCOEFD_SLC2    0x000bc204 /* Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCOEFA_SLC2    0x000bc208 /* Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCOEFD_SLC3    0x000bc20c /* Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCOEFA_SLC3    0x000bc210 /* Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCOEFEN_SLC0   0x000bc214 /* DGSCOEFEN_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCOEFEN_SLC1   0x000bc218 /* DGSCOEFEN_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCOEFEN_SLC2   0x000bc21c /* DGSCOEFEN_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCOEFEN_SLC3   0x000bc220 /* DGSCOEFEN_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_3_MDACSA_SLC0      0x000bc224 /* MDACSA_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_MDACSA_SLC1      0x000bc228 /* MDACSA_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_MDACSA_SLC2      0x000bc22c /* MDACSA_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_3_MDACSA_SLC3      0x000bc230 /* MDACSA_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_3_MDACSADU_SLC0    0x000bc234 /* MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_SAT_CORE0_3_MDACSADU_SLC1    0x000bc238 /* MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_SAT_CORE0_3_MDACSADU_SLC2    0x000bc23c /* MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_SAT_CORE0_3_MDACSADU_SLC3    0x000bc240 /* MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_SAT_CORE0_3_MDACSAOUT_SLC0   0x000bc244 /* MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_SAT_CORE0_3_MDACSAOUT_SLC1   0x000bc248 /* MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_SAT_CORE0_3_MDACSAOUT_SLC2   0x000bc24c /* MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_SAT_CORE0_3_MDACSAOUT_SLC3   0x000bc250 /* MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_SAT_CORE0_3_MDACSASTS        0x000bc254 /* MDACSASTS */
#define BCHP_AIF_WB_SAT_CORE0_3_LICCTL1          0x000bc258 /* LICCTL1 */
#define BCHP_AIF_WB_SAT_CORE0_3_LICCTL2          0x000bc25c /* LICCTL2 */
#define BCHP_AIF_WB_SAT_CORE0_3_LICCTL3          0x000bc260 /*  */
#define BCHP_AIF_WB_SAT_CORE0_3_LICCTL4          0x000bc264 /*  */
#define BCHP_AIF_WB_SAT_CORE0_3_LICCTL5          0x000bc268 /*  */
#define BCHP_AIF_WB_SAT_CORE0_3_LICCOEFD         0x000bc26c /* LIC coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_3_LICCOEFA         0x000bc270 /* LIC coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_3_LICCOEFEN        0x000bc274 /* LIC Coefficients load enable. Toggle this bit when finish writing all coefficients to take effect. */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRINSEL        0x000bc278 /* Correlator Input select */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRCTL          0x000bc27c /* CORRCTL */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRFCW          0x000bc280 /* Correlator DDFS FCW */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRTHR          0x000bc284 /* Correlator DDFS THR */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRFCWEN        0x000bc288 /* Correlator FCW and THR load enable. Toggle this bit when finish writing both fcw and thr to take effect. */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRLEN0         0x000bc28c /* Correlator Accumulation Duration Bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRLEN1         0x000bc290 /* Correlator Accumulation Duration Bits [35:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX0_PI_SLC0 0x000bc294 /* Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX0_PI_SLC0 0x000bc298 /* Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX0_PI_SLC1 0x000bc29c /* Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX0_PI_SLC1 0x000bc2a0 /* Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX0_PI_SLC2 0x000bc2a4 /* Correlator Demux Path 0, Ping Lane, Slice 2 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX0_PI_SLC2 0x000bc2a8 /* Correlator Demux Path 0, Ping Lane, Slice 2 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX0_PI_SLC3 0x000bc2ac /* Correlator Demux Path 0, Ping Lane, Slice 3 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX0_PI_SLC3 0x000bc2b0 /* Correlator Demux Path 0, Ping Lane, Slice 3 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX0_PO_SLC0 0x000bc2b4 /* Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX0_PO_SLC0 0x000bc2b8 /* Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX0_PO_SLC1 0x000bc2bc /* Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX0_PO_SLC1 0x000bc2c0 /* Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX0_PO_SLC2 0x000bc2c4 /* Correlator Demux Path 0, Pong Lane, Slice 2 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX0_PO_SLC2 0x000bc2c8 /* Correlator Demux Path 0, Pong Lane, Slice 2 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX0_PO_SLC3 0x000bc2cc /* Correlator Demux Path 0, Pong Lane, Slice 3 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX0_PO_SLC3 0x000bc2d0 /* Correlator Demux Path 0, Pong Lane, Slice 3 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX1_PI_SLC0 0x000bc2d4 /* Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX1_PI_SLC0 0x000bc2d8 /* Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX1_PI_SLC1 0x000bc2dc /* Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX1_PI_SLC1 0x000bc2e0 /* Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX1_PI_SLC2 0x000bc2e4 /* Correlator Demux Path 1, Ping Lane, Slice 2 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX1_PI_SLC2 0x000bc2e8 /* Correlator Demux Path 1, Ping Lane, Slice 2 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX1_PI_SLC3 0x000bc2ec /* Correlator Demux Path 1, Ping Lane, Slice 3 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX1_PI_SLC3 0x000bc2f0 /* Correlator Demux Path 1, Ping Lane, Slice 3 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX1_PO_SLC0 0x000bc2f4 /* Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX1_PO_SLC0 0x000bc2f8 /* Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX1_PO_SLC1 0x000bc2fc /* Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX1_PO_SLC1 0x000bc300 /* Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX1_PO_SLC2 0x000bc304 /* Correlator Demux Path 1, Pong Lane, Slice 2 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX1_PO_SLC2 0x000bc308 /* Correlator Demux Path 1, Pong Lane, Slice 2 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX1_PO_SLC3 0x000bc30c /* Correlator Demux Path 1, Pong Lane, Slice 3 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX1_PO_SLC3 0x000bc310 /* Correlator Demux Path 1, Pong Lane, Slice 3 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX0_PI_SLC0 0x000bc314 /* Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX0_PI_SLC0 0x000bc318 /* Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX0_PI_SLC1 0x000bc31c /* Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX0_PI_SLC1 0x000bc320 /* Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX0_PI_SLC2 0x000bc324 /* Correlator Demux Path 0, Ping Lane, Slice 2 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX0_PI_SLC2 0x000bc328 /* Correlator Demux Path 0, Ping Lane, Slice 2 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX0_PI_SLC3 0x000bc32c /* Correlator Demux Path 0, Ping Lane, Slice 3 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX0_PI_SLC3 0x000bc330 /* Correlator Demux Path 0, Ping Lane, Slice 3 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX0_PO_SLC0 0x000bc334 /* Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX0_PO_SLC0 0x000bc338 /* Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX0_PO_SLC1 0x000bc33c /* Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX0_PO_SLC1 0x000bc340 /* Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX0_PO_SLC2 0x000bc344 /* Correlator Demux Path 0, Pong Lane, Slice 2 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX0_PO_SLC2 0x000bc348 /* Correlator Demux Path 0, Pong Lane, Slice 2 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX0_PO_SLC3 0x000bc34c /* Correlator Demux Path 0, Pong Lane, Slice 3 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX0_PO_SLC3 0x000bc350 /* Correlator Demux Path 0, Pong Lane, Slice 3 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX1_PI_SLC0 0x000bc354 /* Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX1_PI_SLC0 0x000bc358 /* Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX1_PI_SLC1 0x000bc35c /* Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX1_PI_SLC1 0x000bc360 /* Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX1_PI_SLC2 0x000bc364 /* Correlator Demux Path 1, Ping Lane, Slice 2 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX1_PI_SLC2 0x000bc368 /* Correlator Demux Path 1, Ping Lane, Slice 2 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX1_PI_SLC3 0x000bc36c /* Correlator Demux Path 1, Ping Lane, Slice 3 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX1_PI_SLC3 0x000bc370 /* Correlator Demux Path 1, Ping Lane, Slice 3 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX1_PO_SLC0 0x000bc374 /* Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX1_PO_SLC0 0x000bc378 /* Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX1_PO_SLC1 0x000bc37c /* Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX1_PO_SLC1 0x000bc380 /* Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX1_PO_SLC2 0x000bc384 /* Correlator Demux Path 1, Pong Lane, Slice 2 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX1_PO_SLC2 0x000bc388 /* Correlator Demux Path 1, Pong Lane, Slice 2 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX1_PO_SLC3 0x000bc38c /* Correlator Demux Path 1, Pong Lane, Slice 3 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX1_PO_SLC3 0x000bc390 /* Correlator Demux Path 1, Pong Lane, Slice 3 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX0_PI_SLC0 0x000bc394 /* Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX0_PI_SLC0 0x000bc398 /* Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX0_PI_SLC1 0x000bc39c /* Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX0_PI_SLC1 0x000bc3a0 /* Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX0_PI_SLC2 0x000bc3a4 /* Correlator Demux Path 0, Ping Lane, Slice 2 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX0_PI_SLC2 0x000bc3a8 /* Correlator Demux Path 0, Ping Lane, Slice 2 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX0_PI_SLC3 0x000bc3ac /* Correlator Demux Path 0, Ping Lane, Slice 3 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX0_PI_SLC3 0x000bc3b0 /* Correlator Demux Path 0, Ping Lane, Slice 3 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX0_PO_SLC0 0x000bc3b4 /* Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX0_PO_SLC0 0x000bc3b8 /* Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX0_PO_SLC1 0x000bc3bc /* Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX0_PO_SLC1 0x000bc3c0 /* Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX0_PO_SLC2 0x000bc3c4 /* Correlator Demux Path 0, Pong Lane, Slice 2 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX0_PO_SLC2 0x000bc3c8 /* Correlator Demux Path 0, Pong Lane, Slice 2 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX0_PO_SLC3 0x000bc3cc /* Correlator Demux Path 0, Pong Lane, Slice 3 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX0_PO_SLC3 0x000bc3d0 /* Correlator Demux Path 0, Pong Lane, Slice 3 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX1_PI_SLC0 0x000bc3d4 /* Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX1_PI_SLC0 0x000bc3d8 /* Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX1_PI_SLC1 0x000bc3dc /* Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX1_PI_SLC1 0x000bc3e0 /* Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX1_PI_SLC2 0x000bc3e4 /* Correlator Demux Path 1, Ping Lane, Slice 2 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX1_PI_SLC2 0x000bc3e8 /* Correlator Demux Path 1, Ping Lane, Slice 2 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX1_PI_SLC3 0x000bc3ec /* Correlator Demux Path 1, Ping Lane, Slice 3 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX1_PI_SLC3 0x000bc3f0 /* Correlator Demux Path 1, Ping Lane, Slice 3 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX1_PO_SLC0 0x000bc3f4 /* Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX1_PO_SLC0 0x000bc3f8 /* Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX1_PO_SLC1 0x000bc3fc /* Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX1_PO_SLC1 0x000bc400 /* Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX1_PO_SLC2 0x000bc404 /* Correlator Demux Path 1, Pong Lane, Slice 2 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX1_PO_SLC2 0x000bc408 /* Correlator Demux Path 1, Pong Lane, Slice 2 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX1_PO_SLC3 0x000bc40c /* Correlator Demux Path 1, Pong Lane, Slice 3 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX1_PO_SLC3 0x000bc410 /* Correlator Demux Path 1, Pong Lane, Slice 3 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_TIMERCTL0        0x000bc414 /* TIMERCTL0 */
#define BCHP_AIF_WB_SAT_CORE0_3_TIMERCTL1        0x000bc418 /* TIMERCTL1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSEPCTL_SLC0    0x000bc41c /* MDAC EQ Error Power Control Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA 0x000bc420 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA 0x000bc424 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA 0x000bc428 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA 0x000bc42c /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP 0x000bc430 /* Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP 0x000bc434 /* Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP 0x000bc438 /* Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP 0x000bc43c /* Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP 0x000bc440 /* Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP 0x000bc444 /* Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP 0x000bc448 /* Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP 0x000bc44c /* Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSEPCTL_SLC1    0x000bc450 /* MDAC EQ Error Power Control Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX0_PI_SLC1_INT_WDATA 0x000bc454 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX0_PO_SLC1_INT_WDATA 0x000bc458 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX1_PI_SLC1_INT_WDATA 0x000bc45c /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX1_PO_SLC1_INT_WDATA 0x000bc460 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP 0x000bc464 /* Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX0_PI_SLC1_ERRP 0x000bc468 /* Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP 0x000bc46c /* Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX0_PO_SLC1_ERRP 0x000bc470 /* Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP 0x000bc474 /* Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX1_PI_SLC1_ERRP 0x000bc478 /* Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP 0x000bc47c /* Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX1_PO_SLC1_ERRP 0x000bc480 /* Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSEPCTL_SLC2    0x000bc484 /* MDAC EQ Error Power Control Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX0_PI_SLC2_INT_WDATA 0x000bc488 /* Leaky averager integrator write data (tc1.31) for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX0_PO_SLC2_INT_WDATA 0x000bc48c /* Leaky averager integrator write data (tc1.31) for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX1_PI_SLC2_INT_WDATA 0x000bc490 /* Leaky averager integrator write data (tc1.31) for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX1_PO_SLC2_INT_WDATA 0x000bc494 /* Leaky averager integrator write data (tc1.31) for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX0_PI_SLC2_ERRP 0x000bc498 /* Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX0_PI_SLC2_ERRP 0x000bc49c /* Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX0_PO_SLC2_ERRP 0x000bc4a0 /* Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX0_PO_SLC2_ERRP 0x000bc4a4 /* Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX1_PI_SLC2_ERRP 0x000bc4a8 /* Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX1_PI_SLC2_ERRP 0x000bc4ac /* Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX1_PO_SLC2_ERRP 0x000bc4b0 /* Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX1_PO_SLC2_ERRP 0x000bc4b4 /* Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSEPCTL_SLC3    0x000bc4b8 /* MDAC EQ Error Power Control Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX0_PI_SLC3_INT_WDATA 0x000bc4bc /* Leaky averager integrator write data (tc1.31) for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX0_PO_SLC3_INT_WDATA 0x000bc4c0 /* Leaky averager integrator write data (tc1.31) for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX1_PI_SLC3_INT_WDATA 0x000bc4c4 /* Leaky averager integrator write data (tc1.31) for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX1_PO_SLC3_INT_WDATA 0x000bc4c8 /* Leaky averager integrator write data (tc1.31) for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX0_PI_SLC3_ERRP 0x000bc4cc /* Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX0_PI_SLC3_ERRP 0x000bc4d0 /* Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX0_PO_SLC3_ERRP 0x000bc4d4 /* Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX0_PO_SLC3_ERRP 0x000bc4d8 /* Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX1_PI_SLC3_ERRP 0x000bc4dc /* Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX1_PI_SLC3_ERRP 0x000bc4e0 /* Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX1_PO_SLC3_ERRP 0x000bc4e4 /* Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX1_PO_SLC3_ERRP 0x000bc4e8 /* Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_3_AGCCTL2          0x000bc4ec /* AGC Control 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_AGCDECRATE       0x000bc4f0 /* Decimate rate */
#define BCHP_AIF_WB_SAT_CORE0_3_AGCCTL1          0x000bc4f4 /* AGC Control 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_AGCTHRA1         0x000bc4f8 /* AGC Threshold Adjust Control 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_AGC_LF_INT_WDATA 0x000bc4fc /* Shift accumulator integrator write data (tc8.26) */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_AGC_LA_INT_WDATA 0x000bc500 /* Leaky averager integrator write data (tc1.31) */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_AGC_CTRL_LF_INT_WDATA 0x000bc504 /* Shift accumulator integrator write data (tc4.19) */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_AGC_CTRL_LA_INT_WDATA 0x000bc508 /* Leaky averager integrator write data (tc1.20) */
#define BCHP_AIF_WB_SAT_CORE0_3_AGCTHRA2         0x000bc50c /* AGC Threshold Adjust Control 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_NRNOTCHCTL       0x000bc510 /* NR NOTCH Control */
#define BCHP_AIF_WB_SAT_CORE0_3_NRAGCTHR         0x000bc514 /* NR AGC Threshold Control */
#define BCHP_AIF_WB_SAT_CORE0_3_NRDCOCTL_PI_SLC0 0x000bc518 /* NR DCO Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_DCO_INT_WDATA_PI_SLC0 0x000bc51c /* DCO integrator write data for Ping Lane of Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_NRDCOCTL_PO_SLC0 0x000bc520 /* NR DCO Control Pong Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_DCO_INT_WDATA_PO_SLC0 0x000bc524 /* DCO integrator write data for Ping Lane of Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_NRDCOCTL_PI_SLC1 0x000bc528 /* NR DCO Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_DCO_INT_WDATA_PI_SLC1 0x000bc52c /* DCO integrator write data for Ping Lane of Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_NRDCOCTL_PO_SLC1 0x000bc530 /* NR DCO Control Pong Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_DCO_INT_WDATA_PO_SLC1 0x000bc534 /* DCO integrator write data for Ping Lane of Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_NRDCOCTL_PI_SLC2 0x000bc538 /* NR DCO Control Ping Lane Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_DCO_INT_WDATA_PI_SLC2 0x000bc53c /* DCO integrator write data for Ping Lane of Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_NRDCOCTL_PO_SLC2 0x000bc540 /* NR DCO Control Pong Lane Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_DCO_INT_WDATA_PO_SLC2 0x000bc544 /* DCO integrator write data for Ping Lane of Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_NRDCOCTL_PI_SLC3 0x000bc548 /* NR DCO Control Ping Lane Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_DCO_INT_WDATA_PI_SLC3 0x000bc54c /* DCO integrator write data for Ping Lane of Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_3_NRDCOCTL_PO_SLC3 0x000bc550 /* NR DCO Control Pong Lane Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_DCO_INT_WDATA_PO_SLC3 0x000bc554 /* DCO integrator write data for Ping Lane of Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_3_NRNOTCHCTL_PI_SLC0 0x000bc558 /* NR NOTCH Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_NOTCH_INT_WDATA_PI_SLC0 0x000bc55c /* DCO integrator write data for Ping Lane of Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_NRNOTCHCTL_PO_SLC0 0x000bc560 /* NR NOTCH Control Pong Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_NOTCH_INT_WDATA_PO_SLC0 0x000bc564 /* DCO integrator write data for Ping Lane of Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_NRNOTCHCTL_PI_SLC1 0x000bc568 /* NR NOTCH Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_NOTCH_INT_WDATA_PI_SLC1 0x000bc56c /* DCO integrator write data for Ping Lane of Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_NRNOTCHCTL_PO_SLC1 0x000bc570 /* NR NOTCH Control Pong Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_NOTCH_INT_WDATA_PO_SLC1 0x000bc574 /* DCO integrator write data for Ping Lane of Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_NRNOTCHCTL_PI_SLC2 0x000bc578 /* NR NOTCH Control Ping Lane Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_NOTCH_INT_WDATA_PI_SLC2 0x000bc57c /* DCO integrator write data for Ping Lane of Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_NRNOTCHCTL_PO_SLC2 0x000bc580 /* NR NOTCH Control Pong Lane Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_NOTCH_INT_WDATA_PO_SLC2 0x000bc584 /* DCO integrator write data for Ping Lane of Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_NRNOTCHCTL_PI_SLC3 0x000bc588 /* NR NOTCH Control Ping Lane Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_NOTCH_INT_WDATA_PI_SLC3 0x000bc58c /* DCO integrator write data for Ping Lane of Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_3_NRNOTCHCTL_PO_SLC3 0x000bc590 /* NR NOTCH Control Pong Lane Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_NOTCH_INT_WDATA_PO_SLC3 0x000bc594 /* DCO integrator write data for Ping Lane of Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_3_NRDCOCTL_THR     0x000bc598 /* NR DCO Control AGC Threshold */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_DCO_INT_WDATA_THR 0x000bc59c /* DCO integrator write data for AGC threshold DCO */
#define BCHP_AIF_WB_SAT_CORE0_3_NRAGCCTL_PI_SLC0 0x000bc5a0 /* NR AGC Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_AGC_LF_INT_WDATA_PI_SLC0 0x000bc5a4 /* AGC Loop filter integrator write data (tc0.54) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_AGC_LA_INT_WDATA_PI_SLC0 0x000bc5a8 /* AGC Leaky averager integrator write data (tc1.29) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_NRAGCCTL_PO_SLC0 0x000bc5ac /* NR AGC Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_AGC_LF_INT_WDATA_PO_SLC0 0x000bc5b0 /* AGC Loop filter integrator write data (tc0.54) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_AGC_LA_INT_WDATA_PO_SLC0 0x000bc5b4 /* AGC Leaky averager integrator write data (tc1.29) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_NRAGCCTL_PI_SLC1 0x000bc5b8 /* NR AGC Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_AGC_LF_INT_WDATA_PI_SLC1 0x000bc5bc /* AGC Loop filter integrator write data (tc0.54) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_AGC_LA_INT_WDATA_PI_SLC1 0x000bc5c0 /* AGC Leaky averager integrator write data (tc1.29) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_NRAGCCTL_PO_SLC1 0x000bc5c4 /* NR AGC Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_AGC_LF_INT_WDATA_PO_SLC1 0x000bc5c8 /* AGC Loop filter integrator write data (tc0.54) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_AGC_LA_INT_WDATA_PO_SLC1 0x000bc5cc /* AGC Leaky averager integrator write data (tc1.29) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_NRAGCCTL_PI_SLC2 0x000bc5d0 /* NR AGC Control Ping Lane Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_AGC_LF_INT_WDATA_PI_SLC2 0x000bc5d4 /* AGC Loop filter integrator write data (tc0.54) for lane 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_AGC_LA_INT_WDATA_PI_SLC2 0x000bc5d8 /* AGC Leaky averager integrator write data (tc1.29) for lane 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_NRAGCCTL_PO_SLC2 0x000bc5dc /* NR AGC Control Ping Lane Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_AGC_LF_INT_WDATA_PO_SLC2 0x000bc5e0 /* AGC Loop filter integrator write data (tc0.54) for lane 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_AGC_LA_INT_WDATA_PO_SLC2 0x000bc5e4 /* AGC Leaky averager integrator write data (tc1.29) for lane 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_NRAGCCTL_PI_SLC3 0x000bc5e8 /* NR AGC Control Ping Lane Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_AGC_LF_INT_WDATA_PI_SLC3 0x000bc5ec /* AGC Loop filter integrator write data (tc0.54) for lane 3 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_AGC_LA_INT_WDATA_PI_SLC3 0x000bc5f0 /* AGC Leaky averager integrator write data (tc1.29) for lane 3 */
#define BCHP_AIF_WB_SAT_CORE0_3_NRAGCCTL_PO_SLC3 0x000bc5f4 /* NR AGC Control Ping Lane Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_AGC_LF_INT_WDATA_PO_SLC3 0x000bc5f8 /* AGC Loop filter integrator write data (tc0.54) for lane 3 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_AGC_LA_INT_WDATA_PO_SLC3 0x000bc5fc /* AGC Leaky averager integrator write data (tc1.29) for lane 3 */
#define BCHP_AIF_WB_SAT_CORE0_3_CORE_SW_SPARE0   0x000bc600 /* Core software spare register 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_CORE_SW_SPARE1   0x000bc604 /* Core software spare register 1 */

#endif /* #ifndef BCHP_AIF_WB_SAT_CORE0_3_H__ */

/* End of File */
