Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jul 16 16:05:05 2025
| Host         : Jenny running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file block_design_top_wrapper_control_sets_placed.rpt
| Design       : block_design_top_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              69 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+---------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                      |                               Enable Signal                               |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------+---------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+
|  block_design_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                           | block_design_top_i/task3_0/inst/f_function/SR[0]           |                2 |              2 |         1.00 |
|  block_design_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                           | block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int       |                3 |              4 |         1.33 |
|  block_design_top_i/processing_system7_0/inst/FCLK_CLK0 | block_design_top_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                       | block_design_top_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear |                1 |              6 |         6.00 |
|  block_design_top_i/processing_system7_0/inst/FCLK_CLK0 | block_design_top_i/task3_0/inst/f_function/result_0                       | block_design_top_i/task3_0/inst/f_function/SR[0]           |                5 |             19 |         3.80 |
|  block_design_top_i/processing_system7_0/inst/FCLK_CLK0 | block_design_top_i/task3_0/inst/f_function/FSM_sequential_step[0]_i_1_n_0 | block_design_top_i/task3_0/inst/f_function/SR[0]           |                9 |             20 |         2.22 |
|  block_design_top_i/processing_system7_0/inst/FCLK_CLK0 | block_design_top_i/task3_0/inst/f_function/E[0]                           | block_design_top_i/task3_0/inst/f_function/SR[0]           |               13 |             24 |         1.85 |
|  block_design_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                           |                                                            |               10 |             26 |         2.60 |
+---------------------------------------------------------+---------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+


