Library ieee;
use iee.std_logic_1164.all;

entity flipflop is
port( D, Clock: in std_logic;
      Q       : out std_logic);
		
end flipflop

architecture behavior of flipflop is
begin
	process (Clock)
		begin
			if Clock'event and Clock = '1' then
				Q<=D;
			end if;
		end process;
end behavior;