// Seed: 1283861579
module module_0 (
    input tri1 id_0
);
  wire id_2;
  assign id_2 = id_2;
  module_2 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    output uwire id_1
);
  assign id_1 = 1;
  module_0 modCall_1 (id_0);
endmodule
module module_2 (
    input tri1 id_0,
    input wand id_1
);
  assign id_3 = id_1;
  assign module_3.type_6 = 0;
endmodule
module module_3 (
    input tri0 id_0,
    output tri0 id_1,
    input tri id_2,
    input wire id_3,
    output supply1 id_4,
    input wand id_5,
    input uwire id_6,
    output tri1 id_7,
    input wand id_8,
    output supply1 id_9,
    output supply1 id_10,
    input tri0 id_11,
    output wand id_12,
    input tri1 id_13
);
  genvar id_15;
  xnor primCall (id_9, id_0, id_8, id_5, id_13);
  module_2 modCall_1 (
      id_8,
      id_11
  );
endmodule
