// Seed: 653043086
module module_0 (
    output tri0 id_0
    , id_7,
    inout  tri0 id_1,
    input  tri1 id_2,
    output tri0 id_3
    , id_8,
    output wand id_4,
    input  wor  id_5
);
  wire id_9;
  tri0 id_10 = id_5 < 1;
endmodule
module module_1 (
    input  wor  id_0,
    output tri1 id_1,
    output tri0 id_2
);
  uwire id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  uwire id_13, id_14;
  wire id_15;
  wire id_16;
  assign id_1 = id_13;
  wire id_17, id_18;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_0,
      id_2,
      id_13,
      id_13
  );
  assign modCall_1.id_3 = 0;
endmodule
