<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: knl.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="dir_99470ca5a260450ccff98c118f8595ec.html">intel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">knl.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#include &lt;intel_priv.hh&gt;</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="keyword">namespace </span>optkit::intel::knl{</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;    <span class="keyword">enum</span> knl : uint64_t {</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;        UNHALTED_CORE_CYCLES = 0x3c, <span class="comment">// Unhalted core cycles</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        UNHALTED_REFERENCE_CYCLES = 0x0300, <span class="comment">// Unhalted reference cycle</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        INSTRUCTION_RETIRED = 0xc0, <span class="comment">// Instructions retired (any thread modifier supported in fixed counter)</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        INSTRUCTIONS_RETIRED = 0xc0, <span class="comment">// This is an alias for INSTRUCTION_RETIRED (any thread modifier supported in fixed counter)</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        LLC_REFERENCES = 0x4f2e, <span class="comment">// Last level of cache references</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        LAST_LEVEL_CACHE_REFERENCES = 0x4f2e, <span class="comment">// This is an alias for LLC_REFERENCES</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        LLC_MISSES = 0x412e, <span class="comment">// Last level of cache misses</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        LAST_LEVEL_CACHE_MISSES = 0x412e, <span class="comment">// This is an alias for LLC_MISSES</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        BRANCH_INSTRUCTIONS_RETIRED = 0xc4, <span class="comment">// Branch instructions retired</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        MISPREDICTED_BRANCH_RETIRED = 0xc5, <span class="comment">// Mispredicted branch instruction retired</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        ICACHE = 0x80, <span class="comment">// Instruction fetches</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        ICACHE__MASK__KNL_ICACHE__HIT = 0x100, <span class="comment">// Counts all instruction fetches that hit the instruction cache.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        ICACHE__MASK__KNL_ICACHE__MISSES = 0x200, <span class="comment">// Counts all instruction fetches that miss the instruction cache or produce memory requests. An instruction fetch miss is counted only once and not once for every cycle it is outstanding.</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        ICACHE__MASK__KNL_ICACHE__ACCESSES = 0x300, <span class="comment">// Counts all instruction fetches</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        UOPS_RETIRED = 0xc2, <span class="comment">// Micro-ops retired</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        UOPS_RETIRED__MASK__KNL_UOPS_RETIRED__ALL = 0x1000, <span class="comment">// Counts the number of micro-ops retired.</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        UOPS_RETIRED__MASK__KNL_UOPS_RETIRED__MS = 0x0100, <span class="comment">// Counts the number of micro-ops retired that are from the complex flows issued by the micro-sequencer (MS).</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        UOPS_RETIRED__MASK__KNL_UOPS_RETIRED__SCALAR_SIMD = 0x2000, <span class="comment">// Counts the number of scalar SSE</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        UOPS_RETIRED__MASK__KNL_UOPS_RETIRED__PACKED_SIMD = 0x4000, <span class="comment">// Counts the number of vector SSE</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        INST_RETIRED = 0xc0, <span class="comment">// Instructions retired</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        INST_RETIRED__MASK__KNL_INST_RETIRED__ANY_P = 0x0, <span class="comment">// Instructions retired using generic counter (precise event)</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        INST_RETIRED__MASK__KNL_INST_RETIRED__ANY = 0x0, <span class="comment">// Instructions retired using generic counter (precise event)</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        CYCLES_DIV_BUSY = 0xcd, <span class="comment">// Counts the number of core cycles when divider is busy.</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        CYCLES_DIV_BUSY__MASK__KNL_CYCLES_DIV_BUSY__ALL = 0x0100, <span class="comment">// Counts the number of core cycles when divider is busy.  Does not imply a stall waiting for the divider.</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        RS_FULL_STALL = 0xcb, <span class="comment">// Counts the number of core cycles when allocation pipeline is stalled.</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        RS_FULL_STALL__MASK__KNL_RS_FULL_STALL__MEC = 0x0100, <span class="comment">// Counts the number of core cycles when allocation pipeline is stalled and is waiting for a free MEC reservation station entry.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        RS_FULL_STALL__MASK__KNL_RS_FULL_STALL__ANY = 0x1f00, <span class="comment">// Counts the total number of core cycles the Alloc pipeline is stalled when any one of the reservation stations is full.</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        L2_REQUESTS = 0x2e, <span class="comment">// L2 cache requests</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        L2_REQUESTS__MASK__KNL_L2_RQSTS__MISS = 0x4100, <span class="comment">// Counts the number of L2 cache misses</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        L2_REQUESTS__MASK__KNL_L2_RQSTS__REFERENCE = 0x4f00, <span class="comment">// Counts the total number of L2 cache references.</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        MACHINE_CLEARS = 0xc3, <span class="comment">// Counts the number of times that the machine clears.</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        MACHINE_CLEARS__MASK__KNL_MACHINE_CLEARS__SMC = 0x0100, <span class="comment">// Counts the number of times that the machine clears due to program modifying data within 1K of a recently fetched code page.</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        MACHINE_CLEARS__MASK__KNL_MACHINE_CLEARS__MEMORY_ORDERING = 0x0200, <span class="comment">// Counts the number of times the machine clears due to memory ordering hazards</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        MACHINE_CLEARS__MASK__KNL_MACHINE_CLEARS__FP_ASSIST = 0x0400, <span class="comment">// Counts the number of floating operations retired that required microcode assists</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        MACHINE_CLEARS__MASK__KNL_MACHINE_CLEARS__ALL = 0x0800, <span class="comment">// Counts all nukes</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        MACHINE_CLEARS__MASK__KNL_MACHINE_CLEARS__ANY = 0x0800, <span class="comment">// Counts all nukes</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        BR_INST_RETIRED = 0xc4, <span class="comment">// Retired branch instructions</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        BR_INST_RETIRED__MASK__KNL_BR_INST_RETIRED__ANY = 0x0, <span class="comment">// Counts the number of branch instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        BR_INST_RETIRED__MASK__KNL_BR_INST_RETIRED__ALL_BRANCHES = 0x0, <span class="comment">// Counts the number of branch instructions retired</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        BR_INST_RETIRED__MASK__KNL_BR_INST_RETIRED__JCC = 0x7e00, <span class="comment">// Counts the number of branch instructions retired that were conditional jumps.</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        BR_INST_RETIRED__MASK__KNL_BR_INST_RETIRED__TAKEN_JCC = 0xfe00, <span class="comment">// Counts the number of branch instructions retired that were conditional jumps and predicted taken.</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        BR_INST_RETIRED__MASK__KNL_BR_INST_RETIRED__CALL = 0xf900, <span class="comment">// Counts the number of near CALL branch instructions retired.</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        BR_INST_RETIRED__MASK__KNL_BR_INST_RETIRED__REL_CALL = 0xfd00, <span class="comment">// Counts the number of near relative CALL branch instructions retired.</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        BR_INST_RETIRED__MASK__KNL_BR_INST_RETIRED__IND_CALL = 0xfb00, <span class="comment">// Counts the number of near indirect CALL branch instructions retired. (Precise Event)</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        BR_INST_RETIRED__MASK__KNL_BR_INST_RETIRED__RETURN = 0xf700, <span class="comment">// Counts the number of near RET branch instructions retired. (Precise Event)</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        BR_INST_RETIRED__MASK__KNL_BR_INST_RETIRED__NON_RETURN_IND = 0xeb00, <span class="comment">// Counts the number of branch instructions retired that were near indirect CALL or near indirect JMP. (Precise Event)</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        BR_INST_RETIRED__MASK__KNL_BR_INST_RETIRED__FAR_BRANCH = 0xbf00, <span class="comment">// Counts the number of far branch instructions retired. (Precise Event)</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        BR_INST_RETIRED__MASK__KNL_BR_INST_RETIRED__FAR = 0xbf00, <span class="comment">// Counts the number of far branch instructions retired. (Precise Event)</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        BR_MISP_RETIRED = 0xc5, <span class="comment">// Counts the number of mispredicted branch instructions retired.</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        BR_MISP_RETIRED__MASK__KNL_BR_MISP_RETIRED__ALL_BRANCHES = 0x0000, <span class="comment">// All mispredicted branches (Precise Event)</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        BR_MISP_RETIRED__MASK__KNL_BR_MISP_RETIRED__ANY = 0x0000, <span class="comment">// All mispredicted branches (Precise Event)</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        BR_MISP_RETIRED__MASK__KNL_BR_MISP_RETIRED__JCC = 0x7e00, <span class="comment">// Number of mispredicted conditional branch instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        BR_MISP_RETIRED__MASK__KNL_BR_MISP_RETIRED__NON_RETURN_IND = 0xeb00, <span class="comment">// Number of mispredicted non-return branch instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        BR_MISP_RETIRED__MASK__KNL_BR_MISP_RETIRED__RETURN = 0xf700, <span class="comment">// Number of mispredicted return branch instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        BR_MISP_RETIRED__MASK__KNL_BR_MISP_RETIRED__IND_CALL = 0xfb00, <span class="comment">// Number of mispredicted indirect call branch instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        BR_MISP_RETIRED__MASK__KNL_BR_MISP_RETIRED__TAKEN_JCC = 0xfe00, <span class="comment">// Number of mispredicted taken conditional branch instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        BR_MISP_RETIRED__MASK__KNL_BR_MISP_RETIRED__CALL = 0xf900, <span class="comment">// Counts the number of mispredicted near CALL branch instructions retired.</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        BR_MISP_RETIRED__MASK__KNL_BR_MISP_RETIRED__REL_CALL = 0xfd00, <span class="comment">// Counts the number of mispredicted near relative CALL branch instructions retired.</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        BR_MISP_RETIRED__MASK__KNL_BR_MISP_RETIRED__FAR_BRANCH = 0xbf00, <span class="comment">// Counts the number of mispredicted far branch instructions retired.</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        MS_DECODED = 0xe7, <span class="comment">// Number of times the MSROM starts a flow of uops.</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        MS_DECODED__MASK__KNL_MS_DECODED__ENTRY = 0x0100, <span class="comment">// Counts the number of times the MSROM starts a flow of uops.</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        FETCH_STALL = 0x86, <span class="comment">// Counts the number of core cycles the fetch stalls.</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        FETCH_STALL__MASK__KNL_FETCH_STALL__ICACHE_FILL_PENDING_CYCLES = 0x0400, <span class="comment">// Counts the number of core cycles the fetch stalls because of an icache miss. This is a cumulative count of core cycles the fetch stalled for all icache misses</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        BACLEARS = 0xe6, <span class="comment">// Branch address calculator</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        BACLEARS__MASK__KNL_BACLEARS__ALL = 0x100, <span class="comment">// Counts the number of times the front end resteers for any branch as a result of another branch handling mechanism in the front end.</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        BACLEARS__MASK__KNL_BACLEARS__ANY = 0x100, <span class="comment">// Counts the number of times the front end resteers for any branch as a result of another branch handling mechanism in the front end.</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        BACLEARS__MASK__KNL_BACLEARS__RETURN = 0x800, <span class="comment">// Counts the number of times the front end resteers for RET branches as a result of another branch handling mechanism in the front end.</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        BACLEARS__MASK__KNL_BACLEARS__COND = 0x1000, <span class="comment">// Counts the number of times the front end resteers for conditional branches as a result of another branch handling mechanism in the front end.</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        NO_ALLOC_CYCLES = 0xca, <span class="comment">// Front-end allocation</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        NO_ALLOC_CYCLES__MASK__KNL_NO_ALLOC_CYCLES__ROB_FULL = 0x0100, <span class="comment">// Counts the number of core cycles when no micro-ops are allocated and the ROB is full</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        NO_ALLOC_CYCLES__MASK__KNL_NO_ALLOC_CYCLES__MISPREDICTS = 0x0400, <span class="comment">// Counts the number of core cycles when no micro-ops are allocated and the alloc pipe is stalled waiting for a mispredicted branch to retire.</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        NO_ALLOC_CYCLES__MASK__KNL_NO_ALLOC_CYCLES__RAT_STALL = 0x2000, <span class="comment">// Counts the number of core cycles when no micro-ops are allocated and a RATstall (caused by reservation station full) is asserted.</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        NO_ALLOC_CYCLES__MASK__KNL_NO_ALLOC_CYCLES__NOT_DELIVERED = 0x9000, <span class="comment">// Counts the number of core cycles when no micro-ops are allocated</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        NO_ALLOC_CYCLES__MASK__KNL_NO_ALLOC_CYCLES__ALL = 0x7f00, <span class="comment">// Counts the total number of core cycles when no micro-ops are allocated for any reason.</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        NO_ALLOC_CYCLES__MASK__KNL_NO_ALLOC_CYCLES__ANY = 0x7f00, <span class="comment">// Counts the total number of core cycles when no micro-ops are allocated for any reason.</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        CPU_CLK_UNHALTED = 0x3c, <span class="comment">// Core cycles when core is not halted</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        CPU_CLK_UNHALTED__MASK__KNL_CPU_CLK_UNHALTED__THREAD_P = 0x0, <span class="comment">// thread cycles when core is not halted</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        CPU_CLK_UNHALTED__MASK__KNL_CPU_CLK_UNHALTED__BUS = 0x100, <span class="comment">// Bus cycles when core is not halted. This event can give a measurement of the elapsed time. This events has a constant ratio with CPU_CLK_UNHALTED:REF event</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        CPU_CLK_UNHALTED__MASK__KNL_CPU_CLK_UNHALTED__REF_P = 0x200, <span class="comment">// Number of reference cycles that the cpu is not in a halted state. The core enters the halted state when it is running the HLT instruction. In mobile systems</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        MEM_UOPS_RETIRED = 0x4, <span class="comment">// Counts the number of load micro-ops retired.</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        MEM_UOPS_RETIRED__MASK__KNL_MEM_UOPS_RETIRED__L1_MISS_LOADS = 0x100, <span class="comment">// Counts the number of load micro-ops retired that miss in L1 D cache.</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        MEM_UOPS_RETIRED__MASK__KNL_MEM_UOPS_RETIRED__LD_DCU_MISS = 0x100, <span class="comment">// Counts the number of load micro-ops retired that miss in L1 D cache.</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        MEM_UOPS_RETIRED__MASK__KNL_MEM_UOPS_RETIRED__L2_HIT_LOADS = 0x200, <span class="comment">// Counts the number of load micro-ops retired that hit in the L2.</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        MEM_UOPS_RETIRED__MASK__KNL_MEM_UOPS_RETIRED__L2_MISS_LOADS = 0x400, <span class="comment">// Counts the number of load micro-ops retired that miss in the L2.</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        MEM_UOPS_RETIRED__MASK__KNL_MEM_UOPS_RETIRED__LD_L2_MISS = 0x400, <span class="comment">// Counts the number of load micro-ops retired that miss in the L2.</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        MEM_UOPS_RETIRED__MASK__KNL_MEM_UOPS_RETIRED__DTLB_MISS_LOADS = 0x800, <span class="comment">// Counts the number of load micro-ops retired that cause a DTLB miss.</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        MEM_UOPS_RETIRED__MASK__KNL_MEM_UOPS_RETIRED__UTLB_MISS_LOADS = 0x1000, <span class="comment">// Counts the number of load micro-ops retired that caused micro TLB miss.</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        MEM_UOPS_RETIRED__MASK__KNL_MEM_UOPS_RETIRED__LD_UTLB_MISS = 0x1000, <span class="comment">// Counts the number of load micro-ops retired that caused micro TLB miss.</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        MEM_UOPS_RETIRED__MASK__KNL_MEM_UOPS_RETIRED__HITM = 0x2000, <span class="comment">// Counts the loads retired that get the data from the other core in the same tile in M state.</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        MEM_UOPS_RETIRED__MASK__KNL_MEM_UOPS_RETIRED__ALL_LOADS = 0x4000, <span class="comment">// Counts all the load micro-ops retired.</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        MEM_UOPS_RETIRED__MASK__KNL_MEM_UOPS_RETIRED__ANY_LD = 0x4000, <span class="comment">// Counts all the load micro-ops retired.</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        MEM_UOPS_RETIRED__MASK__KNL_MEM_UOPS_RETIRED__ALL_STORES = 0x8000, <span class="comment">// Counts all the store micro-ops retired.</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        MEM_UOPS_RETIRED__MASK__KNL_MEM_UOPS_RETIRED__ANY_ST = 0x8000, <span class="comment">// Counts all the store micro-ops retired.</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        PAGE_WALKS = 0x5, <span class="comment">// Number of page-walks executed</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        PAGE_WALKS__MASK__KNL_PAGE_WALKS__D_SIDE_CYCLES = 0x100, <span class="comment">// Counts the total D-side page walks that are completed or started. The page walks started in the speculative path will also be counted.</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        PAGE_WALKS__MASK__KNL_PAGE_WALKS__D_SIDE_WALKS = 0x100 | INTEL_X86_MOD_EDGE | (1ULL &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Counts the total number of core cycles for all the D-side page walks. The cycles for page walks started in speculative path will also be included.</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        PAGE_WALKS__MASK__KNL_PAGE_WALKS__I_SIDE_CYCLES = 0x200, <span class="comment">// Counts the total I-side page walks that are completed.</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        PAGE_WALKS__MASK__KNL_PAGE_WALKS__I_SIDE_WALKS = 0x200 | INTEL_X86_MOD_EDGE | (1ULL &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Counts the total number of core cycles for all the I-side page walks. The cycles for page walks started in speculative path will also be included.</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        PAGE_WALKS__MASK__KNL_PAGE_WALKS__CYCLES = 0x300, <span class="comment">// Counts the total page walks completed (I-side and D-side)</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        PAGE_WALKS__MASK__KNL_PAGE_WALKS__WALKS = 0x300 | INTEL_X86_MOD_EDGE | (1ULL &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Counts the total number of core cycles for all the page walks. The cycles for page walks started in speculative path will also be included.</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        L2_REQUESTS_REJECT = 0x30, <span class="comment">// Counts the number of MEC requests from the L2Q that reference a cache line were rejected.</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        L2_REQUESTS_REJECT__MASK__KNL_L2_REQUESTS_REJECT__ALL = 0x000, <span class="comment">// Counts the number of MEC requests from the L2Q that reference a cache line excluding SW prefetches filling only to L2 cache and L1 evictions (automatically exlcudes L2HWP</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        CORE_REJECT_L2Q = 0x31, <span class="comment">// Number of requests not accepted into the L2Q because of any L2 queue reject condition.</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        CORE_REJECT_L2Q__MASK__KNL_CORE_REJECT__ALL = 0x000, <span class="comment">// Counts the number of MEC requests that were not accepted into the L2Q because of any L2  queue reject condition. There is no concept of at-ret here. It might include requests due to instructions in the speculative path</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        RECYCLEQ = 0x03, <span class="comment">// Counts the number of occurrences a retired load gets blocked.</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        RECYCLEQ__MASK__KNL_RECYCLEQ__LD_BLOCK_ST_FORWARD = 0x0100, <span class="comment">// Counts the number of occurrences a retired load gets blocked because its address partially overlaps with a store (Precise Event).</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        RECYCLEQ__MASK__KNL_RECYCLEQ__LD_BLOCK_STD_NOTREADY = 0x0200, <span class="comment">// Counts the number of occurrences a retired load gets blocked because its address overlaps with a store whose data is not ready.</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        RECYCLEQ__MASK__KNL_RECYCLEQ__ST_SPLITS = 0x0400, <span class="comment">// Counts the number of occurrences a retired store that is a cache line split. Each split should be counted only once.</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        RECYCLEQ__MASK__KNL_RECYCLEQ__LD_SPLITS = 0x0800, <span class="comment">// Counts the number of occurrences a retired load that is a cache line split. Each split should be counted only once (Precise Event).</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        RECYCLEQ__MASK__KNL_RECYCLEQ__LOCK = 0x1000, <span class="comment">// Counts all the retired locked loads. It does not include stores because we would double count if we count stores.</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        RECYCLEQ__MASK__KNL_RECYCLEQ__STA_FULL = 0x2000, <span class="comment">// Counts the store micro-ops retired that were pushed in the rehad queue because the store address buffer is full.</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        RECYCLEQ__MASK__KNL_RECYCLEQ__ANY_LD = 0x4000, <span class="comment">// Counts any retired load that was pushed into the recycle queue for any reason.</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        RECYCLEQ__MASK__KNL_RECYCLEQ__ANY_ST = 0x8000, <span class="comment">// Counts any retired store that was pushed into the recycle queue for any reason.</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        OFFCORE_RESPONSE_0 = 0x01b7, <span class="comment">// Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop)</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__DMND_DATA_RD = 1ULL &lt;&lt; (0 + 8), <span class="comment">// Counts demand cacheable data and L1 prefetch data reads</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__DMND_RFO = 1ULL &lt;&lt; (1 + 8), <span class="comment">// Counts Demand cacheable data writes</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__DMND_CODE_RD = 1ULL &lt;&lt; (2 + 8), <span class="comment">// Counts demand code reads and prefetch code reads</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__PF_L2_RFO = 1ULL &lt;&lt; (5 + 8), <span class="comment">// Counts L2 data RFO prefetches (includes PREFETCHW instruction)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__PF_L2_CODE_RD = 1ULL &lt;&lt; (6 + 8), <span class="comment">// Request: number of code reads generated by L2 prefetchers</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__PARTIAL_READS = 1ULL &lt;&lt; (7 + 8), <span class="comment">// Counts Partial reads (UC or WC and is valid only for Outstanding response type).</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__PARTIAL_WRITES = 1ULL &lt;&lt; (8 + 8), <span class="comment">// Counts Partial writes (UC or WT or WP and should be programmed on PMC1)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__UC_CODE_READS = 1ULL &lt;&lt; (9 + 8), <span class="comment">// Counts UC code reads (valid only for Outstanding response type)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__BUS_LOCKS = 1ULL &lt;&lt; (10 + 8), <span class="comment">// Counts Bus locks and split lock requests</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__FULL_STREAMING_STORES = 1ULL &lt;&lt; (11 + 8), <span class="comment">// Counts Full streaming stores (WC and should be programmed on PMC1)</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__PF_SOFTWARE = 1ULL &lt;&lt; (12 + 8), <span class="comment">// Counts Software prefetches</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__PF_L1_DATA_RD = 1ULL &lt;&lt; (13 + 8), <span class="comment">// Counts L1 data HW prefetches</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__PARTIAL_STREAMING_STORES = 1ULL &lt;&lt; (14 + 8), <span class="comment">// Counts Partial streaming stores (WC and should be programmed on PMC1)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__STREAMING_STORES = (1ULL &lt;&lt; 14 | 1ULL &lt;&lt; 11) &lt;&lt; 8, <span class="comment">// Counts all streaming stores (WC and should be programmed on PMC1)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__ANY_REQUEST = 1ULL &lt;&lt; (15 + 8), <span class="comment">// Counts any request</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__ANY_DATA_RD = (1ULL &lt;&lt; 0 | 1ULL &lt;&lt; 7 | 1ULL &lt;&lt; 12 | 1ULL &lt;&lt; 13) &lt;&lt; 8, <span class="comment">// Counts Demand cacheable data and L1 prefetch data read requests</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__ANY_RFO = (1ULL &lt;&lt; 1 | 1ULL &lt;&lt; 5) &lt;&lt; 8, <span class="comment">// Counts Demand cacheable data write requests</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__ANY_CODE_RD = (1ULL &lt;&lt; 2 | 1ULL &lt;&lt; 6) &lt;&lt; 8, <span class="comment">// Counts Demand code reads and prefetch code read requests</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__ANY_READ = (1ULL &lt;&lt; 0 | 1ULL &lt;&lt; 1 | 1ULL &lt;&lt; 2 | 1ULL &lt;&lt; 5 | 1ULL &lt;&lt; 6 | 1ULL &lt;&lt; 7 | 1ULL &lt;&lt; 9 | 1ULL &lt;&lt; 12 | 1ULL &lt;&lt; 13 ) &lt;&lt; 8, <span class="comment">// Counts any Read request</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__ANY_PF_L2 = (1ULL &lt;&lt; 5 | 1ULL &lt;&lt; 6) &lt;&lt; 8, <span class="comment">// Counts any Prefetch requests</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__ANY_RESPONSE = (1ULL &lt;&lt; 16) &lt;&lt; 8, <span class="comment">// Accounts for any response</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__DDR_NEAR = (1ULL &lt;&lt; 31 | 1ULL &lt;&lt; 23 ) &lt;&lt; 8, <span class="comment">// Accounts for data responses from DRAM Local.</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__DDR_FAR = (1ULL &lt;&lt; 31 | 1ULL &lt;&lt; 24 ) &lt;&lt; 8, <span class="comment">// Accounts for data responses from DRAM Far.</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__MCDRAM_NEAR = (1ULL &lt;&lt; 31 | 1ULL &lt;&lt; 21 ) &lt;&lt; 8, <span class="comment">// Accounts for data responses from MCDRAM Local.</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__MCDRAM_FAR = (1ULL &lt;&lt; 32 | 1ULL &lt;&lt; 22 ) &lt;&lt; 8, <span class="comment">// Accounts for data responses from MCDRAM Far or Other tile L2 hit far.</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__L2_HIT_NEAR_TILE_E_F = (1ULL &lt;&lt; 35 | 1ULL &lt;&lt; 19 ) &lt;&lt; 8, <span class="comment">// Accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in E/F state.</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__L2_HIT_NEAR_TILE_M = (1ULL &lt;&lt; 36 | 1ULL &lt;&lt; 19 ) &lt;&lt; 8, <span class="comment">// Accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in M state.</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__L2_HIT_FAR_TILE_E_F = (1ULL &lt;&lt; 35 | 1ULL &lt;&lt; 22 ) &lt;&lt; 8, <span class="comment">// Accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in E/F state. Valid only for SNC4 cluster mode.</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__L2_HIT_FAR_TILE_M = (1ULL &lt;&lt; 36 | 1ULL &lt;&lt; 22 ) &lt;&lt; 8, <span class="comment">// Accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in M state.</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__NON_DRAM = (1ULL &lt;&lt; 37 | 1ULL &lt;&lt; 17 ) &lt;&lt; 8, <span class="comment">// accounts for responses from any NON_DRAM system address. This includes MMIO transactions</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__MCDRAM = (1ULL &lt;&lt; 32 | 1ULL &lt;&lt; 31 | 1ULL &lt;&lt; 22 | 1ULL &lt;&lt; 21 ) &lt;&lt; 8, <span class="comment">// accounts for responses from MCDRAM (local and far)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__DDR = (1ULL &lt;&lt; 32 | 1ULL &lt;&lt; 31 | 1ULL &lt;&lt; 24 | 1ULL &lt;&lt; 23 ) &lt;&lt; 8, <span class="comment">// accounts for responses from DDR (local and far)</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__L2_HIT_NEAR_TILE = (1ULL &lt;&lt; 36 | 1ULL &lt;&lt; 35 | 1ULL &lt;&lt; 20 | 1ULL &lt;&lt; 19 ) &lt;&lt; 8, <span class="comment">// accounts for responses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__L2_HIT_FAR_TILE = (1ULL &lt;&lt; 36 | 1ULL &lt;&lt; 35 | 1ULL &lt;&lt; 22 ) &lt;&lt; 8, <span class="comment">// accounts for responses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode.</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        OFFCORE_RESPONSE_0__MASK__KNL_OFFCORE_RESPONSE_0__OUTSTANDING = (1ULL &lt;&lt; 38) &lt;&lt; 8, <span class="comment">// outstanding</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        OFFCORE_RESPONSE_1 = 0x02b7, <span class="comment">// Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop)</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__DMND_DATA_RD = 1ULL &lt;&lt; (0 + 8), <span class="comment">// Counts demand cacheable data and L1 prefetch data reads</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__DMND_RFO = 1ULL &lt;&lt; (1 + 8), <span class="comment">// Counts Demand cacheable data writes</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__DMND_CODE_RD = 1ULL &lt;&lt; (2 + 8), <span class="comment">// Counts demand code reads and prefetch code reads</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__PF_L2_RFO = 1ULL &lt;&lt; (5 + 8), <span class="comment">// Counts L2 data RFO prefetches (includes PREFETCHW instruction)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__PF_L2_CODE_RD = 1ULL &lt;&lt; (6 + 8), <span class="comment">// Request: number of code reads generated by L2 prefetchers</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__PARTIAL_READS = 1ULL &lt;&lt; (7 + 8), <span class="comment">// Counts Partial reads (UC or WC and is valid only for Outstanding response type).</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__PARTIAL_WRITES = 1ULL &lt;&lt; (8 + 8), <span class="comment">// Counts Partial writes (UC or WT or WP and should be programmed on PMC1)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__UC_CODE_READS = 1ULL &lt;&lt; (9 + 8), <span class="comment">// Counts UC code reads (valid only for Outstanding response type)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__BUS_LOCKS = 1ULL &lt;&lt; (10 + 8), <span class="comment">// Counts Bus locks and split lock requests</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__FULL_STREAMING_STORES = 1ULL &lt;&lt; (11 + 8), <span class="comment">// Counts Full streaming stores (WC and should be programmed on PMC1)</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__PF_SOFTWARE = 1ULL &lt;&lt; (12 + 8), <span class="comment">// Counts Software prefetches</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__PF_L1_DATA_RD = 1ULL &lt;&lt; (13 + 8), <span class="comment">// Counts L1 data HW prefetches</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__PARTIAL_STREAMING_STORES = 1ULL &lt;&lt; (14 + 8), <span class="comment">// Counts Partial streaming stores (WC and should be programmed on PMC1)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__STREAMING_STORES = (1ULL &lt;&lt; 14 | 1ULL &lt;&lt; 11) &lt;&lt; 8, <span class="comment">// Counts all streaming stores (WC and should be programmed on PMC1)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__ANY_REQUEST = 1ULL &lt;&lt; (15 + 8), <span class="comment">// Counts any request</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__ANY_DATA_RD = (1ULL &lt;&lt; 0 | 1ULL &lt;&lt; 7 | 1ULL &lt;&lt; 12 | 1ULL &lt;&lt; 13) &lt;&lt; 8, <span class="comment">// Counts Demand cacheable data and L1 prefetch data read requests</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__ANY_RFO = (1ULL &lt;&lt; 1 | 1ULL &lt;&lt; 5) &lt;&lt; 8, <span class="comment">// Counts Demand cacheable data write requests</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__ANY_CODE_RD = (1ULL &lt;&lt; 2 | 1ULL &lt;&lt; 6) &lt;&lt; 8, <span class="comment">// Counts Demand code reads and prefetch code read requests</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__ANY_READ = (1ULL &lt;&lt; 0 | 1ULL &lt;&lt; 1 | 1ULL &lt;&lt; 2 | 1ULL &lt;&lt; 5 | 1ULL &lt;&lt; 6 | 1ULL &lt;&lt; 7 | 1ULL &lt;&lt; 9 | 1ULL &lt;&lt; 12 | 1ULL &lt;&lt; 13 ) &lt;&lt; 8, <span class="comment">// Counts any Read request</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__ANY_PF_L2 = (1ULL &lt;&lt; 5 | 1ULL &lt;&lt; 6) &lt;&lt; 8, <span class="comment">// Counts any Prefetch requests</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__ANY_RESPONSE = (1ULL &lt;&lt; 16) &lt;&lt; 8, <span class="comment">// Accounts for any response</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__DDR_NEAR = (1ULL &lt;&lt; 31 | 1ULL &lt;&lt; 23 ) &lt;&lt; 8, <span class="comment">// Accounts for data responses from DRAM Local.</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__DDR_FAR = (1ULL &lt;&lt; 31 | 1ULL &lt;&lt; 24 ) &lt;&lt; 8, <span class="comment">// Accounts for data responses from DRAM Far.</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__MCDRAM_NEAR = (1ULL &lt;&lt; 31 | 1ULL &lt;&lt; 21 ) &lt;&lt; 8, <span class="comment">// Accounts for data responses from MCDRAM Local.</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__MCDRAM_FAR = (1ULL &lt;&lt; 32 | 1ULL &lt;&lt; 22 ) &lt;&lt; 8, <span class="comment">// Accounts for data responses from MCDRAM Far or Other tile L2 hit far.</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__L2_HIT_NEAR_TILE_E_F = (1ULL &lt;&lt; 35 | 1ULL &lt;&lt; 19 ) &lt;&lt; 8, <span class="comment">// Accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in E/F state.</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__L2_HIT_NEAR_TILE_M = (1ULL &lt;&lt; 36 | 1ULL &lt;&lt; 19 ) &lt;&lt; 8, <span class="comment">// Accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in M state.</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__L2_HIT_FAR_TILE_E_F = (1ULL &lt;&lt; 35 | 1ULL &lt;&lt; 22 ) &lt;&lt; 8, <span class="comment">// Accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in E/F state. Valid only for SNC4 cluster mode.</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__L2_HIT_FAR_TILE_M = (1ULL &lt;&lt; 36 | 1ULL &lt;&lt; 22 ) &lt;&lt; 8, <span class="comment">// Accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in M state.</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__NON_DRAM = (1ULL &lt;&lt; 37 | 1ULL &lt;&lt; 17 ) &lt;&lt; 8, <span class="comment">// accounts for responses from any NON_DRAM system address. This includes MMIO transactions</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__MCDRAM = (1ULL &lt;&lt; 32 | 1ULL &lt;&lt; 31 | 1ULL &lt;&lt; 22 | 1ULL &lt;&lt; 21 ) &lt;&lt; 8, <span class="comment">// accounts for responses from MCDRAM (local and far)</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__DDR = (1ULL &lt;&lt; 32 | 1ULL &lt;&lt; 31 | 1ULL &lt;&lt; 24 | 1ULL &lt;&lt; 23 ) &lt;&lt; 8, <span class="comment">// accounts for responses from DDR (local and far)</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__L2_HIT_NEAR_TILE = (1ULL &lt;&lt; 36 | 1ULL &lt;&lt; 35 | 1ULL &lt;&lt; 20 | 1ULL &lt;&lt; 19 ) &lt;&lt; 8, <span class="comment">// accounts for responses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        OFFCORE_RESPONSE_1__MASK__KNL_OFFCORE_RESPONSE_1__L2_HIT_FAR_TILE = (1ULL &lt;&lt; 36 | 1ULL &lt;&lt; 35 | 1ULL &lt;&lt; 22 ) &lt;&lt; 8, <span class="comment">// accounts for responses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode.</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        </div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    };</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;};</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160; </div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="keyword">namespace </span>knl = optkit::intel::knl;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
