Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Dec 26 15:16:10 2023
| Host         : binhkieudo running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file /home/binhkieudo/Workspace/Rocket/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/report/timing.txt -max_paths 10
| Design       : Arty100THarness
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.234        0.000                      0                53110        0.008        0.000                      0                53109        0.187        0.000                       0                 19965  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                            ------------         ----------      --------------
JTCK                                                                                                                                                             {0.000 50.000}       100.000         10.000          
sys_clock                                                                                                                                                        {0.000 5.000}        10.000          100.000         
  clk_out1_harnessSysPLLNode                                                                                                                                     {0.000 10.000}       20.000          50.000          
  clk_out2_harnessSysPLLNode                                                                                                                                     {0.000 3.000}        6.000           166.667         
    freq_refclk                                                                                                                                                  {0.000 0.750}        1.500           666.667         
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {0.000 1.500}        3.000           333.333         
        iserdes_clkdiv                                                                                                                                           {0.000 6.000}        12.000          83.333          
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {0.000 1.500}        3.000           333.333         
        iserdes_clkdiv_1                                                                                                                                         {0.000 6.000}        12.000          83.333          
    mem_refclk                                                                                                                                                   {0.000 1.500}        3.000           333.333         
      oserdes_clk                                                                                                                                                {0.000 1.500}        3.000           333.333         
        oserdes_clkdiv                                                                                                                                           {0.000 6.000}        12.000          83.333          
      oserdes_clk_1                                                                                                                                              {0.000 1.500}        3.000           333.333         
        oserdes_clkdiv_1                                                                                                                                         {0.000 6.000}        12.000          83.333          
      oserdes_clk_2                                                                                                                                              {0.000 1.500}        3.000           333.333         
        oserdes_clkdiv_2                                                                                                                                         {0.000 3.000}        6.000           166.667         
      oserdes_clk_3                                                                                                                                              {0.000 1.500}        3.000           333.333         
        oserdes_clkdiv_3                                                                                                                                         {0.000 3.000}        6.000           166.667         
    pll_clk3_out                                                                                                                                                 {0.000 6.000}        12.000          83.333          
      clk_pll_i                                                                                                                                                  {0.000 6.000}        12.000          83.333          
    pll_clkfbout                                                                                                                                                 {0.000 3.000}        6.000           166.667         
    sync_pulse                                                                                                                                                   {1.312 4.313}        48.000          20.833          
  clk_out3_harnessSysPLLNode                                                                                                                                     {0.000 2.500}        5.000           200.000         
  clkfbout_harnessSysPLLNode                                                                                                                                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
JTCK                                                                                                                                                                  42.593        0.000                      0                  554        0.151        0.000                      0                  554       49.500        0.000                       0                   292  
sys_clock                                                                                                                                                                                                                                                                                                          3.000        0.000                       0                     2  
  clk_out1_harnessSysPLLNode                                                                                                                                           1.269        0.000                      0                34245        0.035        0.000                      0                34245        8.750        0.000                       0                 12054  
  clk_out2_harnessSysPLLNode                                                                                                                                                                                                                                                                                       1.500        0.000                       0                     3  
    freq_refclk                                                                                                                                                                                                                                                                                                    0.187        0.000                       0                     8  
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk                                                                                                                                                    1.333        0.000                       0                    16  
        iserdes_clkdiv                                                                                                                                                 9.957        0.000                      0                   33        0.071        0.000                      0                   33        3.850        0.000                       0                     9  
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk                                                                                                                                                    1.333        0.000                       0                    16  
        iserdes_clkdiv_1                                                                                                                                               9.940        0.000                      0                   33        0.071        0.000                      0                   33        3.850        0.000                       0                     9  
    mem_refclk                                                                                                                                                         1.825        0.000                      0                    1        0.336        0.000                      0                    1        0.875        0.000                       0                     8  
      oserdes_clk                                                                                                                                                                                                                                                                                                  1.333        0.000                       0                    12  
        oserdes_clkdiv                                                                                                                                                10.035        0.000                      0                   44        0.090        0.000                      0                   44        3.850        0.000                       0                    12  
      oserdes_clk_1                                                                                                                                                                                                                                                                                                1.333        0.000                       0                    12  
        oserdes_clkdiv_1                                                                                                                                              10.351        0.000                      0                   48        0.094        0.000                      0                   48        3.850        0.000                       0                    13  
      oserdes_clk_2                                                                                                                                                    1.407        0.000                      0                    4        0.413        0.000                      0                    4        1.333        0.000                       0                    12  
        oserdes_clkdiv_2                                                                                                                                               4.546        0.000                      0                   36        0.092        0.000                      0                   36        0.850        0.000                       0                    11  
      oserdes_clk_3                                                                                                                                                    1.423        0.000                      0                    4        0.408        0.000                      0                    4        1.333        0.000                       0                    12  
        oserdes_clkdiv_3                                                                                                                                               4.563        0.000                      0                   36        0.086        0.000                      0                   36        0.850        0.000                       0                    11  
    pll_clk3_out                                                                                                                                                                                                                                                                                                   3.000        0.000                       0                     3  
      clk_pll_i                                                                                                                                                        1.775        0.000                      0                17461        0.008        0.000                      0                17461        3.850        0.000                       0                  7373  
    pll_clkfbout                                                                                                                                                                                                                                                                                                   4.751        0.000                       0                     2  
    sync_pulse                                                                                                                                                                                                                                                                                                     1.750        0.000                       0                     8  
  clk_out3_harnessSysPLLNode                                                                                                                                           1.334        0.000                      0                  126        0.154        0.000                      0                  126        0.264        0.000                       0                    64  
  clkfbout_harnessSysPLLNode                                                                                                                                                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                 To Clock                                                                                                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                 --------                                                                                                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pll_i                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk       10.200        0.000                      0                    8       45.302        0.000                      0                    8  
clk_pll_i                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk        9.097        0.000                      0                    8       45.975        0.000                      0                    8  
sync_pulse                                                                                                                                                 mem_refclk                                                                                                                                                       1.234        0.000                      0                    1        0.867        0.000                      0                    1  
oserdes_clk                                                                                                                                                oserdes_clkdiv                                                                                                                                                   2.088        0.000                      0                   12        0.095        0.000                      0                   12  
oserdes_clk_1                                                                                                                                              oserdes_clkdiv_1                                                                                                                                                 2.088        0.000                      0                   13        0.095        0.000                      0                   13  
oserdes_clk_2                                                                                                                                              oserdes_clkdiv_2                                                                                                                                                 1.725        0.000                      0                   15        0.088        0.000                      0                   15  
oserdes_clk_3                                                                                                                                              oserdes_clkdiv_3                                                                                                                                                 2.088        0.000                      0                   15        0.095        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  ----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**           JTCK                        JTCK                             46.045        0.000                      0                   53        0.738        0.000                      0                   53  
**async_default**           clk_out1_harnessSysPLLNode  clk_out1_harnessSysPLLNode        7.296        0.000                      0                  245        0.648        0.000                      0                  245  
**async_default**           clk_pll_i                   clk_pll_i                         2.484        0.000                      0                  114        0.818        0.000                      0                  114  
**default**                 clk_pll_i                                                     1.953        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  JTCK
  To Clock:  JTCK

Setup :            0  Failing Endpoints,  Worst Slack       42.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.593ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/mem_0_hrmask_0_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        7.142ns  (logic 1.557ns (21.800%)  route 5.585ns (78.200%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 105.167 - 100.000 ) 
    Source Clock Delay      (SCD):    5.478ns = ( 55.478 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.885    55.478    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X3Y21          FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.459    55.937 f  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=6, routed)           1.039    56.976    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.124    57.100 r  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           0.613    57.713    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]
    SLICE_X4Y21          LUT5 (Prop_lut5_I4_O)        0.124    57.837 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=48, routed)          0.905    58.742    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124    58.866 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__2/O
                         net (fo=5, routed)           0.711    59.577    chiptop0/system/tlDM/dmOuter/dmiXbar/_dtm_io_dmi_resp_ready
    SLICE_X2Y25          LUT4 (Prop_lut4_I3_O)        0.124    59.701 f  chiptop0/system/tlDM/dmOuter/dmiXbar/DMCONTROLReg_ndmreset_i_3/O
                         net (fo=2, routed)           0.464    60.165    chiptop0/system/dtm/DMCONTROLReg_dmactive_reg_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.150    60.315 r  chiptop0/system/dtm/DMCONTROLReg_ndmreset_i_2/O
                         net (fo=14, routed)          1.033    61.348    chiptop0/system/dtm/out_woready_12
    SLICE_X5Y25          LUT6 (Prop_lut6_I3_O)        0.328    61.676 r  chiptop0/system/dtm/hrmaskReg_0_i_1/O
                         net (fo=2, routed)           0.820    62.496    chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/_dmOuter_io_innerCtrl_bits_hrmask_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124    62.620 r  chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/mem_0_hrmask_0_i_1/O
                         net (fo=1, routed)           0.000    62.620    chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/mem_0_hrmask_0_i_1_n_0
    SLICE_X5Y26          FDRE                                         r  chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/mem_0_hrmask_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.755   105.167    chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/mem_0_hrmask_0_reg/C
                         clock pessimism              0.267   105.435    
                         clock uncertainty           -0.252   105.182    
    SLICE_X5Y26          FDRE (Setup_fdre_C_D)        0.031   105.213    chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/mem_0_hrmask_0_reg
  -------------------------------------------------------------------
                         required time                        105.213    
                         arrival time                         -62.620    
  -------------------------------------------------------------------
                         slack                                 42.593    

Slack (MET) :             42.626ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/widx_widx_bin_reg/D
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.835ns  (logic 1.461ns (21.376%)  route 5.374ns (78.624%))
  Logic Levels:           6  (LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 105.168 - 100.000 ) 
    Source Clock Delay      (SCD):    5.478ns = ( 55.478 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.885    55.478    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X3Y21          FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.459    55.937 f  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=6, routed)           1.039    56.976    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.124    57.100 r  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           0.613    57.713    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]
    SLICE_X4Y21          LUT5 (Prop_lut5_I4_O)        0.124    57.837 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=48, routed)          0.905    58.742    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124    58.866 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__2/O
                         net (fo=5, routed)           0.711    59.577    chiptop0/system/tlDM/dmOuter/dmiXbar/_dtm_io_dmi_resp_ready
    SLICE_X2Y25          LUT4 (Prop_lut4_I3_O)        0.124    59.701 f  chiptop0/system/tlDM/dmOuter/dmiXbar/DMCONTROLReg_ndmreset_i_3/O
                         net (fo=2, routed)           0.464    60.165    chiptop0/system/dtm/DMCONTROLReg_dmactive_reg_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.150    60.315 r  chiptop0/system/dtm/DMCONTROLReg_ndmreset_i_2/O
                         net (fo=14, routed)          0.854    61.169    chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/out_woready_12
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.356    61.525 r  chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/widx_widx_bin_i_1/O
                         net (fo=1, routed)           0.788    62.313    chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/widx_incremented
    SLICE_X1Y26          FDCE                                         r  chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/widx_widx_bin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.756   105.168    chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/widx_widx_bin_reg/C
                         clock pessimism              0.267   105.436    
                         clock uncertainty           -0.252   105.183    
    SLICE_X1Y26          FDCE (Setup_fdce_C_D)       -0.245   104.938    chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/widx_widx_bin_reg
  -------------------------------------------------------------------
                         required time                        104.938    
                         arrival time                         -62.313    
  -------------------------------------------------------------------
                         slack                                 42.626    

Slack (MET) :             42.769ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/mem_0_resumereq_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.967ns  (logic 1.557ns (22.348%)  route 5.410ns (77.652%))
  Logic Levels:           7  (LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 105.167 - 100.000 ) 
    Source Clock Delay      (SCD):    5.478ns = ( 55.478 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.885    55.478    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X3Y21          FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.459    55.937 f  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=6, routed)           1.039    56.976    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.124    57.100 r  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           0.613    57.713    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]
    SLICE_X4Y21          LUT5 (Prop_lut5_I4_O)        0.124    57.837 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=48, routed)          0.905    58.742    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124    58.866 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__2/O
                         net (fo=5, routed)           0.711    59.577    chiptop0/system/tlDM/dmOuter/dmiXbar/_dtm_io_dmi_resp_ready
    SLICE_X2Y25          LUT4 (Prop_lut4_I3_O)        0.124    59.701 f  chiptop0/system/tlDM/dmOuter/dmiXbar/DMCONTROLReg_ndmreset_i_3/O
                         net (fo=2, routed)           0.464    60.165    chiptop0/system/dtm/DMCONTROLReg_dmactive_reg_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.150    60.315 r  chiptop0/system/dtm/DMCONTROLReg_ndmreset_i_2/O
                         net (fo=14, routed)          0.854    61.169    chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/out_woready_12
    SLICE_X1Y26          LUT4 (Prop_lut4_I2_O)        0.328    61.497 r  chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/mem_0_ackhavereset_i_2/O
                         net (fo=2, routed)           0.824    62.321    chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/_T
    SLICE_X5Y26          LUT6 (Prop_lut6_I4_O)        0.124    62.445 r  chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/mem_0_resumereq_i_1/O
                         net (fo=1, routed)           0.000    62.445    chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/mem_0_resumereq_i_1_n_0
    SLICE_X5Y26          FDRE                                         r  chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/mem_0_resumereq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.755   105.167    chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/mem_0_resumereq_reg/C
                         clock pessimism              0.267   105.435    
                         clock uncertainty           -0.252   105.182    
    SLICE_X5Y26          FDRE (Setup_fdre_C_D)        0.031   105.213    chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/mem_0_resumereq_reg
  -------------------------------------------------------------------
                         required time                        105.213    
                         arrival time                         -62.445    
  -------------------------------------------------------------------
                         slack                                 42.769    

Slack (MET) :             42.879ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_dmactive_reg/D
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.546ns  (logic 1.458ns (22.274%)  route 5.088ns (77.726%))
  Logic Levels:           6  (LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns = ( 105.165 - 100.000 ) 
    Source Clock Delay      (SCD):    5.478ns = ( 55.478 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.885    55.478    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X3Y21          FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.459    55.937 f  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=6, routed)           1.039    56.976    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.124    57.100 r  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           0.613    57.713    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]
    SLICE_X4Y21          LUT5 (Prop_lut5_I4_O)        0.124    57.837 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=48, routed)          0.905    58.742    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124    58.866 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__2/O
                         net (fo=5, routed)           0.711    59.577    chiptop0/system/tlDM/dmOuter/dmiXbar/_dtm_io_dmi_resp_ready
    SLICE_X2Y25          LUT4 (Prop_lut4_I3_O)        0.124    59.701 f  chiptop0/system/tlDM/dmOuter/dmiXbar/DMCONTROLReg_ndmreset_i_3/O
                         net (fo=2, routed)           0.464    60.165    chiptop0/system/dtm/DMCONTROLReg_dmactive_reg_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.150    60.315 r  chiptop0/system/dtm/DMCONTROLReg_ndmreset_i_2/O
                         net (fo=14, routed)          1.029    61.344    chiptop0/system/dtm/out_woready_12
    SLICE_X6Y24          LUT5 (Prop_lut5_I3_O)        0.353    61.697 r  chiptop0/system/dtm/DMCONTROLReg_dmactive_i_1/O
                         net (fo=1, routed)           0.327    62.023    chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_dmactive_reg_1
    SLICE_X5Y24          FDCE                                         r  chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_dmactive_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.753   105.165    chiptop0/system/tlDM/dmOuter/dmOuter/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y24          FDCE                                         r  chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_dmactive_reg/C
                         clock pessimism              0.267   105.433    
                         clock uncertainty           -0.252   105.180    
    SLICE_X5Y24          FDCE (Setup_fdce_C_D)       -0.278   104.902    chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_dmactive_reg
  -------------------------------------------------------------------
                         required time                        104.902    
                         arrival time                         -62.023    
  -------------------------------------------------------------------
                         slack                                 42.879    

Slack (MET) :             42.929ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/dmOuter/hrmaskReg_0_reg/D
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.711ns  (logic 1.433ns (21.352%)  route 5.278ns (78.648%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns = ( 105.165 - 100.000 ) 
    Source Clock Delay      (SCD):    5.478ns = ( 55.478 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.885    55.478    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X3Y21          FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.459    55.937 f  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=6, routed)           1.039    56.976    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.124    57.100 r  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           0.613    57.713    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]
    SLICE_X4Y21          LUT5 (Prop_lut5_I4_O)        0.124    57.837 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=48, routed)          0.905    58.742    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124    58.866 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__2/O
                         net (fo=5, routed)           0.711    59.577    chiptop0/system/tlDM/dmOuter/dmiXbar/_dtm_io_dmi_resp_ready
    SLICE_X2Y25          LUT4 (Prop_lut4_I3_O)        0.124    59.701 f  chiptop0/system/tlDM/dmOuter/dmiXbar/DMCONTROLReg_ndmreset_i_3/O
                         net (fo=2, routed)           0.464    60.165    chiptop0/system/dtm/DMCONTROLReg_dmactive_reg_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.150    60.315 r  chiptop0/system/dtm/DMCONTROLReg_ndmreset_i_2/O
                         net (fo=14, routed)          1.033    61.348    chiptop0/system/dtm/out_woready_12
    SLICE_X5Y25          LUT6 (Prop_lut6_I3_O)        0.328    61.676 r  chiptop0/system/dtm/hrmaskReg_0_i_1/O
                         net (fo=2, routed)           0.513    62.189    chiptop0/system/tlDM/dmOuter/dmOuter/_dmOuter_io_innerCtrl_bits_hrmask_0
    SLICE_X5Y24          FDCE                                         r  chiptop0/system/tlDM/dmOuter/dmOuter/hrmaskReg_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.753   105.165    chiptop0/system/tlDM/dmOuter/dmOuter/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y24          FDCE                                         r  chiptop0/system/tlDM/dmOuter/dmOuter/hrmaskReg_0_reg/C
                         clock pessimism              0.267   105.433    
                         clock uncertainty           -0.252   105.180    
    SLICE_X5Y24          FDCE (Setup_fdce_C_D)       -0.062   105.118    chiptop0/system/tlDM/dmOuter/dmOuter/hrmaskReg_0_reg
  -------------------------------------------------------------------
                         required time                        105.118    
                         arrival time                         -62.189    
  -------------------------------------------------------------------
                         slack                                 42.929    

Slack (MET) :             43.034ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiReqValidReg_reg/D
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.717ns  (logic 1.327ns (19.757%)  route 5.390ns (80.243%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 105.168 - 100.000 ) 
    Source Clock Delay      (SCD):    5.478ns = ( 55.478 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.885    55.478    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X3Y21          FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.459    55.937 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=6, routed)           1.039    56.976    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.124    57.100 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           0.613    57.713    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]
    SLICE_X4Y21          LUT5 (Prop_lut5_I4_O)        0.124    57.837 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=48, routed)          0.905    58.742    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124    58.866 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__2/O
                         net (fo=5, routed)           0.873    59.739    chiptop0/system/tlDM/dmOuter/dmiXbar/_dtm_io_dmi_resp_ready
    SLICE_X2Y25          LUT4 (Prop_lut4_I3_O)        0.124    59.863 r  chiptop0/system/tlDM/dmOuter/dmiXbar/cdc_reg[33]_i_2__0/O
                         net (fo=7, routed)           0.867    60.730    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/cdc_reg_reg[33]_0
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124    60.854 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/dmiReqValidReg_i_4/O
                         net (fo=1, routed)           0.295    61.149    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/dmiReqValidReg_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.124    61.273 f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/dmiReqValidReg_i_2/O
                         net (fo=1, routed)           0.797    62.070    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/_tlDM_io_dmi_dmi_req_ready
    SLICE_X3Y23          LUT6 (Prop_lut6_I1_O)        0.124    62.194 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqValidReg_i_1/O
                         net (fo=1, routed)           0.000    62.194    chiptop0/system/dtm/dmiReqValidReg0
    SLICE_X3Y23          FDCE                                         r  chiptop0/system/dtm/dmiReqValidReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.756   105.168    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  chiptop0/system/dtm/dmiReqValidReg_reg/C
                         clock pessimism              0.283   105.452    
                         clock uncertainty           -0.252   105.199    
    SLICE_X3Y23          FDCE (Setup_fdce_C_D)        0.029   105.228    chiptop0/system/dtm/dmiReqValidReg_reg
  -------------------------------------------------------------------
                         required time                        105.228    
                         arrival time                         -62.194    
  -------------------------------------------------------------------
                         slack                                 43.034    

Slack (MET) :             43.050ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.409ns  (logic 1.079ns (16.835%)  route 5.330ns (83.165%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 105.091 - 100.000 ) 
    Source Clock Delay      (SCD):    5.478ns = ( 55.478 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.885    55.478    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X3Y21          FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.459    55.937 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=6, routed)           1.039    56.976    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.124    57.100 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           0.613    57.713    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]
    SLICE_X4Y21          LUT5 (Prop_lut5_I4_O)        0.124    57.837 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=48, routed)          0.905    58.742    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124    58.866 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__2/O
                         net (fo=5, routed)           0.873    59.739    chiptop0/system/tlDM/dmOuter/dmiXbar/_dtm_io_dmi_resp_ready
    SLICE_X2Y25          LUT4 (Prop_lut4_I3_O)        0.124    59.863 r  chiptop0/system/tlDM/dmOuter/dmiXbar/cdc_reg[33]_i_2__0/O
                         net (fo=7, routed)           0.330    60.194    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/cdc_reg_reg[33]_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.124    60.318 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.569    61.887    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X10Y27         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.679   105.091    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/C
                         clock pessimism              0.267   105.359    
                         clock uncertainty           -0.252   105.106    
    SLICE_X10Y27         FDRE (Setup_fdre_C_CE)      -0.169   104.937    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]
  -------------------------------------------------------------------
                         required time                        104.937    
                         arrival time                         -61.887    
  -------------------------------------------------------------------
                         slack                                 43.050    

Slack (MET) :             43.050ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.409ns  (logic 1.079ns (16.835%)  route 5.330ns (83.165%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 105.091 - 100.000 ) 
    Source Clock Delay      (SCD):    5.478ns = ( 55.478 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.885    55.478    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X3Y21          FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.459    55.937 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=6, routed)           1.039    56.976    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.124    57.100 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           0.613    57.713    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]
    SLICE_X4Y21          LUT5 (Prop_lut5_I4_O)        0.124    57.837 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=48, routed)          0.905    58.742    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124    58.866 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__2/O
                         net (fo=5, routed)           0.873    59.739    chiptop0/system/tlDM/dmOuter/dmiXbar/_dtm_io_dmi_resp_ready
    SLICE_X2Y25          LUT4 (Prop_lut4_I3_O)        0.124    59.863 r  chiptop0/system/tlDM/dmOuter/dmiXbar/cdc_reg[33]_i_2__0/O
                         net (fo=7, routed)           0.330    60.194    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/cdc_reg_reg[33]_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.124    60.318 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.569    61.887    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X10Y27         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.679   105.091    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]/C
                         clock pessimism              0.267   105.359    
                         clock uncertainty           -0.252   105.106    
    SLICE_X10Y27         FDRE (Setup_fdre_C_CE)      -0.169   104.937    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]
  -------------------------------------------------------------------
                         required time                        104.937    
                         arrival time                         -61.887    
  -------------------------------------------------------------------
                         slack                                 43.050    

Slack (MET) :             43.050ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.409ns  (logic 1.079ns (16.835%)  route 5.330ns (83.165%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 105.091 - 100.000 ) 
    Source Clock Delay      (SCD):    5.478ns = ( 55.478 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.885    55.478    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X3Y21          FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.459    55.937 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=6, routed)           1.039    56.976    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.124    57.100 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           0.613    57.713    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]
    SLICE_X4Y21          LUT5 (Prop_lut5_I4_O)        0.124    57.837 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=48, routed)          0.905    58.742    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124    58.866 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__2/O
                         net (fo=5, routed)           0.873    59.739    chiptop0/system/tlDM/dmOuter/dmiXbar/_dtm_io_dmi_resp_ready
    SLICE_X2Y25          LUT4 (Prop_lut4_I3_O)        0.124    59.863 r  chiptop0/system/tlDM/dmOuter/dmiXbar/cdc_reg[33]_i_2__0/O
                         net (fo=7, routed)           0.330    60.194    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/cdc_reg_reg[33]_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.124    60.318 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.569    61.887    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X10Y27         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.679   105.091    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[21]/C
                         clock pessimism              0.267   105.359    
                         clock uncertainty           -0.252   105.106    
    SLICE_X10Y27         FDRE (Setup_fdre_C_CE)      -0.169   104.937    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[21]
  -------------------------------------------------------------------
                         required time                        104.937    
                         arrival time                         -61.887    
  -------------------------------------------------------------------
                         slack                                 43.050    

Slack (MET) :             43.050ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.409ns  (logic 1.079ns (16.835%)  route 5.330ns (83.165%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 105.091 - 100.000 ) 
    Source Clock Delay      (SCD):    5.478ns = ( 55.478 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    53.592 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.885    55.478    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X3Y21          FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.459    55.937 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=6, routed)           1.039    56.976    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.124    57.100 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           0.613    57.713    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]
    SLICE_X4Y21          LUT5 (Prop_lut5_I4_O)        0.124    57.837 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=48, routed)          0.905    58.742    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124    58.866 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__2/O
                         net (fo=5, routed)           0.873    59.739    chiptop0/system/tlDM/dmOuter/dmiXbar/_dtm_io_dmi_resp_ready
    SLICE_X2Y25          LUT4 (Prop_lut4_I3_O)        0.124    59.863 r  chiptop0/system/tlDM/dmOuter/dmiXbar/cdc_reg[33]_i_2__0/O
                         net (fo=7, routed)           0.330    60.194    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/cdc_reg_reg[33]_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.124    60.318 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.569    61.887    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X10Y27         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.679   105.091    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[22]/C
                         clock pessimism              0.267   105.359    
                         clock uncertainty           -0.252   105.106    
    SLICE_X10Y27         FDRE (Setup_fdre_C_CE)      -0.169   104.937    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                        104.937    
                         arrival time                         -61.887    
  -------------------------------------------------------------------
                         slack                                 43.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiAccessChain/regs_20_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiAccessChain/regs_19_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.492%)  route 0.098ns (34.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.629     1.539    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_20_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  chiptop0/system/dtm/dmiAccessChain/regs_20_reg/Q
                         net (fo=2, routed)           0.098     1.778    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_32_reg[18]
    SLICE_X10Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.823 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_19_i_1/O
                         net (fo=1, routed)           0.000     1.823    chiptop0/system/dtm/dmiAccessChain/regs_19_reg_0
    SLICE_X10Y26         FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_19_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.901     2.056    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X10Y26         FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_19_reg/C
                         clock pessimism             -0.504     1.552    
    SLICE_X10Y26         FDRE (Hold_fdre_C_D)         0.120     1.672    chiptop0/system/dtm/dmiAccessChain/regs_19_reg
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiAccessChain/regs_26_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.660     1.570    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[25]/Q
                         net (fo=1, routed)           0.100     1.811    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_33_reg_0[23]
    SLICE_X2Y27          LUT5 (Prop_lut5_I0_O)        0.045     1.856 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_26_i_1/O
                         net (fo=1, routed)           0.000     1.856    chiptop0/system/dtm/dmiAccessChain/regs_26_reg_0
    SLICE_X2Y27          FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_26_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.934     2.089    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_26_reg/C
                         clock pessimism             -0.506     1.583    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.121     1.704    chiptop0/system/dtm/dmiAccessChain/regs_26_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiReqReg_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.610%)  route 0.104ns (42.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.659     1.569    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.710 r  chiptop0/system/dtm/dmiReqReg_data_reg[15]/Q
                         net (fo=1, routed)           0.104     1.814    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[29]_0[12]
    SLICE_X6Y27          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.933     2.088    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[15]/C
                         clock pessimism             -0.506     1.582    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.076     1.658    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiReqReg_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.587%)  route 0.108ns (43.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.659     1.569    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.710 r  chiptop0/system/dtm/dmiReqReg_data_reg[24]/Q
                         net (fo=1, routed)           0.108     1.818    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[29]_0[21]
    SLICE_X6Y27          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.933     2.088    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[24]/C
                         clock pessimism             -0.506     1.582    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.076     1.658    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiReqReg_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiAccessChain/regs_38_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.378%)  route 0.078ns (29.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.657     1.567    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  chiptop0/system/dtm/dmiReqReg_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141     1.708 r  chiptop0/system/dtm/dmiReqReg_addr_reg[4]/Q
                         net (fo=3, routed)           0.078     1.786    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_40_reg[4]
    SLICE_X5Y23          LUT4 (Prop_lut4_I0_O)        0.045     1.831 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_38_i_1/O
                         net (fo=1, routed)           0.000     1.831    chiptop0/system/dtm/dmiAccessChain/regs_38_reg_0
    SLICE_X5Y23          FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_38_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.931     2.086    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_38_reg/C
                         clock pessimism             -0.506     1.580    
    SLICE_X5Y23          FDRE (Hold_fdre_C_D)         0.091     1.671    chiptop0/system/dtm/dmiAccessChain/regs_38_reg
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiReqReg_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.693%)  route 0.112ns (44.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.659     1.569    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.710 r  chiptop0/system/dtm/dmiReqReg_data_reg[14]/Q
                         net (fo=1, routed)           0.112     1.822    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[29]_0[11]
    SLICE_X6Y27          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.933     2.088    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[14]/C
                         clock pessimism             -0.506     1.582    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.075     1.657    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiAccessChain/regs_23_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiAccessChain/regs_22_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.629     1.539    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X10Y26         FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_23_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  chiptop0/system/dtm/dmiAccessChain/regs_23_reg/Q
                         net (fo=2, routed)           0.061     1.764    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_32_reg[21]
    SLICE_X11Y26         LUT6 (Prop_lut6_I5_O)        0.045     1.809 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_22_i_1/O
                         net (fo=1, routed)           0.000     1.809    chiptop0/system/dtm/dmiAccessChain/regs_22_reg_0
    SLICE_X11Y26         FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_22_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.901     2.056    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_22_reg/C
                         clock pessimism             -0.504     1.552    
    SLICE_X11Y26         FDRE (Hold_fdre_C_D)         0.092     1.644    chiptop0/system/dtm/dmiAccessChain/regs_22_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/tapIO_idcodeChain/regs_4_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_idcodeChain/regs_3_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.660     1.570    chiptop0/system/dtm/tapIO_idcodeChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  chiptop0/system/dtm/tapIO_idcodeChain/regs_4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  chiptop0/system/dtm/tapIO_idcodeChain/regs_4_reg/Q
                         net (fo=1, routed)           0.113     1.824    chiptop0/system/dtm/tapIO_idcodeChain/regs_4
    SLICE_X0Y21          FDRE                                         r  chiptop0/system/dtm/tapIO_idcodeChain/regs_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.935     2.090    chiptop0/system/dtm/tapIO_idcodeChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  chiptop0/system/dtm/tapIO_idcodeChain/regs_3_reg/C
                         clock pessimism             -0.507     1.583    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.072     1.655    chiptop0/system/dtm/tapIO_idcodeChain/regs_3_reg
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/tapIO_idcodeChain/regs_10_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_idcodeChain/regs_9_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.660     1.570    chiptop0/system/dtm/tapIO_idcodeChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  chiptop0/system/dtm/tapIO_idcodeChain/regs_10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  chiptop0/system/dtm/tapIO_idcodeChain/regs_10_reg/Q
                         net (fo=1, routed)           0.113     1.824    chiptop0/system/dtm/tapIO_idcodeChain/regs_10
    SLICE_X4Y20          FDRE                                         r  chiptop0/system/dtm/tapIO_idcodeChain/regs_9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.935     2.090    chiptop0/system/dtm/tapIO_idcodeChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  chiptop0/system/dtm/tapIO_idcodeChain/regs_9_reg/C
                         clock pessimism             -0.507     1.583    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.072     1.655    chiptop0/system/dtm/tapIO_idcodeChain/regs_9_reg
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dtmInfoChain/regs_8_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dtmInfoChain/regs_7_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.192ns (66.421%)  route 0.097ns (33.579%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.658     1.568    chiptop0/system/dtm/dtmInfoChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  chiptop0/system/dtm/dtmInfoChain/regs_8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  chiptop0/system/dtm/dtmInfoChain/regs_8_reg/Q
                         net (fo=2, routed)           0.097     1.806    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_8
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.051     1.857 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_7_i_1__0/O
                         net (fo=1, routed)           0.000     1.857    chiptop0/system/dtm/dtmInfoChain/regs_70
    SLICE_X1Y23          FDRE                                         r  chiptop0/system/dtm/dtmInfoChain/regs_7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.932     2.087    chiptop0/system/dtm/dtmInfoChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  chiptop0/system/dtm/dtmInfoChain/regs_7_reg/C
                         clock pessimism             -0.506     1.581    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.107     1.688    chiptop0/system/dtm/dtmInfoChain/regs_7_reg
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         JTCK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { jtag_jtag_TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y19  jtag_jtag_TCK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X2Y23     chiptop0/system/dtm/busyReg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y25     chiptop0/system/dtm/dmiReqReg_addr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y25     chiptop0/system/dtm/dmiReqReg_addr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y23     chiptop0/system/dtm/dmiReqReg_addr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y23     chiptop0/system/dtm/dmiReqReg_addr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y23     chiptop0/system/dtm/dmiReqReg_addr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X6Y23     chiptop0/system/dtm/dmiReqReg_addr_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X6Y23     chiptop0/system/dtm/dmiReqReg_addr_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X6Y23     chiptop0/system/dtm/dmiReqReg_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X2Y23     chiptop0/system/dtm/busyReg_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X2Y23     chiptop0/system/dtm/busyReg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y25     chiptop0/system/dtm/dmiReqReg_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y25     chiptop0/system/dtm/dmiReqReg_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y25     chiptop0/system/dtm/dmiReqReg_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y25     chiptop0/system/dtm/dmiReqReg_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y23     chiptop0/system/dtm/dmiReqReg_addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y23     chiptop0/system/dtm/dmiReqReg_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y23     chiptop0/system/dtm/dmiReqReg_addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y23     chiptop0/system/dtm/dmiReqReg_addr_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X2Y23     chiptop0/system/dtm/busyReg_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X2Y23     chiptop0/system/dtm/busyReg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y25     chiptop0/system/dtm/dmiReqReg_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y25     chiptop0/system/dtm/dmiReqReg_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y25     chiptop0/system/dtm/dmiReqReg_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y25     chiptop0/system/dtm/dmiReqReg_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y23     chiptop0/system/dtm/dmiReqReg_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y23     chiptop0/system/dtm/dmiReqReg_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y23     chiptop0/system/dtm/dmiReqReg_addr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y23     chiptop0/system/dtm/dmiReqReg_addr_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X89Y78     fpga_power_on/power_on_reset_reg/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X89Y78     fpga_power_on/power_on_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X89Y78     fpga_power_on/power_on_reset_reg/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X89Y78     fpga_power_on/power_on_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X89Y78     fpga_power_on/power_on_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_harnessSysPLLNode
  To Clock:  clk_out1_harnessSysPLLNode

Setup :            0  Failing Endpoints,  Worst Slack        1.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_1_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        18.143ns  (logic 2.886ns (15.907%)  route 15.257ns (84.093%))
  Logic Levels:           13  (LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.815    -0.725    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/clk_out1
    SLICE_X29Y4          FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419    -0.306 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[1]/Q
                         net (fo=34, routed)          1.638     1.333    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/Q[0]
    SLICE_X51Y8          LUT3 (Prop_lut3_I2_O)        0.324     1.657 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/buf_replay_i_6/O
                         net (fo=19, routed)          1.370     3.026    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/_frontend_io_cpu_resp_bits_pc[0]
    SLICE_X68Y3          LUT5 (Prop_lut5_I0_O)        0.326     3.352 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[30]_i_3/O
                         net (fo=124, routed)         1.508     4.860    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/core/_ibuf_io_inst_0_bits_raw[1]
    SLICE_X59Y6          LUT4 (Prop_lut4_I2_O)        0.150     5.010 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4/O
                         net (fo=14, routed)          1.210     6.220    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I0_O)        0.326     6.546 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2/O
                         net (fo=2, routed)           0.501     7.047    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I1_O)        0.124     7.171 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_1/O
                         net (fo=57, routed)          1.595     8.766    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/nBufValid_reg_3
    SLICE_X51Y2          LUT2 (Prop_lut2_I1_O)        0.124     8.890 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11/O
                         net (fo=18, routed)          0.922     9.812    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11_n_0
    SLICE_X53Y4          LUT2 (Prop_lut2_I0_O)        0.124     9.936 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_13/O
                         net (fo=7, routed)           1.045    10.981    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_13_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.105 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_9/O
                         net (fo=5, routed)           0.736    11.841    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_9_n_0
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.118    11.959 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_4/O
                         net (fo=4, routed)           0.853    12.813    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_4_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I3_O)        0.326    13.139 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_11/O
                         net (fo=6, routed)           0.715    13.854    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/ex_ctrl_div_reg_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.124    13.978 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/ex_ctrl_div_i_3/O
                         net (fo=3, routed)           0.994    14.972    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_reg
    SLICE_X49Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.096 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_1/O
                         net (fo=48, routed)          0.730    15.826    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_8_0
    SLICE_X44Y8          LUT3 (Prop_lut3_I2_O)        0.153    15.979 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_1[61]_i_1/O
                         net (fo=62, routed)          1.440    17.419    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_1_reg[61]_0[0]
    SLICE_X31Y23         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_1_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.671    18.650    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/clk_out1
    SLICE_X31Y23         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_1_reg[58]/C
                         clock pessimism              0.568    19.218    
                         clock uncertainty           -0.122    19.096    
    SLICE_X31Y23         FDRE (Setup_fdre_C_CE)      -0.408    18.688    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_1_reg[58]
  -------------------------------------------------------------------
                         required time                         18.688    
                         arrival time                         -17.419    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_1_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        18.143ns  (logic 2.886ns (15.907%)  route 15.257ns (84.093%))
  Logic Levels:           13  (LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.815    -0.725    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/clk_out1
    SLICE_X29Y4          FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419    -0.306 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[1]/Q
                         net (fo=34, routed)          1.638     1.333    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/Q[0]
    SLICE_X51Y8          LUT3 (Prop_lut3_I2_O)        0.324     1.657 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/buf_replay_i_6/O
                         net (fo=19, routed)          1.370     3.026    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/_frontend_io_cpu_resp_bits_pc[0]
    SLICE_X68Y3          LUT5 (Prop_lut5_I0_O)        0.326     3.352 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[30]_i_3/O
                         net (fo=124, routed)         1.508     4.860    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/core/_ibuf_io_inst_0_bits_raw[1]
    SLICE_X59Y6          LUT4 (Prop_lut4_I2_O)        0.150     5.010 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4/O
                         net (fo=14, routed)          1.210     6.220    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I0_O)        0.326     6.546 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2/O
                         net (fo=2, routed)           0.501     7.047    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I1_O)        0.124     7.171 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_1/O
                         net (fo=57, routed)          1.595     8.766    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/nBufValid_reg_3
    SLICE_X51Y2          LUT2 (Prop_lut2_I1_O)        0.124     8.890 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11/O
                         net (fo=18, routed)          0.922     9.812    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11_n_0
    SLICE_X53Y4          LUT2 (Prop_lut2_I0_O)        0.124     9.936 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_13/O
                         net (fo=7, routed)           1.045    10.981    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_13_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.105 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_9/O
                         net (fo=5, routed)           0.736    11.841    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_9_n_0
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.118    11.959 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_4/O
                         net (fo=4, routed)           0.853    12.813    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_4_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I3_O)        0.326    13.139 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_11/O
                         net (fo=6, routed)           0.715    13.854    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/ex_ctrl_div_reg_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.124    13.978 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/ex_ctrl_div_i_3/O
                         net (fo=3, routed)           0.994    14.972    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_reg
    SLICE_X49Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.096 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_1/O
                         net (fo=48, routed)          0.730    15.826    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_8_0
    SLICE_X44Y8          LUT3 (Prop_lut3_I2_O)        0.153    15.979 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_1[61]_i_1/O
                         net (fo=62, routed)          1.440    17.419    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_1_reg[61]_0[0]
    SLICE_X31Y23         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_1_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.671    18.650    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/clk_out1
    SLICE_X31Y23         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_1_reg[59]/C
                         clock pessimism              0.568    19.218    
                         clock uncertainty           -0.122    19.096    
    SLICE_X31Y23         FDRE (Setup_fdre_C_CE)      -0.408    18.688    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_1_reg[59]
  -------------------------------------------------------------------
                         required time                         18.688    
                         arrival time                         -17.419    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        17.719ns  (logic 2.883ns (16.270%)  route 14.836ns (83.730%))
  Logic Levels:           13  (LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.815    -0.725    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/clk_out1
    SLICE_X29Y4          FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419    -0.306 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[1]/Q
                         net (fo=34, routed)          1.638     1.333    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/Q[0]
    SLICE_X51Y8          LUT3 (Prop_lut3_I2_O)        0.324     1.657 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/buf_replay_i_6/O
                         net (fo=19, routed)          1.370     3.026    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/_frontend_io_cpu_resp_bits_pc[0]
    SLICE_X68Y3          LUT5 (Prop_lut5_I0_O)        0.326     3.352 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[30]_i_3/O
                         net (fo=124, routed)         1.508     4.860    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/core/_ibuf_io_inst_0_bits_raw[1]
    SLICE_X59Y6          LUT4 (Prop_lut4_I2_O)        0.150     5.010 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4/O
                         net (fo=14, routed)          1.210     6.220    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I0_O)        0.326     6.546 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2/O
                         net (fo=2, routed)           0.501     7.047    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I1_O)        0.124     7.171 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_1/O
                         net (fo=57, routed)          1.595     8.766    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/nBufValid_reg_3
    SLICE_X51Y2          LUT2 (Prop_lut2_I1_O)        0.124     8.890 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11/O
                         net (fo=18, routed)          0.922     9.812    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11_n_0
    SLICE_X53Y4          LUT2 (Prop_lut2_I0_O)        0.124     9.936 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_13/O
                         net (fo=7, routed)           1.045    10.981    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_13_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.105 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_9/O
                         net (fo=5, routed)           0.736    11.841    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_9_n_0
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.118    11.959 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_4/O
                         net (fo=4, routed)           0.853    12.813    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_4_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I3_O)        0.326    13.139 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_11/O
                         net (fo=6, routed)           0.715    13.854    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/ex_ctrl_div_reg_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.124    13.978 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/ex_ctrl_div_i_3/O
                         net (fo=3, routed)           0.994    14.972    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_reg
    SLICE_X49Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.096 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_1/O
                         net (fo=48, routed)          0.808    15.904    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_8_0
    SLICE_X45Y8          LUT2 (Prop_lut2_I0_O)        0.150    16.054 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_0[61]_i_1/O
                         net (fo=32, routed)          0.941    16.995    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[30]_0
    SLICE_X38Y18         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.673    18.652    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/clk_out1
    SLICE_X38Y18         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[30]/C
                         clock pessimism              0.568    19.220    
                         clock uncertainty           -0.122    19.098    
    SLICE_X38Y18         FDRE (Setup_fdre_C_R)       -0.726    18.372    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[30]
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -16.995    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        17.719ns  (logic 2.883ns (16.270%)  route 14.836ns (83.730%))
  Logic Levels:           13  (LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.815    -0.725    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/clk_out1
    SLICE_X29Y4          FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419    -0.306 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[1]/Q
                         net (fo=34, routed)          1.638     1.333    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/Q[0]
    SLICE_X51Y8          LUT3 (Prop_lut3_I2_O)        0.324     1.657 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/buf_replay_i_6/O
                         net (fo=19, routed)          1.370     3.026    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/_frontend_io_cpu_resp_bits_pc[0]
    SLICE_X68Y3          LUT5 (Prop_lut5_I0_O)        0.326     3.352 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[30]_i_3/O
                         net (fo=124, routed)         1.508     4.860    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/core/_ibuf_io_inst_0_bits_raw[1]
    SLICE_X59Y6          LUT4 (Prop_lut4_I2_O)        0.150     5.010 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4/O
                         net (fo=14, routed)          1.210     6.220    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I0_O)        0.326     6.546 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2/O
                         net (fo=2, routed)           0.501     7.047    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I1_O)        0.124     7.171 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_1/O
                         net (fo=57, routed)          1.595     8.766    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/nBufValid_reg_3
    SLICE_X51Y2          LUT2 (Prop_lut2_I1_O)        0.124     8.890 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11/O
                         net (fo=18, routed)          0.922     9.812    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11_n_0
    SLICE_X53Y4          LUT2 (Prop_lut2_I0_O)        0.124     9.936 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_13/O
                         net (fo=7, routed)           1.045    10.981    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_13_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.105 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_9/O
                         net (fo=5, routed)           0.736    11.841    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_9_n_0
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.118    11.959 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_4/O
                         net (fo=4, routed)           0.853    12.813    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_4_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I3_O)        0.326    13.139 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_11/O
                         net (fo=6, routed)           0.715    13.854    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/ex_ctrl_div_reg_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.124    13.978 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/ex_ctrl_div_i_3/O
                         net (fo=3, routed)           0.994    14.972    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_reg
    SLICE_X49Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.096 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_1/O
                         net (fo=48, routed)          0.808    15.904    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_8_0
    SLICE_X45Y8          LUT2 (Prop_lut2_I0_O)        0.150    16.054 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_0[61]_i_1/O
                         net (fo=32, routed)          0.941    16.995    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[30]_0
    SLICE_X38Y18         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.673    18.652    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/clk_out1
    SLICE_X38Y18         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[36]/C
                         clock pessimism              0.568    19.220    
                         clock uncertainty           -0.122    19.098    
    SLICE_X38Y18         FDRE (Setup_fdre_C_R)       -0.726    18.372    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[36]
  -------------------------------------------------------------------
                         required time                         18.372    
                         arrival time                         -16.995    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        17.803ns  (logic 2.883ns (16.194%)  route 14.920ns (83.806%))
  Logic Levels:           13  (LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 18.647 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.815    -0.725    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/clk_out1
    SLICE_X29Y4          FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419    -0.306 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[1]/Q
                         net (fo=34, routed)          1.638     1.333    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/Q[0]
    SLICE_X51Y8          LUT3 (Prop_lut3_I2_O)        0.324     1.657 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/buf_replay_i_6/O
                         net (fo=19, routed)          1.370     3.026    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/_frontend_io_cpu_resp_bits_pc[0]
    SLICE_X68Y3          LUT5 (Prop_lut5_I0_O)        0.326     3.352 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[30]_i_3/O
                         net (fo=124, routed)         1.508     4.860    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/core/_ibuf_io_inst_0_bits_raw[1]
    SLICE_X59Y6          LUT4 (Prop_lut4_I2_O)        0.150     5.010 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4/O
                         net (fo=14, routed)          1.210     6.220    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I0_O)        0.326     6.546 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2/O
                         net (fo=2, routed)           0.501     7.047    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I1_O)        0.124     7.171 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_1/O
                         net (fo=57, routed)          1.595     8.766    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/nBufValid_reg_3
    SLICE_X51Y2          LUT2 (Prop_lut2_I1_O)        0.124     8.890 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11/O
                         net (fo=18, routed)          0.922     9.812    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11_n_0
    SLICE_X53Y4          LUT2 (Prop_lut2_I0_O)        0.124     9.936 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_13/O
                         net (fo=7, routed)           1.045    10.981    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_13_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.105 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_9/O
                         net (fo=5, routed)           0.736    11.841    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_9_n_0
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.118    11.959 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_4/O
                         net (fo=4, routed)           0.853    12.813    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_4_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I3_O)        0.326    13.139 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_11/O
                         net (fo=6, routed)           0.715    13.854    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/ex_ctrl_div_reg_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.124    13.978 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/ex_ctrl_div_i_3/O
                         net (fo=3, routed)           0.994    14.972    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_reg
    SLICE_X49Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.096 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_1/O
                         net (fo=48, routed)          0.808    15.904    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_8_0
    SLICE_X45Y8          LUT2 (Prop_lut2_I0_O)        0.150    16.054 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_0[61]_i_1/O
                         net (fo=32, routed)          1.024    17.078    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[30]_0
    SLICE_X36Y24         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.668    18.647    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/clk_out1
    SLICE_X36Y24         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[51]/C
                         clock pessimism              0.568    19.215    
                         clock uncertainty           -0.122    19.093    
    SLICE_X36Y24         FDRE (Setup_fdre_C_R)       -0.631    18.462    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[51]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                         -17.078    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        17.803ns  (logic 2.883ns (16.194%)  route 14.920ns (83.806%))
  Logic Levels:           13  (LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 18.647 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.815    -0.725    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/clk_out1
    SLICE_X29Y4          FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419    -0.306 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[1]/Q
                         net (fo=34, routed)          1.638     1.333    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/Q[0]
    SLICE_X51Y8          LUT3 (Prop_lut3_I2_O)        0.324     1.657 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/buf_replay_i_6/O
                         net (fo=19, routed)          1.370     3.026    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/_frontend_io_cpu_resp_bits_pc[0]
    SLICE_X68Y3          LUT5 (Prop_lut5_I0_O)        0.326     3.352 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[30]_i_3/O
                         net (fo=124, routed)         1.508     4.860    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/core/_ibuf_io_inst_0_bits_raw[1]
    SLICE_X59Y6          LUT4 (Prop_lut4_I2_O)        0.150     5.010 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4/O
                         net (fo=14, routed)          1.210     6.220    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I0_O)        0.326     6.546 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2/O
                         net (fo=2, routed)           0.501     7.047    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I1_O)        0.124     7.171 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_1/O
                         net (fo=57, routed)          1.595     8.766    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/nBufValid_reg_3
    SLICE_X51Y2          LUT2 (Prop_lut2_I1_O)        0.124     8.890 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11/O
                         net (fo=18, routed)          0.922     9.812    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11_n_0
    SLICE_X53Y4          LUT2 (Prop_lut2_I0_O)        0.124     9.936 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_13/O
                         net (fo=7, routed)           1.045    10.981    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_13_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.105 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_9/O
                         net (fo=5, routed)           0.736    11.841    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_9_n_0
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.118    11.959 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_4/O
                         net (fo=4, routed)           0.853    12.813    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_4_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I3_O)        0.326    13.139 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_11/O
                         net (fo=6, routed)           0.715    13.854    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/ex_ctrl_div_reg_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.124    13.978 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/ex_ctrl_div_i_3/O
                         net (fo=3, routed)           0.994    14.972    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_reg
    SLICE_X49Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.096 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_1/O
                         net (fo=48, routed)          0.808    15.904    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_8_0
    SLICE_X45Y8          LUT2 (Prop_lut2_I0_O)        0.150    16.054 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_0[61]_i_1/O
                         net (fo=32, routed)          1.024    17.078    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[30]_0
    SLICE_X36Y24         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.668    18.647    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/clk_out1
    SLICE_X36Y24         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[53]/C
                         clock pessimism              0.568    19.215    
                         clock uncertainty           -0.122    19.093    
    SLICE_X36Y24         FDRE (Setup_fdre_C_R)       -0.631    18.462    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[53]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                         -17.078    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        17.710ns  (logic 2.883ns (16.279%)  route 14.827ns (83.721%))
  Logic Levels:           13  (LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 18.651 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.815    -0.725    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/clk_out1
    SLICE_X29Y4          FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419    -0.306 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[1]/Q
                         net (fo=34, routed)          1.638     1.333    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/Q[0]
    SLICE_X51Y8          LUT3 (Prop_lut3_I2_O)        0.324     1.657 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/buf_replay_i_6/O
                         net (fo=19, routed)          1.370     3.026    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/_frontend_io_cpu_resp_bits_pc[0]
    SLICE_X68Y3          LUT5 (Prop_lut5_I0_O)        0.326     3.352 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[30]_i_3/O
                         net (fo=124, routed)         1.508     4.860    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/core/_ibuf_io_inst_0_bits_raw[1]
    SLICE_X59Y6          LUT4 (Prop_lut4_I2_O)        0.150     5.010 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4/O
                         net (fo=14, routed)          1.210     6.220    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I0_O)        0.326     6.546 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2/O
                         net (fo=2, routed)           0.501     7.047    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I1_O)        0.124     7.171 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_1/O
                         net (fo=57, routed)          1.595     8.766    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/nBufValid_reg_3
    SLICE_X51Y2          LUT2 (Prop_lut2_I1_O)        0.124     8.890 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11/O
                         net (fo=18, routed)          0.922     9.812    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11_n_0
    SLICE_X53Y4          LUT2 (Prop_lut2_I0_O)        0.124     9.936 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_13/O
                         net (fo=7, routed)           1.045    10.981    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_13_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.105 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_9/O
                         net (fo=5, routed)           0.736    11.841    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_9_n_0
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.118    11.959 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_4/O
                         net (fo=4, routed)           0.853    12.813    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_4_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I3_O)        0.326    13.139 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_11/O
                         net (fo=6, routed)           0.715    13.854    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/ex_ctrl_div_reg_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.124    13.978 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/ex_ctrl_div_i_3/O
                         net (fo=3, routed)           0.994    14.972    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_reg
    SLICE_X49Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.096 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_1/O
                         net (fo=48, routed)          0.808    15.904    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_8_0
    SLICE_X45Y8          LUT2 (Prop_lut2_I0_O)        0.150    16.054 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_0[61]_i_1/O
                         net (fo=32, routed)          0.932    16.986    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[30]_0
    SLICE_X38Y20         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.672    18.651    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/clk_out1
    SLICE_X38Y20         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[34]/C
                         clock pessimism              0.568    19.219    
                         clock uncertainty           -0.122    19.097    
    SLICE_X38Y20         FDRE (Setup_fdre_C_R)       -0.726    18.371    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[34]
  -------------------------------------------------------------------
                         required time                         18.371    
                         arrival time                         -16.986    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        17.710ns  (logic 2.883ns (16.279%)  route 14.827ns (83.721%))
  Logic Levels:           13  (LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 18.651 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.815    -0.725    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/clk_out1
    SLICE_X29Y4          FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419    -0.306 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[1]/Q
                         net (fo=34, routed)          1.638     1.333    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/Q[0]
    SLICE_X51Y8          LUT3 (Prop_lut3_I2_O)        0.324     1.657 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/buf_replay_i_6/O
                         net (fo=19, routed)          1.370     3.026    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/_frontend_io_cpu_resp_bits_pc[0]
    SLICE_X68Y3          LUT5 (Prop_lut5_I0_O)        0.326     3.352 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[30]_i_3/O
                         net (fo=124, routed)         1.508     4.860    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/core/_ibuf_io_inst_0_bits_raw[1]
    SLICE_X59Y6          LUT4 (Prop_lut4_I2_O)        0.150     5.010 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4/O
                         net (fo=14, routed)          1.210     6.220    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I0_O)        0.326     6.546 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2/O
                         net (fo=2, routed)           0.501     7.047    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I1_O)        0.124     7.171 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_1/O
                         net (fo=57, routed)          1.595     8.766    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/nBufValid_reg_3
    SLICE_X51Y2          LUT2 (Prop_lut2_I1_O)        0.124     8.890 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11/O
                         net (fo=18, routed)          0.922     9.812    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11_n_0
    SLICE_X53Y4          LUT2 (Prop_lut2_I0_O)        0.124     9.936 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_13/O
                         net (fo=7, routed)           1.045    10.981    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_13_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.105 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_9/O
                         net (fo=5, routed)           0.736    11.841    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_9_n_0
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.118    11.959 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_4/O
                         net (fo=4, routed)           0.853    12.813    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_4_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I3_O)        0.326    13.139 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_11/O
                         net (fo=6, routed)           0.715    13.854    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/ex_ctrl_div_reg_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.124    13.978 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/ex_ctrl_div_i_3/O
                         net (fo=3, routed)           0.994    14.972    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_reg
    SLICE_X49Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.096 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_1/O
                         net (fo=48, routed)          0.808    15.904    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_8_0
    SLICE_X45Y8          LUT2 (Prop_lut2_I0_O)        0.150    16.054 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_0[61]_i_1/O
                         net (fo=32, routed)          0.932    16.986    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[30]_0
    SLICE_X38Y20         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.672    18.651    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/clk_out1
    SLICE_X38Y20         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[39]/C
                         clock pessimism              0.568    19.219    
                         clock uncertainty           -0.122    19.097    
    SLICE_X38Y20         FDRE (Setup_fdre_C_R)       -0.726    18.371    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[39]
  -------------------------------------------------------------------
                         required time                         18.371    
                         arrival time                         -16.986    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        17.710ns  (logic 2.883ns (16.279%)  route 14.827ns (83.721%))
  Logic Levels:           13  (LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 18.651 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.815    -0.725    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/clk_out1
    SLICE_X29Y4          FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419    -0.306 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[1]/Q
                         net (fo=34, routed)          1.638     1.333    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/Q[0]
    SLICE_X51Y8          LUT3 (Prop_lut3_I2_O)        0.324     1.657 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/buf_replay_i_6/O
                         net (fo=19, routed)          1.370     3.026    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/_frontend_io_cpu_resp_bits_pc[0]
    SLICE_X68Y3          LUT5 (Prop_lut5_I0_O)        0.326     3.352 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[30]_i_3/O
                         net (fo=124, routed)         1.508     4.860    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/core/_ibuf_io_inst_0_bits_raw[1]
    SLICE_X59Y6          LUT4 (Prop_lut4_I2_O)        0.150     5.010 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4/O
                         net (fo=14, routed)          1.210     6.220    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I0_O)        0.326     6.546 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2/O
                         net (fo=2, routed)           0.501     7.047    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I1_O)        0.124     7.171 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_1/O
                         net (fo=57, routed)          1.595     8.766    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/nBufValid_reg_3
    SLICE_X51Y2          LUT2 (Prop_lut2_I1_O)        0.124     8.890 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11/O
                         net (fo=18, routed)          0.922     9.812    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11_n_0
    SLICE_X53Y4          LUT2 (Prop_lut2_I0_O)        0.124     9.936 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_13/O
                         net (fo=7, routed)           1.045    10.981    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_13_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.105 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_9/O
                         net (fo=5, routed)           0.736    11.841    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_9_n_0
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.118    11.959 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_4/O
                         net (fo=4, routed)           0.853    12.813    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_4_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I3_O)        0.326    13.139 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_11/O
                         net (fo=6, routed)           0.715    13.854    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/ex_ctrl_div_reg_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.124    13.978 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/ex_ctrl_div_i_3/O
                         net (fo=3, routed)           0.994    14.972    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_reg
    SLICE_X49Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.096 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_1/O
                         net (fo=48, routed)          0.808    15.904    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_8_0
    SLICE_X45Y8          LUT2 (Prop_lut2_I0_O)        0.150    16.054 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_0[61]_i_1/O
                         net (fo=32, routed)          0.932    16.986    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[30]_0
    SLICE_X38Y20         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.672    18.651    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/clk_out1
    SLICE_X38Y20         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[40]/C
                         clock pessimism              0.568    19.219    
                         clock uncertainty           -0.122    19.097    
    SLICE_X38Y20         FDRE (Setup_fdre_C_R)       -0.726    18.371    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[40]
  -------------------------------------------------------------------
                         required time                         18.371    
                         arrival time                         -16.986    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        17.710ns  (logic 2.883ns (16.279%)  route 14.827ns (83.721%))
  Logic Levels:           13  (LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 18.651 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.815    -0.725    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/clk_out1
    SLICE_X29Y4          FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419    -0.306 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/s2_pc_reg[1]/Q
                         net (fo=34, routed)          1.638     1.333    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/Q[0]
    SLICE_X51Y8          LUT3 (Prop_lut3_I2_O)        0.324     1.657 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/buf_replay_i_6/O
                         net (fo=19, routed)          1.370     3.026    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/_frontend_io_cpu_resp_bits_pc[0]
    SLICE_X68Y3          LUT5 (Prop_lut5_I0_O)        0.326     3.352 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[30]_i_3/O
                         net (fo=124, routed)         1.508     4.860    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/core/_ibuf_io_inst_0_bits_raw[1]
    SLICE_X59Y6          LUT4 (Prop_lut4_I2_O)        0.150     5.010 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4/O
                         net (fo=14, routed)          1.210     6.220    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[16]_i_4_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I0_O)        0.326     6.546 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2/O
                         net (fo=2, routed)           0.501     7.047    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_2_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I1_O)        0.124     7.171 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_inst[29]_i_1/O
                         net (fo=57, routed)          1.595     8.766    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/nBufValid_reg_3
    SLICE_X51Y2          LUT2 (Prop_lut2_I1_O)        0.124     8.890 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11/O
                         net (fo=18, routed)          0.922     9.812    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_11_n_0
    SLICE_X53Y4          LUT2 (Prop_lut2_I0_O)        0.124     9.936 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_13/O
                         net (fo=7, routed)           1.045    10.981    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_alu_fn[1]_i_13_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.105 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_9/O
                         net (fo=5, routed)           0.736    11.841    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_9_n_0
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.118    11.959 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_4/O
                         net (fo=4, routed)           0.853    12.813    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_4_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I3_O)        0.326    13.139 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_11/O
                         net (fo=6, routed)           0.715    13.854    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/ex_ctrl_div_reg_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.124    13.978 f  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/ex_ctrl_div_i_3/O
                         net (fo=3, routed)           0.994    14.972    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_reg
    SLICE_X49Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.096 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_1/O
                         net (fo=48, routed)          0.808    15.904    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_div_i_8_0
    SLICE_X45Y8          LUT2 (Prop_lut2_I0_O)        0.150    16.054 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_0[61]_i_1/O
                         net (fo=32, routed)          0.932    16.986    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[30]_0
    SLICE_X38Y20         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[41]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.672    18.651    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/clk_out1
    SLICE_X38Y20         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[41]/C
                         clock pessimism              0.568    19.219    
                         clock uncertainty           -0.122    19.097    
    SLICE_X38Y20         FDRE (Setup_fdre_C_R)       -0.726    18.371    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_rs_msb_0_reg[41]
  -------------------------------------------------------------------
                         required time                         18.371    
                         arrival time                         -16.986    
  -------------------------------------------------------------------
                         slack                                  1.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/enq_ptr_value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.624    -0.540    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/clk_out1
    SLICE_X39Y28         FDRE                                         r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/enq_ptr_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/enq_ptr_value_reg/Q
                         net (fo=63, routed)          0.217    -0.181    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/ADDRD0
    SLICE_X38Y28         RAMD32                                       r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.898    -0.775    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/WCLK
    SLICE_X38Y28         RAMD32                                       r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMA/CLK
                         clock pessimism              0.249    -0.527    
    SLICE_X38Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.217    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMA
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/enq_ptr_value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.624    -0.540    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/clk_out1
    SLICE_X39Y28         FDRE                                         r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/enq_ptr_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/enq_ptr_value_reg/Q
                         net (fo=63, routed)          0.217    -0.181    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/ADDRD0
    SLICE_X38Y28         RAMD32                                       r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.898    -0.775    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/WCLK
    SLICE_X38Y28         RAMD32                                       r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMA_D1/CLK
                         clock pessimism              0.249    -0.527    
    SLICE_X38Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.217    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/enq_ptr_value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.624    -0.540    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/clk_out1
    SLICE_X39Y28         FDRE                                         r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/enq_ptr_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/enq_ptr_value_reg/Q
                         net (fo=63, routed)          0.217    -0.181    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/ADDRD0
    SLICE_X38Y28         RAMD32                                       r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.898    -0.775    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/WCLK
    SLICE_X38Y28         RAMD32                                       r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMB/CLK
                         clock pessimism              0.249    -0.527    
    SLICE_X38Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.217    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMB
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/enq_ptr_value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.624    -0.540    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/clk_out1
    SLICE_X39Y28         FDRE                                         r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/enq_ptr_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/enq_ptr_value_reg/Q
                         net (fo=63, routed)          0.217    -0.181    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/ADDRD0
    SLICE_X38Y28         RAMD32                                       r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.898    -0.775    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/WCLK
    SLICE_X38Y28         RAMD32                                       r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMB_D1/CLK
                         clock pessimism              0.249    -0.527    
    SLICE_X38Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.217    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/enq_ptr_value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.624    -0.540    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/clk_out1
    SLICE_X39Y28         FDRE                                         r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/enq_ptr_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/enq_ptr_value_reg/Q
                         net (fo=63, routed)          0.217    -0.181    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/ADDRD0
    SLICE_X38Y28         RAMD32                                       r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.898    -0.775    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/WCLK
    SLICE_X38Y28         RAMD32                                       r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMC/CLK
                         clock pessimism              0.249    -0.527    
    SLICE_X38Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.217    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMC
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/enq_ptr_value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.624    -0.540    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/clk_out1
    SLICE_X39Y28         FDRE                                         r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/enq_ptr_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/enq_ptr_value_reg/Q
                         net (fo=63, routed)          0.217    -0.181    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/ADDRD0
    SLICE_X38Y28         RAMD32                                       r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.898    -0.775    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/WCLK
    SLICE_X38Y28         RAMD32                                       r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMC_D1/CLK
                         clock pessimism              0.249    -0.527    
    SLICE_X38Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.217    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/enq_ptr_value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.624    -0.540    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/clk_out1
    SLICE_X39Y28         FDRE                                         r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/enq_ptr_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/enq_ptr_value_reg/Q
                         net (fo=63, routed)          0.217    -0.181    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/ADDRD0
    SLICE_X38Y28         RAMS32                                       r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.898    -0.775    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/WCLK
    SLICE_X38Y28         RAMS32                                       r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMD/CLK
                         clock pessimism              0.249    -0.527    
    SLICE_X38Y28         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.217    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMD
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/enq_ptr_value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.624    -0.540    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/clk_out1
    SLICE_X39Y28         FDRE                                         r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/enq_ptr_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/enq_ptr_value_reg/Q
                         net (fo=63, routed)          0.217    -0.181    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/ADDRD0
    SLICE_X38Y28         RAMS32                                       r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.898    -0.775    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/WCLK
    SLICE_X38Y28         RAMS32                                       r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMD_D1/CLK
                         clock pessimism              0.249    -0.527    
    SLICE_X38Y28         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.217    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg_0_1_30_35/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 chiptop0/system/uartClockDomainWrapper/uart_0/rxq/enq_ptr_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/uartClockDomainWrapper/uart_0/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.566    -0.598    chiptop0/system/uartClockDomainWrapper/uart_0/rxq/clk_out1
    SLICE_X35Y65         FDRE                                         r  chiptop0/system/uartClockDomainWrapper/uart_0/rxq/enq_ptr_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  chiptop0/system/uartClockDomainWrapper/uart_0/rxq/enq_ptr_value_reg[0]/Q
                         net (fo=20, routed)          0.218    -0.239    chiptop0/system/uartClockDomainWrapper/uart_0/rxq/ram_ext/Memory_reg_0_7_0_5/ADDRD0
    SLICE_X34Y65         RAMD32                                       r  chiptop0/system/uartClockDomainWrapper/uart_0/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.835    -0.838    chiptop0/system/uartClockDomainWrapper/uart_0/rxq/ram_ext/Memory_reg_0_7_0_5/WCLK
    SLICE_X34Y65         RAMD32                                       r  chiptop0/system/uartClockDomainWrapper/uart_0/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.253    -0.585    
    SLICE_X34Y65         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.275    chiptop0/system/uartClockDomainWrapper/uart_0/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 chiptop0/system/uartClockDomainWrapper/uart_0/rxq/enq_ptr_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/uartClockDomainWrapper/uart_0/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.566    -0.598    chiptop0/system/uartClockDomainWrapper/uart_0/rxq/clk_out1
    SLICE_X35Y65         FDRE                                         r  chiptop0/system/uartClockDomainWrapper/uart_0/rxq/enq_ptr_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  chiptop0/system/uartClockDomainWrapper/uart_0/rxq/enq_ptr_value_reg[0]/Q
                         net (fo=20, routed)          0.218    -0.239    chiptop0/system/uartClockDomainWrapper/uart_0/rxq/ram_ext/Memory_reg_0_7_0_5/ADDRD0
    SLICE_X34Y65         RAMD32                                       r  chiptop0/system/uartClockDomainWrapper/uart_0/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.835    -0.838    chiptop0/system/uartClockDomainWrapper/uart_0/rxq/ram_ext/Memory_reg_0_7_0_5/WCLK
    SLICE_X34Y65         RAMD32                                       r  chiptop0/system/uartClockDomainWrapper/uart_0/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.253    -0.585    
    SLICE_X34Y65         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.275    chiptop0/system/uartClockDomainWrapper/uart_0/rxq/ram_ext/Memory_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_harnessSysPLLNode
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y2      chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y4      chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y3      chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y6      chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y4      chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y5      chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y7      chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y5      chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y6      chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0/tag_array_0_ext/mem_0_0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y6      chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0/tag_array_0_ext/mem_0_0/ram_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y27     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y27     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y27     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y27     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y27     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y27     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y27     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y27     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y27     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y27     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y27     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y27     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y27     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y27     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y27     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y27     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y27     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y27     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y27     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y27     chiptop0/system/TLBroadcastTracker/o_data/ram_ext/Memory_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_harnessSysPLLNode
  To Clock:  clk_out2_harnessSysPLLNode

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_harnessSysPLLNode
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.000       3.845      BUFGCTRL_X0Y18   harnessSysPLLNode/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.000       4.751      MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         6.000       4.751      PLLE2_ADV_X1Y1   mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.000       46.633     PLLE2_ADV_X1Y1   mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.000       207.360    MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.500         3.000       1.500      PLLE2_ADV_X1Y1   mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.500         3.000       1.500      PLLE2_ADV_X1Y1   mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.500         3.000       1.500      PLLE2_ADV_X1Y1   mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.500         3.000       1.500      PLLE2_ADV_X1Y1   mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  freq_refclk
  To Clock:  freq_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freq_refclk
Waveform(ns):       { 0.000 0.750 }
Period(ns):         1.500
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.500       0.250      PHASER_OUT_PHY_X1Y4  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.500       0.250      PHASER_OUT_PHY_X1Y5  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.500       0.250      PHASER_OUT_PHY_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.500       0.250      PHASER_OUT_PHY_X1Y7  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT0          n/a            1.249         1.500       0.251      PLLE2_ADV_X1Y1       mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
Min Period        n/a     PHASER_REF/CLKIN           n/a            1.249         1.500       0.251      PHASER_REF_X1Y1      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.500       1.000      PHASER_OUT_PHY_X1Y4  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.500       1.000      PHASER_OUT_PHY_X1Y5  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.500       1.000      PHASER_OUT_PHY_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.500       1.000      PHASER_OUT_PHY_X1Y7  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_REF/CLKIN           n/a            2.501         1.500       1.001      PHASER_REF_X1Y1      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PLLE2_ADV/CLKOUT0          n/a            160.000       1.500       158.500    PLLE2_ADV_X1Y1       mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
Low Pulse Width   Slow    PHASER_REF/CLKIN           n/a            0.562         0.750       0.188      PHASER_REF_X1Y1      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Low Pulse Width   Fast    PHASER_REF/CLKIN           n/a            0.562         0.750       0.188      PHASER_REF_X1Y1      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.750       0.187      PHASER_OUT_PHY_X1Y4  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.750       0.187      PHASER_OUT_PHY_X1Y4  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.750       0.187      PHASER_OUT_PHY_X1Y5  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.750       0.187      PHASER_OUT_PHY_X1Y5  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.750       0.187      PHASER_IN_PHY_X1Y6   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.750       0.187      PHASER_IN_PHY_X1Y6   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.750       0.187      PHASER_OUT_PHY_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.750       0.187      PHASER_OUT_PHY_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.750       0.187      PHASER_IN_PHY_X1Y7   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.750       0.187      PHASER_IN_PHY_X1Y7   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y76  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y76  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y77  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y77  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y78  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y78  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y79  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y79  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y80  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y80  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv
  To Clock:  iserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        9.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.957ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv rise@12.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.970ns = ( 12.970 - 12.000 ) 
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.484 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.657 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     2.107    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.532 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     3.061    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.807 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.970 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.970    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.657    
                         clock uncertainty           -0.068    13.588    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.571    13.017    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  9.957    

Slack (MET) :             9.958ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv rise@12.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.970ns = ( 12.970 - 12.000 ) 
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.484 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.657 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     2.107    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.532 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     3.060    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.807 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.970 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.970    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.657    
                         clock uncertainty           -0.068    13.588    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.571    13.017    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                  9.958    

Slack (MET) :             9.958ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv rise@12.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.970ns = ( 12.970 - 12.000 ) 
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.484 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.657 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     2.107    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     2.532 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     3.060    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.807 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.970 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.970    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.657    
                         clock uncertainty           -0.068    13.588    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.571    13.017    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                  9.958    

Slack (MET) :             9.958ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv rise@12.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.970ns = ( 12.970 - 12.000 ) 
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.484 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.657 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     2.107    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.532 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     3.060    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.807 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.970 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.970    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.657    
                         clock uncertainty           -0.068    13.588    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.571    13.017    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                  9.958    

Slack (MET) :             10.006ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv rise@12.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.970ns = ( 12.970 - 12.000 ) 
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.484 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.657 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     2.105    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y77         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y77         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.530 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     3.059    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.807 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.970 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.970    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.657    
                         clock uncertainty           -0.068    13.588    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.524    13.064    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.064    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                 10.006    

Slack (MET) :             10.007ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv rise@12.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.970ns = ( 12.970 - 12.000 ) 
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.484 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.657 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     2.105    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y77         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y77         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.530 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     3.058    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.807 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.970 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.970    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.657    
                         clock uncertainty           -0.068    13.588    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                     -0.524    13.064    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.064    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                 10.007    

Slack (MET) :             10.007ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv rise@12.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.970ns = ( 12.970 - 12.000 ) 
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.484 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.657 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     2.105    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y77         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y77         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     2.530 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     3.058    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.807 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.970 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.970    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.657    
                         clock uncertainty           -0.068    13.588    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D2[1])
                                                     -0.524    13.064    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.064    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                 10.007    

Slack (MET) :             10.007ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv rise@12.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.970ns = ( 12.970 - 12.000 ) 
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.484 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.657 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     2.105    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y77         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y77         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.530 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     3.058    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.807 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.970 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.970    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.657    
                         clock uncertainty           -0.068    13.588    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D2[2])
                                                     -0.524    13.064    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.064    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                 10.007    

Slack (MET) :             10.009ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv rise@12.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.970ns = ( 12.970 - 12.000 ) 
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.484 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.657 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     2.105    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y78         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.530 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     3.059    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d3[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.807 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.970 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.970    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.657    
                         clock uncertainty           -0.068    13.588    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.521    13.067    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.067    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                 10.009    

Slack (MET) :             10.010ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv rise@12.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.970ns = ( 12.970 - 12.000 ) 
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.484 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.657 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     2.105    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y78         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.530 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     3.058    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d3[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.807 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.970 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.970    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.657    
                         clock uncertainty           -0.068    13.588    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D3[0])
                                                     -0.521    13.067    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.067    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                 10.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    1.095ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.005 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.095 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     1.153 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     1.153    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_wr_enable
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.568    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.908 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.908    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.095    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     1.082    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.005 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.095 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     1.252    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.382 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.592    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.568    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.908 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.908    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.095    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     1.059    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.005 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.095 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     1.252    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.382 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     1.592    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.568    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.908 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.908    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.095    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     1.059    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.005 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.095 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     1.252    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.382 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     1.593    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.568    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.908 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.908    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.095    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     1.059    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.005 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.095 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     1.252    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.382 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     1.593    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.568    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.908 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.908    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.095    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     1.059    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.005 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.095 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     1.250    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.380 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.590    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.568    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.908 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.908    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.095    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     1.049    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.005 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.095 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     1.250    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.380 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     1.590    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.568    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.908 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.908    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.095    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     1.049    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.005 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.095 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     1.250    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.380 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     1.591    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.568    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.908 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.908    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.095    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     1.049    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.005 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.095 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     1.250    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.380 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     1.591    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.568    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.908 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.908    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.095    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[3])
                                                     -0.046     1.049    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.005 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.095 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.154     1.249    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y79         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y79         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.379 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.589    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d4[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.568    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.908 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.908    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.095    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     1.047    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.542    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         12.000      7.000      IN_FIFO_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y76  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y77  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y78  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y79  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y80  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y83  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y84  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y85  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y88  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y88  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y89  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y89  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y90  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y90  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y91  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y91  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y92  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y92  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_1
  To Clock:  iserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        9.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.940ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_1 rise@12.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 12.960 - 12.000 ) 
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.474 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.647 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     2.114    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y88         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y88         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.539 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     3.068    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[3]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    11.173    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.797 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.960 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.960    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.647    
                         clock uncertainty           -0.068    13.578    
    IN_FIFO_X1Y7         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.571    13.007    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.007    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                  9.940    

Slack (MET) :             9.941ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_1 rise@12.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 12.960 - 12.000 ) 
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.474 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.647 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     2.114    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y88         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y88         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.539 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     3.067    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[0]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    11.173    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.797 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.960 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.960    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.647    
                         clock uncertainty           -0.068    13.578    
    IN_FIFO_X1Y7         IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.571    13.007    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.007    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                  9.941    

Slack (MET) :             9.941ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_1 rise@12.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 12.960 - 12.000 ) 
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.474 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.647 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     2.114    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y88         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y88         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     2.539 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     3.067    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[1]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    11.173    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.797 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.960 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.960    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.647    
                         clock uncertainty           -0.068    13.578    
    IN_FIFO_X1Y7         IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.571    13.007    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.007    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                  9.941    

Slack (MET) :             9.941ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_1 rise@12.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 12.960 - 12.000 ) 
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.474 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.647 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     2.114    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y88         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y88         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.539 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     3.067    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[2]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    11.173    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.797 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.960 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.960    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.647    
                         clock uncertainty           -0.068    13.578    
    IN_FIFO_X1Y7         IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.571    13.007    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.007    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                  9.941    

Slack (MET) :             9.989ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_1 rise@12.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 12.960 - 12.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.474 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.647 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.465     2.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y89         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y89         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.537 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     3.066    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d2[3]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    11.173    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.797 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.960 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.960    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.647    
                         clock uncertainty           -0.068    13.578    
    IN_FIFO_X1Y7         IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.524    13.054    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.054    
                         arrival time                          -3.066    
  -------------------------------------------------------------------
                         slack                                  9.989    

Slack (MET) :             9.990ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_1 rise@12.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 12.960 - 12.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.474 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.647 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.465     2.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y89         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y89         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.537 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     3.065    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d2[0]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    11.173    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.797 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.960 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.960    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.647    
                         clock uncertainty           -0.068    13.578    
    IN_FIFO_X1Y7         IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                     -0.524    13.054    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.054    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                  9.990    

Slack (MET) :             9.990ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_1 rise@12.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 12.960 - 12.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.474 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.647 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.465     2.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y89         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y89         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     2.537 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     3.065    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d2[1]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    11.173    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.797 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.960 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.960    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.647    
                         clock uncertainty           -0.068    13.578    
    IN_FIFO_X1Y7         IN_FIFO (Setup_in_fifo_WRCLK_D2[1])
                                                     -0.524    13.054    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.054    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                  9.990    

Slack (MET) :             9.990ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_1 rise@12.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 12.960 - 12.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.474 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.647 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.465     2.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y89         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y89         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.537 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     3.065    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d2[2]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    11.173    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.797 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.960 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.960    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.647    
                         clock uncertainty           -0.068    13.578    
    IN_FIFO_X1Y7         IN_FIFO (Setup_in_fifo_WRCLK_D2[2])
                                                     -0.524    13.054    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.054    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                  9.990    

Slack (MET) :             9.992ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_1 rise@12.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 12.960 - 12.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.474 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.647 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.465     2.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y90         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y90         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.537 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     3.066    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d3[3]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    11.173    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.797 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.960 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.960    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.647    
                         clock uncertainty           -0.068    13.578    
    IN_FIFO_X1Y7         IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.521    13.057    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.057    
                         arrival time                          -3.066    
  -------------------------------------------------------------------
                         slack                                  9.992    

Slack (MET) :             9.993ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_1 rise@12.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 12.960 - 12.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.474 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.647 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.465     2.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y90         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y90         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.537 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     3.065    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d3[0]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    11.173    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.797 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.960 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.960    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.686    13.647    
                         clock uncertainty           -0.068    13.578    
    IN_FIFO_X1Y7         IN_FIFO (Setup_in_fifo_WRCLK_D3[0])
                                                     -0.521    13.057    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.057    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                  9.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.357    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     0.999 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.089 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     1.147 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     1.147    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_wr_enable
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.574    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.902 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.089    
    IN_FIFO_X1Y7         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     1.076    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.357    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     0.999 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.089 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     1.251    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y95         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y95         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.381 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.591    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[0]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.574    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.902 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.089    
    IN_FIFO_X1Y7         IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     1.053    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.357    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     0.999 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.089 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     1.251    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y95         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y95         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.381 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     1.591    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[1]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.574    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.902 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.089    
    IN_FIFO_X1Y7         IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     1.053    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.357    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     0.999 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.089 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     1.251    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y95         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y95         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.381 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     1.592    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[2]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.574    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.902 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.089    
    IN_FIFO_X1Y7         IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     1.053    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.357    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     0.999 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.089 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     1.251    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y95         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y95         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.381 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     1.592    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[3]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.574    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.902 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.089    
    IN_FIFO_X1Y7         IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     1.053    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.357    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     0.999 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.089 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     1.249    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y92         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y92         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.379 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.589    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[0]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.574    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.902 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.089    
    IN_FIFO_X1Y7         IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     1.043    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.357    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     0.999 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.089 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     1.249    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y92         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y92         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.379 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     1.589    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[1]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.574    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.902 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.089    
    IN_FIFO_X1Y7         IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     1.043    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.357    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     0.999 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.089 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     1.249    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y92         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y92         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.379 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     1.590    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[2]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.574    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.902 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.089    
    IN_FIFO_X1Y7         IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     1.043    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.357    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     0.999 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.089 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     1.249    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y92         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y92         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.379 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     1.590    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[3]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.574    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.902 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.089    
    IN_FIFO_X1Y7         IN_FIFO (Hold_in_fifo_WRCLK_D5[3])
                                                     -0.046     1.043    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.357    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     0.999 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.089 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     1.248    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y91         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y91         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.378 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.588    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d4[0]
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.574    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.902 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.089    
    IN_FIFO_X1Y7         IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     1.041    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.547    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_1
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         12.000      7.000      IN_FIFO_X1Y7  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y88  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y89  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y90  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y91  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y92  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y95  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y96  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y97  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y7  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y7  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y7  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y7  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_refclk
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (mem_refclk rise@3.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.622ns (56.908%)  route 0.471ns (43.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 2.196 - 3.000 ) 
    Source Clock Delay      (SCD):    -0.165ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.621    -0.165    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y1     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.622     0.457 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.471     0.928    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     5.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -1.751 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.112    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.021 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     1.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.589     2.196    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.639     2.835    
                         clock uncertainty           -0.071     2.764    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.011     2.753    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          2.753    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                  1.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_refclk rise@0.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.313ns (68.192%)  route 0.146ns (31.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    -0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.195    -0.353    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y1     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.313    -0.040 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.146     0.106    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.215    -0.570    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.217    -0.353    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.123    -0.230    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_refclk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PHY_CONTROL/MEMREFCLK     n/a            1.475         3.000       1.525      PHY_CONTROL_X1Y1     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT1         n/a            1.249         3.000       1.751      PLLE2_ADV_X1Y1       mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1         n/a            160.000       3.000       157.000    PLLE2_ADV_X1Y1       mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Slow    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.500       0.875      PHY_CONTROL_X1Y1     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Low Pulse Width   Fast    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.500       0.875      PHY_CONTROL_X1Y1     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.500       0.875      PHY_CONTROL_X1Y1     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.500       0.875      PHY_CONTROL_X1Y1     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.500       0.937      PHASER_OUT_PHY_X1Y4  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.500       0.937      PHASER_OUT_PHY_X1Y4  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.500       0.937      PHASER_OUT_PHY_X1Y5  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.500       0.937      PHASER_OUT_PHY_X1Y5  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         1.500       0.937      PHASER_IN_PHY_X1Y6   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         1.500       0.937      PHASER_IN_PHY_X1Y6   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.500       0.937      PHASER_OUT_PHY_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.500       0.937      PHASER_OUT_PHY_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y51  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y50  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y52  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y53  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y54  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y55  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y56  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y59  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y60  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y61  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack       10.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.035ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.674ns (40.087%)  route 1.007ns (59.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 14.119 - 12.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[7]
                         net (fo=1, routed)           1.007     4.101    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X1Y50         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    14.119    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y50         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    14.831    
                         clock uncertainty           -0.071    14.760    
    OLOGIC_X1Y50         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    14.135    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.135    
                         arrival time                          -4.101    
  -------------------------------------------------------------------
                         slack                                 10.035    

Slack (MET) :             10.036ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.674ns (40.111%)  route 1.006ns (59.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 14.119 - 12.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[6])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[6]
                         net (fo=1, routed)           1.006     4.100    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[42]
    OLOGIC_X1Y50         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    14.119    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y50         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    14.831    
                         clock uncertainty           -0.071    14.760    
    OLOGIC_X1Y50         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    14.135    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.135    
                         arrival time                          -4.100    
  -------------------------------------------------------------------
                         slack                                 10.036    

Slack (MET) :             10.040ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.674ns (40.207%)  route 1.002ns (59.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 14.119 - 12.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[5]
                         net (fo=1, routed)           1.002     4.096    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X1Y50         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    14.119    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y50         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    14.831    
                         clock uncertainty           -0.071    14.760    
    OLOGIC_X1Y50         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    14.135    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.135    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                 10.040    

Slack (MET) :             10.225ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.674ns (45.206%)  route 0.817ns (54.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 14.119 - 12.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[4]
                         net (fo=1, routed)           0.817     3.910    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X1Y50         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    14.119    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y50         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    14.831    
                         clock uncertainty           -0.071    14.760    
    OLOGIC_X1Y50         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    14.135    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.135    
                         arrival time                          -3.910    
  -------------------------------------------------------------------
                         slack                                 10.225    

Slack (MET) :             10.553ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.674ns (57.945%)  route 0.489ns (42.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 14.119 - 12.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[0])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[0]
                         net (fo=1, routed)           0.489     3.583    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[4]
    OLOGIC_X1Y52         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    14.119    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    14.831    
                         clock uncertainty           -0.071    14.760    
    OLOGIC_X1Y52         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    14.135    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.135    
                         arrival time                          -3.583    
  -------------------------------------------------------------------
                         slack                                 10.553    

Slack (MET) :             10.570ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 14.115 - 12.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     3.562    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y59         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.408    14.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    14.827    
                         clock uncertainty           -0.071    14.756    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    14.131    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.131    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                 10.570    

Slack (MET) :             10.570ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 14.115 - 12.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     3.562    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y59         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.408    14.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    14.827    
                         clock uncertainty           -0.071    14.756    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    14.131    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.131    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                 10.570    

Slack (MET) :             10.570ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 14.115 - 12.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     3.562    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X1Y59         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.408    14.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    14.827    
                         clock uncertainty           -0.071    14.756    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    14.131    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.131    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                 10.570    

Slack (MET) :             10.571ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 14.115 - 12.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[2]
                         net (fo=1, routed)           0.467     3.561    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[26]
    OLOGIC_X1Y59         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.408    14.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    14.827    
                         clock uncertainty           -0.071    14.756    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    14.131    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.131    
                         arrival time                          -3.561    
  -------------------------------------------------------------------
                         slack                                 10.571    

Slack (MET) :             10.572ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 14.117 - 12.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[0]
                         net (fo=1, routed)           0.468     3.562    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[16]
    OLOGIC_X1Y55         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.410    14.117    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y55         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    14.829    
                         clock uncertainty           -0.071    14.758    
    OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    14.133    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.133    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                 10.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     1.962 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     2.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y53         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.840    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.003    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.022    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     1.962 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     2.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y53         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.840    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.003    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.022    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     1.962 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     2.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y53         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.840    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.003    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.022    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     1.962 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     2.113    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y53         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.840    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.003    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.022    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     1.965 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     2.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y62         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     1.841    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.004    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.023    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     1.965 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     2.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X1Y62         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     1.841    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.004    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.023    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     1.965 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     2.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y62         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     1.841    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.004    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.023    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     1.965 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     2.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y52         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.840    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.003    
    OLOGIC_X1Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.022    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     1.965 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     2.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y52         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.840    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.003    
    OLOGIC_X1Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.022    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     1.965 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     2.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[7]
    OLOGIC_X1Y52         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.840    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.003    
    OLOGIC_X1Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.022    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         12.000      7.000      OUT_FIFO_X1Y4  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y51   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y50   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y52   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y53   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y54   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y55   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y56   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y59   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y60   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y4  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y4  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y4  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y4  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_1
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y63  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y69  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y70  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y64  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y65  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y66  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y67  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y68  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y71  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y72  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack       10.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.351ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.674ns (49.834%)  route 0.678ns (50.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.097ns = ( 14.097 - 12.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q0[1])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q0[1]
                         net (fo=1, routed)           0.678     3.761    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[1]
    OLOGIC_X1Y63         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    14.097    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y63         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711    14.808    
                         clock uncertainty           -0.071    14.737    
    OLOGIC_X1Y63         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    14.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.112    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                 10.351    

Slack (MET) :             10.558ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 14.093 - 12.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[4]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X1Y69         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.093    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711    14.804    
                         clock uncertainty           -0.071    14.733    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    14.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.108    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                 10.558    

Slack (MET) :             10.558ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 14.093 - 12.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[5]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X1Y69         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.093    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711    14.804    
                         clock uncertainty           -0.071    14.733    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    14.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.108    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                 10.558    

Slack (MET) :             10.558ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 14.093 - 12.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[7]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X1Y69         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.093    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711    14.804    
                         clock uncertainty           -0.071    14.733    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    14.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.108    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                 10.558    

Slack (MET) :             10.558ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 14.093 - 12.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[4]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[44]
    OLOGIC_X1Y70         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.093    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711    14.804    
                         clock uncertainty           -0.071    14.733    
    OLOGIC_X1Y70         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    14.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.108    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                 10.558    

Slack (MET) :             10.558ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 14.093 - 12.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[5]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[45]
    OLOGIC_X1Y70         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.093    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711    14.804    
                         clock uncertainty           -0.071    14.733    
    OLOGIC_X1Y70         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    14.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.108    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                 10.558    

Slack (MET) :             10.558ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 14.093 - 12.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[7]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[47]
    OLOGIC_X1Y70         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.093    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711    14.804    
                         clock uncertainty           -0.071    14.733    
    OLOGIC_X1Y70         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    14.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.108    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                 10.558    

Slack (MET) :             10.558ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 14.093 - 12.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y71         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.093    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711    14.804    
                         clock uncertainty           -0.071    14.733    
    OLOGIC_X1Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    14.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.108    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                 10.558    

Slack (MET) :             10.558ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 14.093 - 12.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y71         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.093    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711    14.804    
                         clock uncertainty           -0.071    14.733    
    OLOGIC_X1Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    14.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.108    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                 10.558    

Slack (MET) :             10.558ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 14.093 - 12.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X1Y71         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.093    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711    14.804    
                         clock uncertainty           -0.071    14.733    
    OLOGIC_X1Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    14.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.108    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                 10.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     1.955 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     2.105    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y65         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.827    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.992    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.011    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     1.955 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     2.105    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y65         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.827    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.992    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.011    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     1.955 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     2.105    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y65         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.827    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.992    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.011    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     1.955 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     2.106    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y65         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.827    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.992    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.011    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     1.958 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     2.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y74         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.993    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.012    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     1.958 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     2.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X1Y74         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.993    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.012    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     1.958 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     2.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y74         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.993    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.012    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     1.958 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     2.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y64         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.827    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y64         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.992    
    OLOGIC_X1Y64         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.011    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     1.958 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     2.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y64         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.827    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y64         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.992    
    OLOGIC_X1Y64         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.011    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     1.958 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     2.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[7]
    OLOGIC_X1Y64         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.827    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y64         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     1.992    
    OLOGIC_X1Y64         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.011    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_1
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         12.000      7.000      OUT_FIFO_X1Y5  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y63   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y69   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y70   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y64   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y65   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y66   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y67   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y68   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y71   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y5  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y5  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y5  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y5  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        1.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_2 rise@3.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 5.698 - 3.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.784     3.046 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     3.608 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     4.084    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     5.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -1.751 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.112    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.021 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     1.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     2.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     4.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.739     5.298 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     5.698    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.748     6.446    
                         clock uncertainty           -0.071     6.375    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D1)      -0.885     5.490    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          5.490    
                         arrival time                          -4.084    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_2 rise@3.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 5.698 - 3.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.784     3.046 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.550     3.596 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.468     4.065    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     5.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -1.751 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.112    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.021 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     1.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     2.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     4.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.739     5.298 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     5.698    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.748     6.446    
                         clock uncertainty           -0.071     6.375    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D1)      -0.834     5.541    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          5.541    
                         arrival time                          -4.065    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_2 rise@3.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 5.698 - 3.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.784     3.046 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.550     3.596 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.468     4.065    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     5.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -1.751 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.112    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.021 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     1.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     2.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     4.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.739     5.298 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     5.698    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.748     6.446    
                         clock uncertainty           -0.071     6.375    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D2)      -0.834     5.541    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          5.541    
                         arrival time                          -4.065    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_2 rise@3.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 5.698 - 3.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.784     3.046 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     3.608 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     4.084    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     5.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -1.751 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.112    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.021 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     1.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     2.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     4.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.739     5.298 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     5.698    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.748     6.446    
                         clock uncertainty           -0.071     6.375    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D2)      -0.788     5.587    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          5.587    
                         arrival time                          -4.084    
  -------------------------------------------------------------------
                         slack                                  1.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.346ns (69.715%)  route 0.150ns (30.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.630     2.371 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     2.717 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.150     2.868    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.670     2.243 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.128     2.547    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D2)       -0.093     2.454    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.346ns (69.575%)  route 0.151ns (30.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.630     2.371 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     2.717 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.151     2.869    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.670     2.243 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.128     2.547    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D1)       -0.093     2.454    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.630     2.371 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.722 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     2.883    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.670     2.243 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.128     2.547    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D1)       -0.113     2.434    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.883    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.630     2.371 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.722 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     2.883    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.670     2.243 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.128     2.547    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D2)       -0.113     2.434    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.883    
  -------------------------------------------------------------------
                         slack                                  0.448    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_2
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y76  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y77  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y78  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y79  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y80  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y83  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y84  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y85  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y86  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y81  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        4.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.674ns (57.945%)  route 0.489ns (42.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 8.112 - 6.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[0]
                         net (fo=1, routed)           0.489     3.583    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y80         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     8.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y80         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712     8.824    
                         clock uncertainty           -0.071     8.753    
    OLOGIC_X1Y80         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     8.128    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -3.583    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.110ns = ( 8.110 - 6.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     3.562    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y83         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.110    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712     8.822    
                         clock uncertainty           -0.071     8.751    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     8.126    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.126    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.110ns = ( 8.110 - 6.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     3.562    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y83         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.110    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712     8.822    
                         clock uncertainty           -0.071     8.751    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     8.126    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.126    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.110ns = ( 8.110 - 6.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     3.562    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y83         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.110    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712     8.822    
                         clock uncertainty           -0.071     8.751    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     8.126    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.126    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.110ns = ( 8.110 - 6.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[2]
                         net (fo=1, routed)           0.467     3.561    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y83         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.110    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712     8.822    
                         clock uncertainty           -0.071     8.751    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625     8.126    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.126    
                         arrival time                          -3.561    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 8.112 - 6.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[0]
                         net (fo=1, routed)           0.468     3.562    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y79         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     8.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712     8.824    
                         clock uncertainty           -0.071     8.753    
    OLOGIC_X1Y79         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     8.128    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                  4.567    

Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 8.112 - 6.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[1]
                         net (fo=1, routed)           0.468     3.562    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y79         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     8.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712     8.824    
                         clock uncertainty           -0.071     8.753    
    OLOGIC_X1Y79         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     8.128    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                  4.567    

Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 8.112 - 6.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[3]
                         net (fo=1, routed)           0.468     3.562    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y79         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     8.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712     8.824    
                         clock uncertainty           -0.071     8.753    
    OLOGIC_X1Y79         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     8.128    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                  4.567    

Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 8.112 - 6.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[1]
                         net (fo=1, routed)           0.468     3.562    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y80         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     8.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y80         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712     8.824    
                         clock uncertainty           -0.071     8.753    
    OLOGIC_X1Y80         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     8.128    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                  4.567    

Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 8.112 - 6.000 ) 
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.419 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.419    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[3])
                                                      0.674     3.093 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[3]
                         net (fo=1, routed)           0.468     3.562    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[19]
    OLOGIC_X1Y80         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     8.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y80         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712     8.824    
                         clock uncertainty           -0.071     8.753    
    OLOGIC_X1Y80         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     8.128    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                  4.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     1.962 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     2.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y77         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.838    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.001    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.020    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     1.962 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     2.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y77         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.838    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.001    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.020    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     1.962 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     2.112    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y77         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.838    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.001    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.020    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     1.962 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     2.113    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X1Y77         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.838    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.001    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.020    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     1.965 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     2.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y86         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.839    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.002    
    OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.021    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     1.965 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     2.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y86         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.839    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.002    
    OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.021    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     1.965 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     2.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y86         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.839    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.002    
    OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.021    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     1.965 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     2.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y76         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.838    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.001    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.020    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     1.965 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     2.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[2]
    OLOGIC_X1Y76         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.838    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.001    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.020    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.824    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     1.965 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     2.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[3]
    OLOGIC_X1Y76         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.838    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.163     2.001    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.020    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_2
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         6.000       1.000      OUT_FIFO_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y76   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y77   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y78   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y79   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y80   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y83   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y84   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y85   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y86   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clk_3

Setup :            0  Failing Endpoints,  Worst Slack        1.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_3 rise@3.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 5.704 - 3.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.784     3.035 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     3.597 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     4.073    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     5.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -1.751 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.112    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.021 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     1.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     2.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     4.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.739     5.288 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.416     5.704    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.747     6.451    
                         clock uncertainty           -0.071     6.380    
    OLOGIC_X1Y94         ODDR (Setup_oddr_C_D1)      -0.885     5.495    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          5.495    
                         arrival time                          -4.073    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_3 rise@3.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 5.704 - 3.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.784     3.035 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.550     3.585 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.468     4.054    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     5.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -1.751 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.112    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.021 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     1.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     2.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     4.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.739     5.288 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.416     5.704    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.747     6.451    
                         clock uncertainty           -0.071     6.380    
    OLOGIC_X1Y94         ODDR (Setup_oddr_C_D1)      -0.834     5.546    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          5.546    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_3 rise@3.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 5.704 - 3.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.784     3.035 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.550     3.585 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.468     4.054    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     5.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -1.751 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.112    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.021 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     1.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     2.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     4.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.739     5.288 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.416     5.704    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.747     6.451    
                         clock uncertainty           -0.071     6.380    
    OLOGIC_X1Y94         ODDR (Setup_oddr_C_D2)      -0.834     5.546    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          5.546    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.520ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_3 rise@3.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 5.704 - 3.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.784     3.035 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     3.597 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     4.073    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     5.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -1.751 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -0.112    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.021 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     1.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     2.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     4.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.739     5.288 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.416     5.704    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.747     6.451    
                         clock uncertainty           -0.071     6.380    
    OLOGIC_X1Y94         ODDR (Setup_oddr_C_D2)      -0.788     5.592    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          5.592    
                         arrival time                          -4.073    
  -------------------------------------------------------------------
                         slack                                  1.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.346ns (69.715%)  route 0.150ns (30.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    -0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.630     2.364 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     2.710 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.150     2.861    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.670     2.234 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     2.415    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.130     2.545    
    OLOGIC_X1Y94         ODDR (Hold_oddr_C_D2)       -0.093     2.452    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.346ns (69.575%)  route 0.151ns (30.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    -0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.630     2.364 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     2.710 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.151     2.862    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.670     2.234 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     2.415    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.130     2.545    
    OLOGIC_X1Y94         ODDR (Hold_oddr_C_D1)       -0.093     2.452    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    -0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.630     2.364 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.715 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     2.876    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.670     2.234 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     2.415    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.130     2.545    
    OLOGIC_X1Y94         ODDR (Hold_oddr_C_D1)       -0.113     2.432    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -2.432    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    -0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.630     2.364 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.715 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     2.876    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.670     2.234 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     2.415    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y94         ODDR                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.130     2.545    
    OLOGIC_X1Y94         ODDR (Hold_oddr_C_D2)       -0.113     2.432    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -2.432    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  0.443    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_3
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y88  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y89  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y90  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y91  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y92  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y95  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y96  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y97  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y98  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y93  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        4.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.674ns (57.945%)  route 0.489ns (42.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 8.119 - 6.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[0])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q7[0]
                         net (fo=1, routed)           0.489     3.572    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[24]
    OLOGIC_X1Y96         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422     8.119    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y96         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711     8.830    
                         clock uncertainty           -0.071     8.759    
    OLOGIC_X1Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     8.134    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.134    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                  4.563    

Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 8.116 - 6.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y95         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     8.116    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y95         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711     8.827    
                         clock uncertainty           -0.071     8.756    
    OLOGIC_X1Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     8.131    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 8.116 - 6.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y95         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     8.116    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y95         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711     8.827    
                         clock uncertainty           -0.071     8.756    
    OLOGIC_X1Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     8.131    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 8.116 - 6.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y95         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     8.116    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y95         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711     8.827    
                         clock uncertainty           -0.071     8.756    
    OLOGIC_X1Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     8.131    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 8.116 - 6.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[2]
                         net (fo=1, routed)           0.467     3.550    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y95         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     8.116    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y95         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711     8.827    
                         clock uncertainty           -0.071     8.756    
    OLOGIC_X1Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625     8.131    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -3.550    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 8.118 - 6.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[0]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y91         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     8.118    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y91         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711     8.829    
                         clock uncertainty           -0.071     8.758    
    OLOGIC_X1Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     8.133    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 8.118 - 6.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[1]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y91         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     8.118    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y91         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711     8.829    
                         clock uncertainty           -0.071     8.758    
    OLOGIC_X1Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     8.133    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 8.118 - 6.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[3]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y91         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     8.118    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y91         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711     8.829    
                         clock uncertainty           -0.071     8.758    
    OLOGIC_X1Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     8.133    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 8.118 - 6.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[0]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y92         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     8.118    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y92         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711     8.829    
                         clock uncertainty           -0.071     8.758    
    OLOGIC_X1Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     8.133    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 8.118 - 6.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.408 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.408    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.674     3.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[1]
                         net (fo=1, routed)           0.468     3.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y92         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     8.118    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y92         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711     8.829    
                         clock uncertainty           -0.071     8.758    
    OLOGIC_X1Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     8.133    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                  4.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     1.955 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     2.105    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y89         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.835    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     2.000    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.019    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     1.955 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     2.105    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y89         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.835    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     2.000    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.019    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     1.955 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     2.105    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y89         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.835    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     2.000    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.019    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     1.955 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     2.106    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X1Y89         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.835    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     2.000    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.019    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     1.958 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     2.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y98         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     1.836    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     2.001    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.020    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     1.958 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     2.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y98         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     1.836    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     2.001    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.020    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     1.958 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     2.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y98         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     1.836    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     2.001    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.020    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.237%)  route 0.151ns (51.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.141     1.958 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[0]
                         net (fo=1, routed)           0.151     2.109    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[32]
    OLOGIC_X1Y98         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     1.836    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     2.001    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.020    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     1.958 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     2.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y88         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.835    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y88         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     2.000    
    OLOGIC_X1Y88         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.019    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.817 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     1.958 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     2.108    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[2]
    OLOGIC_X1Y88         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.835    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y88         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.165     2.000    
    OLOGIC_X1Y88         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.019    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_3
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         6.000       1.000      OUT_FIFO_X1Y7  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y88   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y89   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y90   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y91   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y92   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y95   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y96   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y97   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y98   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y7  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y7  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y7  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y7  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk3_out
  To Clock:  pll_clk3_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk3_out
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I             n/a            2.155         12.000      9.845      BUFHCE_X1Y12     mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         12.000      10.751     MMCME2_ADV_X1Y1  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         12.000      10.751     PLLE2_ADV_X1Y1   mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       12.000      88.000     MMCME2_ADV_X1Y1  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       12.000      148.000    PLLE2_ADV_X1Y1   mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.000       3.000      MMCME2_ADV_X1Y1  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.000       3.000      MMCME2_ADV_X1Y1  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.000       3.000      MMCME2_ADV_X1Y1  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.000       3.000      MMCME2_ADV_X1Y1  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        1.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.775ns  (required time - arrival time)
  Source:                 mig/island/axi4asink/x1_aw_sink/source_valid/io_out_sink_valid_0/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        10.128ns  (logic 1.997ns (19.717%)  route 8.131ns (80.283%))
  Logic Levels:           5  (CARRY4=1 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 12.846 - 12.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.802     1.624    mig/island/axi4asink/x1_aw_sink/source_valid/io_out_sink_valid_0/output_chain/ui_clk
    SLICE_X59Y48         FDCE                                         r  mig/island/axi4asink/x1_aw_sink/source_valid/io_out_sink_valid_0/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDCE (Prop_fdce_C_Q)         0.456     2.080 r  mig/island/axi4asink/x1_aw_sink/source_valid/io_out_sink_valid_0/output_chain/sync_0_reg/Q
                         net (fo=70, routed)          1.405     3.486    mig/island/axi4asink/_source_valid_io_out
    SLICE_X44Y72         LUT2 (Prop_lut2_I1_O)        0.124     3.610 r  mig/island/axi4asink/blackbox_i_2/O
                         net (fo=21, routed)          1.675     5.284    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst/s_axi_wvalid
    SLICE_X72Y53         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.660     5.944 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst/USE_FPGA.and_inst_CARRY4/CO[2]
                         net (fo=1, routed)           0.674     6.619    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/word_complete_next_wrap_last
    SLICE_X72Y53         LUT2 (Prop_lut2_I1_O)        0.313     6.932 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/USE_FPGA_VALID_WRITE.FDRE_I1_i_2/O
                         net (fo=186, routed)         2.139     9.071    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/USE_FPGA.and_inst_0
    SLICE_X50Y90         LUT2 (Prop_lut2_I0_O)        0.116     9.187 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/data_Exists_I_i_2__0/O
                         net (fo=1, routed)           2.237    11.425    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg_0
    SLICE_X69Y46         LUT6 (Prop_lut6_I3_O)        0.328    11.753 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_i_1/O
                         net (fo=1, routed)           0.000    11.753    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/next_Data_Exists
    SLICE_X69Y46         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.674    12.846    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/CLK
    SLICE_X69Y46         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg/C
                         clock pessimism              0.738    13.584    
                         clock uncertainty           -0.086    13.498    
    SLICE_X69Y46         FDRE (Setup_fdre_C_D)        0.029    13.527    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg
  -------------------------------------------------------------------
                         required time                         13.527    
                         arrival time                         -11.753    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[23].RAM32M0/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        9.057ns  (logic 0.961ns (10.610%)  route 8.096ns (89.390%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.757ns = ( 12.757 - 12.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.804     1.626    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/CLK
    SLICE_X71Y44         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y44         FDRE (Prop_fdre_C_Q)         0.456     2.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/Q
                         net (fo=430, routed)         6.392     8.475    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3
    SLICE_X68Y94         LUT3 (Prop_lut3_I2_O)        0.152     8.627 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/mc_app_wdf_mask_reg[12]_i_1/O
                         net (fo=3, routed)           0.657     9.283    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[23].RAM32M0_1[12]
    SLICE_X69Y94         LUT5 (Prop_lut5_I0_O)        0.353     9.636 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[23].RAM32M0_i_4/O
                         net (fo=1, routed)           1.047    10.683    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[23].RAM32M0/DIB0
    SLICE_X76Y101        RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[23].RAM32M0/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.585    12.757    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[23].RAM32M0/WCLK
    SLICE_X76Y101        RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[23].RAM32M0/RAMB/CLK
                         clock pessimism              0.649    13.407    
                         clock uncertainty           -0.086    13.321    
    SLICE_X76Y101        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    13.136    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[23].RAM32M0/RAMB
  -------------------------------------------------------------------
                         required time                         13.136    
                         arrival time                         -10.683    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.558ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.811ns  (logic 0.968ns (10.986%)  route 7.843ns (89.014%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.682ns = ( 12.682 - 12.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.804     1.626    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/CLK
    SLICE_X71Y44         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y44         FDRE (Prop_fdre_C_Q)         0.456     2.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/Q
                         net (fo=430, routed)         6.533     8.616    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3
    SLICE_X66Y95         LUT3 (Prop_lut3_I1_O)        0.157     8.773 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/mc_app_wdf_data_reg[35]_i_1/O
                         net (fo=3, routed)           0.674     9.447    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[21].RAM32M0_0[35]
    SLICE_X67Y95         LUT5 (Prop_lut5_I0_O)        0.355     9.802 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0_i_1/O
                         net (fo=1, routed)           0.636    10.437    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0/DIA1
    SLICE_X70Y93         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.509    12.682    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0/WCLK
    SLICE_X70Y93         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0/RAMA_D1/CLK
                         clock pessimism              0.657    13.339    
                         clock uncertainty           -0.086    13.253    
    SLICE_X70Y93         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    12.995    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0/RAMA_D1
  -------------------------------------------------------------------
                         required time                         12.995    
                         arrival time                         -10.437    
  -------------------------------------------------------------------
                         slack                                  2.558    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.900ns  (logic 0.961ns (10.798%)  route 7.939ns (89.202%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.767ns = ( 12.767 - 12.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.804     1.626    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/CLK
    SLICE_X71Y44         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y44         FDRE (Prop_fdre_C_Q)         0.456     2.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/Q
                         net (fo=430, routed)         6.557     8.640    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3
    SLICE_X68Y91         LUT3 (Prop_lut3_I1_O)        0.152     8.792 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/mc_app_wdf_data_reg[105]_i_1/O
                         net (fo=3, routed)           0.457     9.248    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[21].RAM32M0_0[105]
    SLICE_X68Y91         LUT5 (Prop_lut5_I0_O)        0.353     9.601 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0_i_3/O
                         net (fo=1, routed)           0.925    10.526    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/DIB1
    SLICE_X76Y96         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.594    12.767    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/WCLK
    SLICE_X76Y96         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMB_D1/CLK
                         clock pessimism              0.657    13.424    
                         clock uncertainty           -0.086    13.338    
    SLICE_X76Y96         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    13.110    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0/RAMB_D1
  -------------------------------------------------------------------
                         required time                         13.110    
                         arrival time                         -10.526    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 0.940ns (10.615%)  route 7.915ns (89.385%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.767ns = ( 12.767 - 12.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.804     1.626    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/CLK
    SLICE_X71Y44         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y44         FDRE (Prop_fdre_C_Q)         0.456     2.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/Q
                         net (fo=430, routed)         6.666     8.749    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3
    SLICE_X65Y90         LUT3 (Prop_lut3_I1_O)        0.152     8.901 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/mc_app_wdf_data_reg[45]_i_1/O
                         net (fo=3, routed)           0.319     9.220    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[21].RAM32M0_0[45]
    SLICE_X65Y90         LUT5 (Prop_lut5_I0_O)        0.332     9.552 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0_i_3/O
                         net (fo=1, routed)           0.930    10.481    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0/DIB1
    SLICE_X76Y94         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.594    12.767    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0/WCLK
    SLICE_X76Y94         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0/RAMB_D1/CLK
                         clock pessimism              0.657    13.424    
                         clock uncertainty           -0.086    13.338    
    SLICE_X76Y94         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    13.110    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0/RAMB_D1
  -------------------------------------------------------------------
                         required time                         13.110    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                  2.629    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.767ns  (logic 0.959ns (10.939%)  route 7.808ns (89.061%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.757ns = ( 12.757 - 12.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.804     1.626    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/CLK
    SLICE_X71Y44         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y44         FDRE (Prop_fdre_C_Q)         0.456     2.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/Q
                         net (fo=430, routed)         6.439     8.521    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3
    SLICE_X68Y96         LUT3 (Prop_lut3_I1_O)        0.150     8.671 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/mc_app_wdf_data_reg[36]_i_1/O
                         net (fo=3, routed)           0.452     9.124    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[21].RAM32M0_0[36]
    SLICE_X68Y96         LUT5 (Prop_lut5_I0_O)        0.353     9.477 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0_i_6/O
                         net (fo=1, routed)           0.916    10.393    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0/DIC0
    SLICE_X76Y100        RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.585    12.757    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0/WCLK
    SLICE_X76Y100        RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0/RAMC/CLK
                         clock pessimism              0.649    13.407    
                         clock uncertainty           -0.086    13.321    
    SLICE_X76Y100        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    13.146    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0/RAMC
  -------------------------------------------------------------------
                         required time                         13.146    
                         arrival time                         -10.393    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.775ns  (required time - arrival time)
  Source:                 mig/island/axi4asink/x1_aw_sink/source_valid/io_out_sink_valid_0/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.881ns  (logic 1.677ns (18.882%)  route 7.204ns (81.118%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.680ns = ( 12.680 - 12.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.802     1.624    mig/island/axi4asink/x1_aw_sink/source_valid/io_out_sink_valid_0/output_chain/ui_clk
    SLICE_X59Y48         FDCE                                         r  mig/island/axi4asink/x1_aw_sink/source_valid/io_out_sink_valid_0/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDCE (Prop_fdce_C_Q)         0.456     2.080 r  mig/island/axi4asink/x1_aw_sink/source_valid/io_out_sink_valid_0/output_chain/sync_0_reg/Q
                         net (fo=70, routed)          1.405     3.486    mig/island/axi4asink/_source_valid_io_out
    SLICE_X44Y72         LUT2 (Prop_lut2_I1_O)        0.124     3.610 r  mig/island/axi4asink/blackbox_i_2/O
                         net (fo=21, routed)          1.675     5.284    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst/s_axi_wvalid
    SLICE_X72Y53         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.660     5.944 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst/USE_FPGA.and_inst_CARRY4/CO[2]
                         net (fo=1, routed)           0.674     6.619    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/word_complete_next_wrap_last
    SLICE_X72Y53         LUT2 (Prop_lut2_I1_O)        0.313     6.932 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/USE_FPGA_VALID_WRITE.FDRE_I1_i_2/O
                         net (fo=186, routed)         3.450    10.382    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/USE_FPGA.and_inst_0
    SLICE_X51Y91         LUT4 (Prop_lut4_I0_O)        0.124    10.506 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst_i_1/O
                         net (fo=1, routed)           0.000    10.506    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wdata_wrap_buffer_cmb[64]
    SLICE_X51Y91         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.507    12.680    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/CLK
    SLICE_X51Y91         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/C
                         clock pessimism              0.657    13.337    
                         clock uncertainty           -0.086    13.251    
    SLICE_X51Y91         FDRE (Setup_fdre_C_D)        0.029    13.280    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst
  -------------------------------------------------------------------
                         required time                         13.280    
                         arrival time                         -10.506    
  -------------------------------------------------------------------
                         slack                                  2.775    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.733ns  (logic 0.938ns (10.741%)  route 7.795ns (89.259%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.756ns = ( 12.756 - 12.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.804     1.626    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/CLK
    SLICE_X71Y44         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y44         FDRE (Prop_fdre_C_Q)         0.456     2.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/Q
                         net (fo=430, routed)         6.428     8.510    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3
    SLICE_X68Y96         LUT3 (Prop_lut3_I1_O)        0.150     8.660 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/mc_app_wdf_data_reg[98]_i_1/O
                         net (fo=3, routed)           0.304     8.964    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[21].RAM32M0_0[98]
    SLICE_X68Y96         LUT5 (Prop_lut5_I0_O)        0.332     9.296 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0_i_4/O
                         net (fo=1, routed)           1.063    10.359    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0/DIB0
    SLICE_X76Y103        RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.584    12.756    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0/WCLK
    SLICE_X76Y103        RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0/RAMB/CLK
                         clock pessimism              0.649    13.406    
                         clock uncertainty           -0.086    13.320    
    SLICE_X76Y103        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    13.135    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0/RAMB
  -------------------------------------------------------------------
                         required time                         13.135    
                         arrival time                         -10.359    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 mig/island/axi4asink/x1_aw_sink/source_valid/io_out_sink_valid_0/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.909ns  (logic 1.705ns (19.137%)  route 7.204ns (80.863%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.680ns = ( 12.680 - 12.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.802     1.624    mig/island/axi4asink/x1_aw_sink/source_valid/io_out_sink_valid_0/output_chain/ui_clk
    SLICE_X59Y48         FDCE                                         r  mig/island/axi4asink/x1_aw_sink/source_valid/io_out_sink_valid_0/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDCE (Prop_fdce_C_Q)         0.456     2.080 r  mig/island/axi4asink/x1_aw_sink/source_valid/io_out_sink_valid_0/output_chain/sync_0_reg/Q
                         net (fo=70, routed)          1.405     3.486    mig/island/axi4asink/_source_valid_io_out
    SLICE_X44Y72         LUT2 (Prop_lut2_I1_O)        0.124     3.610 r  mig/island/axi4asink/blackbox_i_2/O
                         net (fo=21, routed)          1.675     5.284    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst/s_axi_wvalid
    SLICE_X72Y53         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.660     5.944 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst/USE_FPGA.and_inst_CARRY4/CO[2]
                         net (fo=1, routed)           0.674     6.619    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/word_complete_next_wrap_last
    SLICE_X72Y53         LUT2 (Prop_lut2_I1_O)        0.313     6.932 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/USE_FPGA_VALID_WRITE.FDRE_I1_i_2/O
                         net (fo=186, routed)         3.450    10.382    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/USE_FPGA.and_inst_0
    SLICE_X51Y91         LUT3 (Prop_lut3_I0_O)        0.152    10.534 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst_i_1/O
                         net (fo=1, routed)           0.000    10.534    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_cmb[8]
    SLICE_X51Y91         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.507    12.680    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/CLK
    SLICE_X51Y91         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst/C
                         clock pessimism              0.657    13.337    
                         clock uncertainty           -0.086    13.251    
    SLICE_X51Y91         FDRE (Setup_fdre_C_D)        0.075    13.326    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst
  -------------------------------------------------------------------
                         required time                         13.326    
                         arrival time                         -10.534    
  -------------------------------------------------------------------
                         slack                                  2.793    

Slack (MET) :             2.801ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.641ns  (logic 0.940ns (10.878%)  route 7.701ns (89.122%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.682ns = ( 12.682 - 12.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.804     1.626    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/CLK
    SLICE_X71Y44         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y44         FDRE (Prop_fdre_C_Q)         0.456     2.082 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/Q
                         net (fo=430, routed)         6.132     8.214    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3
    SLICE_X52Y98         LUT3 (Prop_lut3_I1_O)        0.152     8.366 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/mc_app_wdf_data_reg[50]_i_1/O
                         net (fo=3, routed)           0.299     8.665    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[21].RAM32M0_0[50]
    SLICE_X52Y98         LUT5 (Prop_lut5_I0_O)        0.332     8.997 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0_i_4/O
                         net (fo=1, routed)           1.270    10.267    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0/DIB0
    SLICE_X70Y94         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.509    12.682    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0/WCLK
    SLICE_X70Y94         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0/RAMB/CLK
                         clock pessimism              0.657    13.339    
                         clock uncertainty           -0.086    13.253    
    SLICE_X70Y94         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    13.068    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0/RAMB
  -------------------------------------------------------------------
                         required time                         13.068    
                         arrival time                         -10.267    
  -------------------------------------------------------------------
                         slack                                  2.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.186ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.556     0.132    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.141     0.273 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]/Q
                         net (fo=8, routed)           0.080     0.353    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD4
    SLICE_X70Y72         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.825     0.186    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X70Y72         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA/CLK
                         clock pessimism             -0.041     0.145    
    SLICE_X70Y72         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.345    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.186ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.556     0.132    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.141     0.273 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]/Q
                         net (fo=8, routed)           0.080     0.353    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD4
    SLICE_X70Y72         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.825     0.186    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X70Y72         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA_D1/CLK
                         clock pessimism             -0.041     0.145    
    SLICE_X70Y72         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.345    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.186ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.556     0.132    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.141     0.273 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]/Q
                         net (fo=8, routed)           0.080     0.353    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD4
    SLICE_X70Y72         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.825     0.186    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X70Y72         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB/CLK
                         clock pessimism             -0.041     0.145    
    SLICE_X70Y72         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.345    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.186ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.556     0.132    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.141     0.273 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]/Q
                         net (fo=8, routed)           0.080     0.353    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD4
    SLICE_X70Y72         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.825     0.186    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X70Y72         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB_D1/CLK
                         clock pessimism             -0.041     0.145    
    SLICE_X70Y72         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.345    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.186ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.556     0.132    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.141     0.273 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]/Q
                         net (fo=8, routed)           0.080     0.353    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD4
    SLICE_X70Y72         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.825     0.186    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X70Y72         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC/CLK
                         clock pessimism             -0.041     0.145    
    SLICE_X70Y72         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.345    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.186ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.556     0.132    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.141     0.273 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]/Q
                         net (fo=8, routed)           0.080     0.353    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD4
    SLICE_X70Y72         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.825     0.186    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X70Y72         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC_D1/CLK
                         clock pessimism             -0.041     0.145    
    SLICE_X70Y72         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.345    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.186ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.556     0.132    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.141     0.273 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]/Q
                         net (fo=8, routed)           0.080     0.353    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD4
    SLICE_X70Y72         RAMS32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.825     0.186    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X70Y72         RAMS32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD/CLK
                         clock pessimism             -0.041     0.145    
    SLICE_X70Y72         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     0.345    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.186ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.556     0.132    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.141     0.273 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]/Q
                         net (fo=8, routed)           0.080     0.353    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD4
    SLICE_X70Y72         RAMS32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.825     0.186    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X70Y72         RAMS32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD_D1/CLK
                         clock pessimism             -0.041     0.145    
    SLICE_X70Y72         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     0.345    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.186ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.556     0.132    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.141     0.273 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, routed)           0.122     0.395    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD3
    SLICE_X70Y72         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.825     0.186    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X70Y72         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA/CLK
                         clock pessimism             -0.041     0.145    
    SLICE_X70Y72         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.385    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.186ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.556     0.132    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/CLK
    SLICE_X71Y72         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDRE (Prop_fdre_C_Q)         0.141     0.273 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, routed)           0.122     0.395    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD3
    SLICE_X70Y72         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.825     0.186    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X70Y72         RAMD32                                       r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA_D1/CLK
                         clock pessimism             -0.041     0.145    
    SLICE_X70Y72         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.385    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll_i
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         12.000      7.000      OUT_FIFO_X1Y4     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         12.000      7.000      OUT_FIFO_X1Y5     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         12.000      7.000      IN_FIFO_X1Y6      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         12.000      7.000      OUT_FIFO_X1Y6     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         12.000      7.000      IN_FIFO_X1Y7      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         12.000      7.000      OUT_FIFO_X1Y7     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Min Period        n/a     PHY_CONTROL/PHYCLK   n/a            2.950         12.000      9.050      PHY_CONTROL_X1Y1  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
Min Period        n/a     IDELAYE2/C           n/a            2.360         12.000      9.640      IDELAY_X1Y76      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         12.000      9.640      IDELAY_X1Y77      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         12.000      9.640      IDELAY_X1Y78      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/C
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       12.000      88.000     MMCME2_ADV_X1Y1   mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       12.000      201.360    MMCME2_ADV_X1Y1   mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y4     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y4     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y5     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y5     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y6      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y6      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y6     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y6     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y7      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y7      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y4     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y4     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y5     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y5     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y6      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y6      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y6     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y6     mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y7      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y7      mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfbout
  To Clock:  pll_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfbout
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.000       4.751      PLLE2_ADV_X1Y1  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.000       4.751      PLLE2_ADV_X1Y1  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.000       46.633     PLLE2_ADV_X1Y1  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.000       154.000    PLLE2_ADV_X1Y1  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  sync_pulse

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_pulse
Waveform(ns):       { 1.312 4.312 }
Period(ns):         48.000
Sources:            { mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2      n/a            1.249         48.000      46.751     PLLE2_ADV_X1Y1       mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2      n/a            160.000       48.000      112.000    PLLE2_ADV_X1Y1       mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.000       1.750      PHASER_OUT_PHY_X1Y4  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.000       1.750      PHASER_OUT_PHY_X1Y4  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.000       1.750      PHASER_OUT_PHY_X1Y5  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.000       1.750      PHASER_OUT_PHY_X1Y5  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.000       1.750      PHASER_IN_PHY_X1Y6   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.000       1.750      PHASER_IN_PHY_X1Y6   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.000       1.750      PHASER_OUT_PHY_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.000       1.750      PHASER_OUT_PHY_X1Y6  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.000       1.750      PHASER_IN_PHY_X1Y7   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.000       1.750      PHASER_IN_PHY_X1Y7   mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_harnessSysPLLNode
  To Clock:  clk_out3_harnessSysPLLNode

Setup :            0  Failing Endpoints,  Worst Slack        1.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_harnessSysPLLNode rise@5.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.773ns (25.459%)  route 2.263ns (74.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 3.483 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.606    -0.934    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X38Y122        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.478    -0.456 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.279     0.822    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X33Y130        LUT2 (Prop_lut2_I0_O)        0.295     1.117 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.985     2.102    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X34Y147        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     7.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.979 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.504     3.483    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X34Y147        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
                         clock pessimism              0.560     4.043    
                         clock uncertainty           -0.083     3.960    
    SLICE_X34Y147        FDRE (Setup_fdre_C_R)       -0.524     3.436    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]
  -------------------------------------------------------------------
                         required time                          3.436    
                         arrival time                          -2.102    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_harnessSysPLLNode rise@5.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.773ns (25.459%)  route 2.263ns (74.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 3.483 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.606    -0.934    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X38Y122        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.478    -0.456 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.279     0.822    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X33Y130        LUT2 (Prop_lut2_I0_O)        0.295     1.117 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.985     2.102    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X34Y147        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     7.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.979 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.504     3.483    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X34Y147        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                         clock pessimism              0.560     4.043    
                         clock uncertainty           -0.083     3.960    
    SLICE_X34Y147        FDRE (Setup_fdre_C_R)       -0.524     3.436    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
  -------------------------------------------------------------------
                         required time                          3.436    
                         arrival time                          -2.102    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_harnessSysPLLNode rise@5.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.773ns (25.459%)  route 2.263ns (74.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 3.483 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.606    -0.934    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X38Y122        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.478    -0.456 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.279     0.822    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X33Y130        LUT2 (Prop_lut2_I0_O)        0.295     1.117 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.985     2.102    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X34Y147        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     7.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.979 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.504     3.483    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X34Y147        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism              0.560     4.043    
                         clock uncertainty           -0.083     3.960    
    SLICE_X34Y147        FDRE (Setup_fdre_C_R)       -0.524     3.436    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                          3.436    
                         arrival time                          -2.102    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.429ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_harnessSysPLLNode rise@5.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.773ns (25.459%)  route 2.263ns (74.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 3.483 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.606    -0.934    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X38Y122        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.478    -0.456 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.279     0.822    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X33Y130        LUT2 (Prop_lut2_I0_O)        0.295     1.117 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.985     2.102    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X35Y147        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     7.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.979 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.504     3.483    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X35Y147        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                         clock pessimism              0.560     4.043    
                         clock uncertainty           -0.083     3.960    
    SLICE_X35Y147        FDRE (Setup_fdre_C_R)       -0.429     3.531    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          3.531    
                         arrival time                          -2.102    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.429ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_harnessSysPLLNode rise@5.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.773ns (25.459%)  route 2.263ns (74.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 3.483 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.606    -0.934    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X38Y122        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.478    -0.456 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.279     0.822    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X33Y130        LUT2 (Prop_lut2_I0_O)        0.295     1.117 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.985     2.102    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X35Y147        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     7.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.979 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.504     3.483    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X35Y147        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                         clock pessimism              0.560     4.043    
                         clock uncertainty           -0.083     3.960    
    SLICE_X35Y147        FDRE (Setup_fdre_C_R)       -0.429     3.531    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
  -------------------------------------------------------------------
                         required time                          3.531    
                         arrival time                          -2.102    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.429ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_harnessSysPLLNode rise@5.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.773ns (25.459%)  route 2.263ns (74.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 3.483 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.606    -0.934    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X38Y122        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.478    -0.456 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.279     0.822    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X33Y130        LUT2 (Prop_lut2_I0_O)        0.295     1.117 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.985     2.102    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X35Y147        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     7.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.979 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.504     3.483    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X35Y147        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/C
                         clock pessimism              0.560     4.043    
                         clock uncertainty           -0.083     3.960    
    SLICE_X35Y147        FDRE (Setup_fdre_C_R)       -0.429     3.531    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          3.531    
                         arrival time                          -2.102    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_harnessSysPLLNode rise@5.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.773ns (30.379%)  route 1.771ns (69.621%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 3.475 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.606    -0.934    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X38Y122        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.478    -0.456 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.279     0.822    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X33Y130        LUT2 (Prop_lut2_I0_O)        0.295     1.117 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.493     1.610    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X33Y132        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     7.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.979 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.496     3.475    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y132        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
                         clock pessimism              0.560     4.035    
                         clock uncertainty           -0.083     3.952    
    SLICE_X33Y132        FDRE (Setup_fdre_C_R)       -0.429     3.523    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          3.523    
                         arrival time                          -1.610    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_harnessSysPLLNode rise@5.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.773ns (30.379%)  route 1.771ns (69.621%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 3.475 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.606    -0.934    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X38Y122        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.478    -0.456 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.279     0.822    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X33Y130        LUT2 (Prop_lut2_I0_O)        0.295     1.117 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.493     1.610    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X33Y132        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     7.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.979 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.496     3.475    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y132        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
                         clock pessimism              0.560     4.035    
                         clock uncertainty           -0.083     3.952    
    SLICE_X33Y132        FDRE (Setup_fdre_C_R)       -0.429     3.523    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          3.523    
                         arrival time                          -1.610    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_harnessSysPLLNode rise@5.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.773ns (30.379%)  route 1.771ns (69.621%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 3.475 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.606    -0.934    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X38Y122        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.478    -0.456 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.279     0.822    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X33Y130        LUT2 (Prop_lut2_I0_O)        0.295     1.117 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.493     1.610    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X33Y132        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     7.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.979 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.496     3.475    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y132        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
                         clock pessimism              0.560     4.035    
                         clock uncertainty           -0.083     3.952    
    SLICE_X33Y132        FDRE (Setup_fdre_C_R)       -0.429     3.523    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]
  -------------------------------------------------------------------
                         required time                          3.523    
                         arrival time                          -1.610    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_harnessSysPLLNode rise@5.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.773ns (30.379%)  route 1.771ns (69.621%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 3.475 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.606    -0.934    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X38Y122        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.478    -0.456 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.279     0.822    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X33Y130        LUT2 (Prop_lut2_I0_O)        0.295     1.117 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.493     1.610    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X33Y132        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     7.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     0.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     1.888    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.979 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          1.496     3.475    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y132        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/C
                         clock pessimism              0.560     4.035    
                         clock uncertainty           -0.083     3.952    
    SLICE_X33Y132        FDRE (Setup_fdre_C_R)       -0.429     3.523    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]
  -------------------------------------------------------------------
                         required time                          3.523    
                         arrival time                          -1.610    
  -------------------------------------------------------------------
                         slack                                  1.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_harnessSysPLLNode rise@0.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.553    -0.611    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y123        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/Q
                         net (fo=1, routed)           0.100    -0.370    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/p_0_in[8]
    SLICE_X31Y122        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.822    -0.850    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y122        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                         clock pessimism              0.254    -0.596    
    SLICE_X31Y122        FDRE (Hold_fdre_C_D)         0.072    -0.524    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_harnessSysPLLNode rise@0.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.709%)  route 0.077ns (29.291%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.557    -0.607    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y130        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/Q
                         net (fo=3, routed)           0.077    -0.389    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2]
    SLICE_X33Y130        LUT4 (Prop_lut4_I2_O)        0.045    -0.344 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1/O
                         net (fo=1, routed)           0.000    -0.344    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1_n_0
    SLICE_X33Y130        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.826    -0.847    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y130        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                         clock pessimism              0.253    -0.594    
    SLICE_X33Y130        FDRE (Hold_fdre_C_D)         0.091    -0.503    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_harnessSysPLLNode rise@0.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.552    -0.612    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X38Y122        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/Q
                         net (fo=1, routed)           0.056    -0.392    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
    SLICE_X38Y122        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.821    -0.852    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X38Y122        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                         clock pessimism              0.240    -0.612    
    SLICE_X38Y122        FDRE (Hold_fdre_C_D)         0.060    -0.552    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_harnessSysPLLNode rise@0.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.556    -0.608    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y127        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[10]/Q
                         net (fo=1, routed)           0.116    -0.351    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/p_0_in[6]
    SLICE_X28Y126        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.821    -0.852    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y126        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                         clock pessimism              0.255    -0.597    
    SLICE_X28Y126        FDRE (Hold_fdre_C_D)         0.075    -0.522    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_harnessSysPLLNode rise@0.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.654    -0.510    mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X81Y7          FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y7          FDPE (Prop_fdpe_C_Q)         0.141    -0.369 r  mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/Q
                         net (fo=1, routed)           0.116    -0.253    mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][1]
    SLICE_X80Y7          FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.930    -0.743    mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X80Y7          FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/C
                         clock pessimism              0.247    -0.497    
    SLICE_X80Y7          FDPE (Hold_fdpe_C_D)         0.059    -0.438    mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_harnessSysPLLNode rise@0.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.565    -0.599    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X35Y147        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/Q
                         net (fo=7, routed)           0.135    -0.323    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
    SLICE_X34Y147        LUT6 (Prop_lut6_I1_O)        0.045    -0.278 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/p_0_in__0[5]
    SLICE_X34Y147        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.836    -0.837    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X34Y147        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X34Y147        FDRE (Hold_fdre_C_D)         0.121    -0.465    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_harnessSysPLLNode rise@0.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.557    -0.607    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y130        FDSE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y130        FDSE (Prop_fdse_C_Q)         0.141    -0.466 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.356    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[0]
    SLICE_X33Y130        LUT5 (Prop_lut5_I1_O)        0.045    -0.311 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1/O
                         net (fo=1, routed)           0.000    -0.311    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1_n_0
    SLICE_X33Y130        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.826    -0.847    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y130        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/C
                         clock pessimism              0.253    -0.594    
    SLICE_X33Y130        FDRE (Hold_fdre_C_D)         0.092    -0.502    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_harnessSysPLLNode rise@0.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.245%)  route 0.114ns (44.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.556    -0.608    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y127        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[15]/Q
                         net (fo=1, routed)           0.114    -0.353    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/p_0_in[11]
    SLICE_X28Y126        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.821    -0.852    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y126        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                         clock pessimism              0.255    -0.597    
    SLICE_X28Y126        FDRE (Hold_fdre_C_D)         0.047    -0.550    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_harnessSysPLLNode rise@0.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.556    -0.608    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y127        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/Q
                         net (fo=1, routed)           0.145    -0.322    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/p_0_in[9]
    SLICE_X28Y126        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.821    -0.852    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y126        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                         clock pessimism              0.255    -0.597    
    SLICE_X28Y126        FDRE (Hold_fdre_C_D)         0.076    -0.521    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_harnessSysPLLNode  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_harnessSysPLLNode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_harnessSysPLLNode rise@0.000ns - clk_out3_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.991%)  route 0.115ns (45.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.556    -0.608    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y127        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[4]/Q
                         net (fo=1, routed)           0.115    -0.352    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/p_0_in[0]
    SLICE_X28Y126        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out3_harnessSysPLLNode
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout3_buf/O
                         net (fo=62, routed)          0.821    -0.852    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y126        FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                         clock pessimism              0.255    -0.597    
    SLICE_X28Y126        FDRE (Hold_fdre_C_D)         0.046    -0.551    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_harnessSysPLLNode
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         5.000       1.000      XADC_X0Y0        mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17   harnessSysPLLNode/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X32Y130    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X32Y130    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X32Y130    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X32Y130    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X38Y122    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X38Y122    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X32Y130    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X32Y130    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y130    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y130    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y130    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y130    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y130    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y130    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y122    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y122    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X32Y130    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X32Y130    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y130    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y130    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y130    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y130    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y130    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y130    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y122    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y122    mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_harnessSysPLLNode
  To Clock:  clkfbout_harnessSysPLLNode

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_harnessSysPLLNode
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { harnessSysPLLNode/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y20   harnessSysPLLNode/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  harnessSysPLLNode/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       45.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.200ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.195ns  (logic 3.867ns (62.423%)  route 2.328ns (37.577%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 2.719 - 1.500 ) 
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.705     1.527    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.456     1.983 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.328     4.311    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    V1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.907 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.907    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.722 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.722    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y85         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.683    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.307 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.412    17.719    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y85         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.327    
                         clock uncertainty           -0.240    18.087    
    ILOGIC_X1Y85         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.922    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.922    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                 10.200    

Slack (MET) :             10.359ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 3.867ns (64.093%)  route 2.166ns (35.907%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 2.717 - 1.500 ) 
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.705     1.527    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.456     1.983 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.166     4.150    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    U3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.746 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.746    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.561 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.561    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y83         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.683    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.307 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.410    17.717    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y83         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.325    
                         clock uncertainty           -0.240    18.085    
    ILOGIC_X1Y83         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.920    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.920    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                 10.359    

Slack (MET) :             10.371ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 3.867ns (64.195%)  route 2.157ns (35.805%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 2.719 - 1.500 ) 
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.705     1.527    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.456     1.983 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.157     4.140    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    U4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.736 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.736    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.551 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.551    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y84         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.683    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.307 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.412    17.719    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y84         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.327    
                         clock uncertainty           -0.240    18.087    
    ILOGIC_X1Y84         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.922    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.922    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                 10.371    

Slack (MET) :             10.840ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 3.867ns (69.664%)  route 1.684ns (30.336%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 2.715 - 1.500 ) 
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.705     1.527    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.456     1.983 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.684     3.667    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    V5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.263 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.263    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.078 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.078    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y80         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.683    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.307 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    17.715    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y80         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.323    
                         clock uncertainty           -0.240    18.083    
    ILOGIC_X1Y80         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.918    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.918    
                         arrival time                          -7.078    
  -------------------------------------------------------------------
                         slack                                 10.840    

Slack (MET) :             11.000ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 3.867ns (71.742%)  route 1.523ns (28.258%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 2.715 - 1.500 ) 
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.705     1.527    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.456     1.983 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.523     3.506    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    V4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.102 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.102    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     6.917 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.917    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y79         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.683    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.307 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    17.715    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y79         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.323    
                         clock uncertainty           -0.240    18.083    
    ILOGIC_X1Y79         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.918    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.918    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                 11.000    

Slack (MET) :             11.162ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 3.867ns (73.956%)  route 1.362ns (26.044%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 2.715 - 1.500 ) 
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.705     1.527    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.456     1.983 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.362     3.345    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    T3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     5.941 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.941    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     6.756 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.756    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y77         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.683    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.307 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    17.715    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y77         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.323    
                         clock uncertainty           -0.240    18.083    
    ILOGIC_X1Y77         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.918    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.918    
                         arrival time                          -6.756    
  -------------------------------------------------------------------
                         slack                                 11.162    

Slack (MET) :             11.266ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 3.867ns (75.447%)  route 1.258ns (24.553%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 2.716 - 1.500 ) 
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.705     1.527    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.456     1.983 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.258     3.242    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    T5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     5.838 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.838    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     6.653 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.653    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y76         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.683    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.307 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.409    17.716    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y76         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.324    
                         clock uncertainty           -0.240    18.084    
    ILOGIC_X1Y76         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.919    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.919    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                 11.266    

Slack (MET) :             11.271ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 3.867ns (75.537%)  route 1.252ns (24.463%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 2.715 - 1.500 ) 
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.705     1.527    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.456     1.983 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.252     3.236    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    R3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     5.832 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.832    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     6.647 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.647    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y78         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.683    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.307 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    17.715    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y78         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.323    
                         clock uncertainty           -0.240    18.083    
    ILOGIC_X1Y78         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.918    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.918    
                         arrival time                          -6.647    
  -------------------------------------------------------------------
                         slack                                 11.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.302ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        1.661ns  (logic 1.068ns (64.282%)  route 0.593ns (35.718%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.588    60.164    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.593    60.898    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    T5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    61.582 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    61.582    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    61.825 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    61.825    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y76         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.432    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    15.990    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y76         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.227    
                         clock uncertainty            0.240    16.467    
    ILOGIC_X1Y76         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.523    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.523    
                         arrival time                          61.825    
  -------------------------------------------------------------------
                         slack                                 45.302    

Slack (MET) :             45.314ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        1.673ns  (logic 1.068ns (63.824%)  route 0.605ns (36.176%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.588    60.164    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.605    60.910    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    R3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    61.594 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    61.594    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    61.837 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    61.837    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y78         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.432    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    15.990    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y78         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.227    
                         clock uncertainty            0.240    16.467    
    ILOGIC_X1Y78         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.523    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.523    
                         arrival time                          61.837    
  -------------------------------------------------------------------
                         slack                                 45.314    

Slack (MET) :             45.371ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        1.731ns  (logic 1.068ns (61.706%)  route 0.663ns (38.294%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.588    60.164    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.663    60.968    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    T3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    61.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    61.652    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    61.895 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    61.895    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y77         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.432    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    15.990    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y77         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.227    
                         clock uncertainty            0.240    16.467    
    ILOGIC_X1Y77         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.523    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.523    
                         arrival time                          61.895    
  -------------------------------------------------------------------
                         slack                                 45.371    

Slack (MET) :             45.452ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        1.810ns  (logic 1.068ns (59.001%)  route 0.742ns (40.999%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.588    60.164    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.742    61.047    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    V4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    61.731 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    61.731    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    61.974 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    61.974    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y79         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.432    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    15.989    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y79         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.226    
                         clock uncertainty            0.240    16.466    
    ILOGIC_X1Y79         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.522    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.522    
                         arrival time                          61.974    
  -------------------------------------------------------------------
                         slack                                 45.452    

Slack (MET) :             45.527ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        1.885ns  (logic 1.068ns (56.660%)  route 0.817ns (43.340%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.588    60.164    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.817    61.122    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    V5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    61.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    61.806    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    62.049 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    62.049    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y80         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.432    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    15.989    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y80         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.226    
                         clock uncertainty            0.240    16.466    
    ILOGIC_X1Y80         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.522    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.522    
                         arrival time                          62.049    
  -------------------------------------------------------------------
                         slack                                 45.527    

Slack (MET) :             45.742ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        2.104ns  (logic 1.068ns (50.764%)  route 1.036ns (49.236%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.588    60.164    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.036    61.341    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    U4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    62.025 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    62.025    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    62.268 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    62.268    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y84         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.432    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    15.992    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y84         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.229    
                         clock uncertainty            0.240    16.469    
    ILOGIC_X1Y84         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.525    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.525    
                         arrival time                          62.268    
  -------------------------------------------------------------------
                         slack                                 45.742    

Slack (MET) :             45.749ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        2.109ns  (logic 1.068ns (50.630%)  route 1.041ns (49.370%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.588    60.164    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.041    61.346    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    U3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    62.030 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    62.030    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    62.273 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    62.273    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y83         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.432    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.179    15.991    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y83         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.228    
                         clock uncertainty            0.240    16.468    
    ILOGIC_X1Y83         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.524    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.524    
                         arrival time                          62.273    
  -------------------------------------------------------------------
                         slack                                 45.749    

Slack (MET) :             45.827ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        2.189ns  (logic 1.068ns (48.794%)  route 1.121ns (51.206%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.588    60.164    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.121    61.426    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    V1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    62.110 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    62.110    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    62.353 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    62.353    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y85         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.432    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.812 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    15.992    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y85         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.229    
                         clock uncertainty            0.240    16.469    
    ILOGIC_X1Y85         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.525    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.525    
                         arrival time                          62.353    
  -------------------------------------------------------------------
                         slack                                 45.827    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       45.975ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.097ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.304ns  (logic 3.867ns (52.943%)  route 3.437ns (47.057%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 2.726 - 1.500 ) 
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.705     1.527    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.456     1.983 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          3.437     5.420    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    M1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.016 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.016    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.831 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.831    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y97         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    15.673    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.297 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    17.726    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y97         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.334    
                         clock uncertainty           -0.240    18.094    
    ILOGIC_X1Y97         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.929    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.929    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  9.097    

Slack (MET) :             9.108ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 3.867ns (53.019%)  route 3.427ns (46.981%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 2.726 - 1.500 ) 
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.705     1.527    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.456     1.983 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          3.427     5.410    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    K3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.006 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.006    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.821 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.821    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y96         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    15.673    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.297 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    17.726    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y96         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.334    
                         clock uncertainty           -0.240    18.094    
    ILOGIC_X1Y96         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.929    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.929    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  9.108    

Slack (MET) :             9.247ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.153ns  (logic 3.867ns (54.063%)  route 3.286ns (45.937%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 2.724 - 1.500 ) 
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.705     1.527    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.456     1.983 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          3.286     5.269    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    L3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     7.865 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.865    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y95         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.680 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.680    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y95         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    15.673    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.297 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.427    17.724    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y95         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.332    
                         clock uncertainty           -0.240    18.092    
    ILOGIC_X1Y95         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.927    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.927    
                         arrival time                          -8.680    
  -------------------------------------------------------------------
                         slack                                  9.247    

Slack (MET) :             9.567ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.831ns  (logic 3.867ns (56.613%)  route 2.964ns (43.387%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 2.722 - 1.500 ) 
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.705     1.527    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.456     1.983 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.964     4.947    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    M3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     7.543 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.543    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y92         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.358 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y92         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    15.673    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.297 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    17.722    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y92         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.330    
                         clock uncertainty           -0.240    18.090    
    ILOGIC_X1Y92         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.925    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.925    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  9.567    

Slack (MET) :             9.578ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.820ns  (logic 3.867ns (56.701%)  route 2.953ns (43.299%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 2.722 - 1.500 ) 
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.705     1.527    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.456     1.983 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.953     4.936    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    M2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     7.532 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.532    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.347 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.347    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y91         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    15.673    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.297 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    17.722    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y91         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.330    
                         clock uncertainty           -0.240    18.090    
    ILOGIC_X1Y91         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.925    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.925    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                  9.578    

Slack (MET) :             9.728ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.669ns  (logic 3.867ns (57.983%)  route 2.802ns (42.017%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 2.722 - 1.500 ) 
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.705     1.527    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.456     1.983 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.802     4.786    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    K5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     7.382 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.382    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y90         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.197 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.197    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y90         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    15.673    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.297 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    17.722    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y90         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.330    
                         clock uncertainty           -0.240    18.090    
    ILOGIC_X1Y90         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.925    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.925    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                  9.728    

Slack (MET) :             9.729ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.669ns  (logic 3.867ns (57.988%)  route 2.802ns (42.012%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 2.722 - 1.500 ) 
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.705     1.527    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.456     1.983 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.802     4.785    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    L4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     7.381 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.381    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y89         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.196 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.196    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y89         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    15.673    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.297 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    17.722    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y89         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.330    
                         clock uncertainty           -0.240    18.090    
    ILOGIC_X1Y89         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.925    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.925    
                         arrival time                          -8.196    
  -------------------------------------------------------------------
                         slack                                  9.729    

Slack (MET) :             9.891ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 3.867ns (59.421%)  route 2.641ns (40.579%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 2.723 - 1.500 ) 
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.705     1.527    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.456     1.983 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.641     4.624    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    L6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     7.220 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.220    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y88         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.035 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.035    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y88         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    17.911 f  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    19.073    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    11.749 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    13.388    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.479 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    15.024    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.107 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    15.673    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.297 f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.426    17.723    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y88         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.607    18.331    
                         clock uncertainty           -0.240    18.091    
    ILOGIC_X1Y88         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.926    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.926    
                         arrival time                          -8.035    
  -------------------------------------------------------------------
                         slack                                  9.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.975ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        2.334ns  (logic 1.068ns (45.762%)  route 1.266ns (54.238%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.588    60.164    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.266    61.571    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    L6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    62.255 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    62.255    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y88         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    62.498 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    62.498    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y88         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    14.426    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    15.989    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y88         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.226    
                         clock uncertainty            0.240    16.466    
    ILOGIC_X1Y88         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.522    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.522    
                         arrival time                          62.498    
  -------------------------------------------------------------------
                         slack                                 45.975    

Slack (MET) :             46.050ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        2.409ns  (logic 1.068ns (44.340%)  route 1.341ns (55.660%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.588    60.164    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.341    61.645    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    L4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    62.329 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    62.329    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y89         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    62.572 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    62.572    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y89         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    14.426    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    15.989    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y89         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.226    
                         clock uncertainty            0.240    16.466    
    ILOGIC_X1Y89         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.522    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.522    
                         arrival time                          62.572    
  -------------------------------------------------------------------
                         slack                                 46.050    

Slack (MET) :             46.055ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        2.413ns  (logic 1.068ns (44.256%)  route 1.345ns (55.744%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.588    60.164    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.345    61.650    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    K5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    62.334 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    62.334    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y90         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    62.577 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    62.577    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y90         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    14.426    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    15.989    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y90         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.226    
                         clock uncertainty            0.240    16.466    
    ILOGIC_X1Y90         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.522    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.522    
                         arrival time                          62.577    
  -------------------------------------------------------------------
                         slack                                 46.055    

Slack (MET) :             46.121ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        2.478ns  (logic 1.068ns (43.101%)  route 1.410ns (56.899%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.588    60.164    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.410    61.715    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    M2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    62.399 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    62.399    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    62.642 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    62.642    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y91         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    14.426    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    15.988    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y91         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.225    
                         clock uncertainty            0.240    16.465    
    ILOGIC_X1Y91         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.521    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.521    
                         arrival time                          62.642    
  -------------------------------------------------------------------
                         slack                                 46.121    

Slack (MET) :             46.135ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        2.493ns  (logic 1.068ns (42.847%)  route 1.425ns (57.153%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.588    60.164    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.425    61.729    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    M3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    62.413 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    62.413    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y92         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    62.656 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    62.656    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y92         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    14.426    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    15.988    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y92         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.225    
                         clock uncertainty            0.240    16.465    
    ILOGIC_X1Y92         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.521    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.521    
                         arrival time                          62.656    
  -------------------------------------------------------------------
                         slack                                 46.135    

Slack (MET) :             46.287ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        2.647ns  (logic 1.068ns (40.350%)  route 1.579ns (59.650%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.588    60.164    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.579    61.884    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    L3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    62.568 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    62.568    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y95         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    62.811 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    62.811    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y95         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    14.426    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.184    15.990    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y95         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.227    
                         clock uncertainty            0.240    16.467    
    ILOGIC_X1Y95         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.523    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.523    
                         arrival time                          62.811    
  -------------------------------------------------------------------
                         slack                                 46.287    

Slack (MET) :             46.341ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        2.702ns  (logic 1.068ns (39.531%)  route 1.634ns (60.469%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.588    60.164    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.634    61.938    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    K3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    62.622 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    62.622    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    62.865 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    62.865    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y96         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    14.426    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    15.991    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y96         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.228    
                         clock uncertainty            0.240    16.468    
    ILOGIC_X1Y96         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.524    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.524    
                         arrival time                          62.865    
  -------------------------------------------------------------------
                         slack                                 46.341    

Slack (MET) :             46.356ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        2.716ns  (logic 1.068ns (39.321%)  route 1.648ns (60.679%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    60.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440    60.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    58.311 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    58.810    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    58.836 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    59.402    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.452 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    59.846    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    59.866 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    60.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    59.051 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    59.550    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.576 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.588    60.164    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y71         FDRE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.648    61.953    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    M1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    62.637 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    62.637    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    62.880 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    62.880    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y97         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    15.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480    15.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    12.755 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    13.298    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.327 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    14.162    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.215 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    14.426    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.806 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    15.991    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y97         ISERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.228    
                         clock uncertainty            0.240    16.468    
    ILOGIC_X1Y97         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.524    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.524    
                         arrival time                          62.880    
  -------------------------------------------------------------------
                         slack                                 46.356    





---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.312ns fall@4.312ns period=48.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.687ns  (mem_refclk rise@6.000ns - sync_pulse fall@4.312ns)
  Data Path Delay:        0.621ns  (logic 0.000ns (0.000%)  route 0.621ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 5.196 - 6.000 ) 
    Source Clock Delay      (SCD):    -0.786ns = ( 3.527 - 4.312 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse fall edge)
                                                      4.312     4.312 f  
    E3                                                0.000     4.312 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.312    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     5.794 f  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     7.027    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -0.043 f  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     1.676    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     1.772 f  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     3.439    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.527 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.621     4.148    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.589     5.196    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.607     5.803    
                         clock uncertainty           -0.240     5.564    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.182     5.382    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          5.382    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  1.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.312ns fall@4.312ns period=48.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.312ns  (mem_refclk rise@0.000ns - sync_pulse rise@1.312ns)
  Data Path Delay:        0.589ns  (logic 0.000ns (0.000%)  route 0.589ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.165ns
    Source Clock Delay      (SCD):    -1.393ns = ( -0.081 - 1.312 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      1.312     1.312 r  
    E3                                                0.000     1.312 r  sys_clock (IN)
                         net (fo=0)                   0.000     1.312    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     2.724 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     3.886    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -3.438 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -1.799    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -1.708 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    -0.164    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    -0.081 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.589     0.508    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.621    -0.165    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.607    -0.772    
                         clock uncertainty            0.240    -0.533    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.174    -0.359    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.867    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        2.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clk rise@9.000ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 13.707 - 12.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 11.262 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      9.000     9.000 r  
    E3                                                0.000     9.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     9.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    10.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233    11.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     4.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     6.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     6.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     8.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     8.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     8.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434    11.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338    11.600 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    11.600    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000    13.707    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.703    14.410    
                         clock uncertainty           -0.071    14.339    
    OUT_FIFO_X1Y4        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    13.688    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         13.688    
                         arrival time                         -11.600    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.591ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clk rise@6.000ns)
  Data Path Delay:        3.048ns  (logic 0.517ns (16.959%)  route 2.531ns (83.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 14.119 - 12.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 11.262 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.779 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.531    11.311    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y50         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    14.119    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y50         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    14.822    
                         clock uncertainty           -0.071    14.751    
    OLOGIC_X1Y50         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                  2.591    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clk rise@6.000ns)
  Data Path Delay:        3.036ns  (logic 0.517ns (17.029%)  route 2.519ns (82.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 14.119 - 12.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 11.262 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.779 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.519    11.298    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y51         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    14.119    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y51         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    14.822    
                         clock uncertainty           -0.071    14.751    
    OLOGIC_X1Y51         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                         -11.298    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clk rise@6.000ns)
  Data Path Delay:        2.894ns  (logic 0.517ns (17.862%)  route 2.377ns (82.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 14.119 - 12.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 11.262 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.779 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.377    11.157    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y52         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    14.119    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    14.822    
                         clock uncertainty           -0.071    14.751    
    OLOGIC_X1Y52         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                         -11.157    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clk rise@6.000ns)
  Data Path Delay:        2.882ns  (logic 0.517ns (17.940%)  route 2.365ns (82.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 14.119 - 12.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 11.262 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.779 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.365    11.144    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y53         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    14.119    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    14.822    
                         clock uncertainty           -0.071    14.751    
    OLOGIC_X1Y53         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                         -11.144    
  -------------------------------------------------------------------
                         slack                                  2.758    

Slack (MET) :             2.910ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clk rise@6.000ns)
  Data Path Delay:        2.730ns  (logic 0.517ns (18.937%)  route 2.213ns (81.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 14.119 - 12.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 11.262 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.779 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.213    10.992    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y54         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    14.119    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y54         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    14.822    
                         clock uncertainty           -0.071    14.751    
    OLOGIC_X1Y54         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                         -10.992    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clk rise@6.000ns)
  Data Path Delay:        2.718ns  (logic 0.517ns (19.025%)  route 2.201ns (80.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 14.117 - 12.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 11.262 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.779 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.201    10.980    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y55         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.410    14.117    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y55         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    14.820    
                         clock uncertainty           -0.071    14.749    
    OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.900    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.900    
                         arrival time                         -10.980    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             3.072ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clk rise@6.000ns)
  Data Path Delay:        2.566ns  (logic 0.517ns (20.150%)  route 2.049ns (79.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 14.117 - 12.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 11.262 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.779 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.049    10.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y56         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.410    14.117    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y56         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    14.820    
                         clock uncertainty           -0.071    14.749    
    OLOGIC_X1Y56         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.900    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.900    
                         arrival time                         -10.828    
  -------------------------------------------------------------------
                         slack                                  3.072    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clk rise@6.000ns)
  Data Path Delay:        2.524ns  (logic 0.517ns (20.482%)  route 2.007ns (79.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 14.118 - 12.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 11.262 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.779 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.007    10.787    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y62         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.411    14.118    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    14.821    
                         clock uncertainty           -0.071    14.750    
    OLOGIC_X1Y62         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.901    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.901    
                         arrival time                         -10.787    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.237ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clk rise@6.000ns)
  Data Path Delay:        2.399ns  (logic 0.517ns (21.550%)  route 1.882ns (78.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 14.115 - 12.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 11.262 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.779 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.882    10.661    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y59         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.408    14.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    14.818    
                         clock uncertainty           -0.071    14.747    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.898    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.898    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                  3.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.913 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.913    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.661    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.168     1.829    
    OUT_FIFO_X1Y4        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.818    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.272ns (27.204%)  route 0.728ns (72.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.728     2.741    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y61         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     1.841    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y61         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.168     2.009    
    OLOGIC_X1Y61         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.568    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.272ns (27.054%)  route 0.733ns (72.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.733     2.746    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y60         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.840    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y60         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.168     2.008    
    OLOGIC_X1Y60         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.567    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.272ns (25.419%)  route 0.798ns (74.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.798     2.811    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y59         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.178     1.839    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.168     2.007    
    OLOGIC_X1Y59         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.566    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.272ns (23.739%)  route 0.874ns (76.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.874     2.887    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y56         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.178     1.839    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y56         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.168     2.007    
    OLOGIC_X1Y56         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.566    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.272ns (22.931%)  route 0.914ns (77.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.914     2.927    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y62         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     1.841    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.168     2.009    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.568    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.272ns (22.285%)  route 0.949ns (77.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.949     2.961    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y55         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.178     1.839    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y55         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.168     2.007    
    OLOGIC_X1Y55         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.566    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.272ns (22.185%)  route 0.954ns (77.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.954     2.967    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y54         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.840    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y54         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.168     2.008    
    OLOGIC_X1Y54         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.567    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.272ns (20.910%)  route 1.029ns (79.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.029     3.042    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y53         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.840    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.168     2.008    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.567    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.272ns (20.822%)  route 1.034ns (79.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.034     3.047    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y52         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.840    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.168     2.008    
    OLOGIC_X1Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.567    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.480    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        2.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clk_1 rise@9.000ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 13.697 - 12.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 11.251 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      9.000     9.000 r  
    E3                                                0.000     9.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     9.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    10.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233    11.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     4.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     6.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     6.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     8.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     8.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     8.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434    11.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338    11.589 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    11.589    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000    13.697    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.702    14.399    
                         clock uncertainty           -0.071    14.328    
    OUT_FIFO_X1Y5        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    13.677    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                         -11.589    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clk_1 rise@6.000ns)
  Data Path Delay:        2.712ns  (logic 0.517ns (19.067%)  route 2.195ns (80.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.097ns = ( 14.097 - 12.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 11.251 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.768 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.195    10.963    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y63         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    14.097    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y63         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702    14.799    
                         clock uncertainty           -0.071    14.728    
    OLOGIC_X1Y63         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.879    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.879    
                         arrival time                         -10.963    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clk_1 rise@6.000ns)
  Data Path Delay:        2.699ns  (logic 0.517ns (19.155%)  route 2.182ns (80.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.097ns = ( 14.097 - 12.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 11.251 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.768 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.182    10.950    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y64         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    14.097    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y64         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702    14.799    
                         clock uncertainty           -0.071    14.728    
    OLOGIC_X1Y64         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.879    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.879    
                         arrival time                         -10.950    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clk_1 rise@6.000ns)
  Data Path Delay:        2.557ns  (logic 0.517ns (20.216%)  route 2.040ns (79.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.097ns = ( 14.097 - 12.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 11.251 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.768 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.040    10.809    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y65         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    14.097    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702    14.799    
                         clock uncertainty           -0.071    14.728    
    OLOGIC_X1Y65         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.879    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.879    
                         arrival time                         -10.809    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.083ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clk_1 rise@6.000ns)
  Data Path Delay:        2.545ns  (logic 0.517ns (20.316%)  route 2.028ns (79.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.097ns = ( 14.097 - 12.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 11.251 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.768 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.028    10.796    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y66         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    14.097    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y66         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702    14.799    
                         clock uncertainty           -0.071    14.728    
    OLOGIC_X1Y66         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.879    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.879    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                  3.083    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clk_1 rise@6.000ns)
  Data Path Delay:        2.498ns  (logic 0.517ns (20.701%)  route 1.981ns (79.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.096ns = ( 14.096 - 12.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 11.251 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.768 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.981    10.749    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y74         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.399    14.096    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702    14.798    
                         clock uncertainty           -0.071    14.727    
    OLOGIC_X1Y74         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.878    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.878    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  3.129    

Slack (MET) :             3.233ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clk_1 rise@6.000ns)
  Data Path Delay:        2.393ns  (logic 0.517ns (21.604%)  route 1.876ns (78.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.095ns = ( 14.095 - 12.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 11.251 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.768 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.876    10.645    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y67         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.398    14.095    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y67         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702    14.797    
                         clock uncertainty           -0.071    14.726    
    OLOGIC_X1Y67         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.877    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                         -10.645    
  -------------------------------------------------------------------
                         slack                                  3.233    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clk_1 rise@6.000ns)
  Data Path Delay:        2.381ns  (logic 0.517ns (21.718%)  route 1.864ns (78.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.095ns = ( 14.095 - 12.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 11.251 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.768 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.864    10.632    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y68         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.398    14.095    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y68         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702    14.797    
                         clock uncertainty           -0.071    14.726    
    OLOGIC_X1Y68         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.877    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                         -10.632    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clk_1 rise@6.000ns)
  Data Path Delay:        2.374ns  (logic 0.517ns (21.777%)  route 1.857ns (78.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 14.093 - 12.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 11.251 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.768 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.857    10.626    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y69         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.093    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702    14.795    
                         clock uncertainty           -0.071    14.724    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.875    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.268ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clk_1 rise@6.000ns)
  Data Path Delay:        2.359ns  (logic 0.517ns (21.915%)  route 1.842ns (78.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.096ns = ( 14.096 - 12.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 11.251 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     8.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     1.645 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     3.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     5.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.768 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.842    10.611    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y73         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.399    14.096    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y73         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702    14.798    
                         clock uncertainty           -0.071    14.727    
    OLOGIC_X1Y73         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.878    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.878    
                         arrival time                         -10.611    
  -------------------------------------------------------------------
                         slack                                  3.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.906 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.906    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.652    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.170     1.822    
    OUT_FIFO_X1Y5        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.811    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.272ns (26.216%)  route 0.766ns (73.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.006 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.766     2.771    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y71         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.826    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     1.996    
    OLOGIC_X1Y71         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.555    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.272ns (24.802%)  route 0.825ns (75.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.006 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.825     2.831    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y70         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.826    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     1.996    
    OLOGIC_X1Y70         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.555    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.272ns (24.709%)  route 0.829ns (75.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.006 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.829     2.835    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y72         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.827    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y72         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     1.997    
    OLOGIC_X1Y72         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.556    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.272ns (23.630%)  route 0.879ns (76.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.006 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.879     2.885    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y69         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.826    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     1.996    
    OLOGIC_X1Y69         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.555    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.272ns (23.366%)  route 0.892ns (76.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.006 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.892     2.898    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y73         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y73         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     1.998    
    OLOGIC_X1Y73         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.557    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.557    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.272ns (23.316%)  route 0.895ns (76.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.006 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.895     2.900    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y68         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.826    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y68         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     1.996    
    OLOGIC_X1Y68         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.555    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.272ns (23.206%)  route 0.900ns (76.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.006 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.900     2.906    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y67         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.826    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y67         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     1.996    
    OLOGIC_X1Y67         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.555    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.272ns (22.341%)  route 0.946ns (77.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.006 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.946     2.951    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y74         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     1.998    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.557    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.557    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.272ns (21.815%)  route 0.975ns (78.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.006 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.975     2.981    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y66         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.827    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y66         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     1.997    
    OLOGIC_X1Y66         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.556    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  0.425    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.517ns (13.226%)  route 3.392ns (86.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.113ns = ( 8.113 - 6.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 5.262 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.779 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          3.392     6.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y86         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406     8.113    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703     8.816    
                         clock uncertainty           -0.071     8.745    
    OLOGIC_X1Y86         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.896    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.896    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.863ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.517ns (13.711%)  route 3.254ns (86.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.113ns = ( 8.113 - 6.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 5.262 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.779 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          3.254     6.033    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y85         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406     8.113    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y85         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703     8.816    
                         clock uncertainty           -0.071     8.745    
    OLOGIC_X1Y85         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.896    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.896    
                         arrival time                          -6.033    
  -------------------------------------------------------------------
                         slack                                  1.863    

Slack (MET) :             2.012ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.517ns (14.272%)  route 3.105ns (85.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.113ns = ( 8.113 - 6.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 5.262 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.779 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          3.105     5.885    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y84         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406     8.113    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y84         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703     8.816    
                         clock uncertainty           -0.071     8.745    
    OLOGIC_X1Y84         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.896    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.896    
                         arrival time                          -5.885    
  -------------------------------------------------------------------
                         slack                                  2.012    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clk_2 rise@3.000ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 7.707 - 6.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 5.262 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     4.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     5.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -1.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     0.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     0.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     2.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     5.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     5.600 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     5.600    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.707    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.703     8.410    
                         clock uncertainty           -0.071     8.339    
    OUT_FIFO_X1Y6        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651     7.688    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                          7.688    
                         arrival time                          -5.600    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.157ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.517ns (14.882%)  route 2.957ns (85.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.110ns = ( 8.110 - 6.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 5.262 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.779 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.957     5.737    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y83         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.110    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703     8.813    
                         clock uncertainty           -0.071     8.742    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.893    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.893    
                         arrival time                          -5.737    
  -------------------------------------------------------------------
                         slack                                  2.157    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clk_2 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.110ns = ( 8.110 - 6.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 5.262 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     4.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     5.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -1.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     0.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     0.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     2.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     5.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     5.532 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     6.008    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.110    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.703     8.813    
                         clock uncertainty           -0.071     8.742    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.385     8.357    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clk_2 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.110ns = ( 8.110 - 6.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 5.262 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     4.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     5.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -1.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     0.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     0.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     2.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     5.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     5.532 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     6.008    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.110    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.703     8.813    
                         clock uncertainty           -0.071     8.742    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.385     8.357    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clk_2 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.110ns = ( 8.110 - 6.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 5.262 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     4.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     5.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -1.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     0.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     0.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     2.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     5.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     5.532 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     6.008    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.110    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.703     8.813    
                         clock uncertainty           -0.071     8.742    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.385     8.357    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clk_2 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.110ns = ( 8.110 - 6.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 5.262 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     4.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     5.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -1.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     0.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     0.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     2.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.828    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     5.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     5.532 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     6.008    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.110    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.703     8.813    
                         clock uncertainty           -0.071     8.742    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.385     8.357    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.446ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.517ns (16.233%)  route 2.668ns (83.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.110ns = ( 8.110 - 6.000 ) 
    Source Clock Delay      (SCD):    2.262ns = ( 5.262 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.172    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.262 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.779 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.668     5.447    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.189    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.559 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.707 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.110    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.703     8.813    
                         clock uncertainty           -0.071     8.742    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.893    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          7.893    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                  2.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.272ns (29.836%)  route 0.640ns (70.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.640     2.652    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y76         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.838    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.168     2.006    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.565    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.913 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.913    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.661    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.168     1.829    
    OUT_FIFO_X1Y6        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.818    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.878 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     2.038    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.837    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.168     2.005    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     1.917    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.878 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     2.038    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.837    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.168     2.005    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     1.917    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.878 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     2.038    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.837    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.168     2.005    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     1.917    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.878 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     2.038    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.837    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.168     2.005    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     1.917    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.272ns (27.765%)  route 0.708ns (72.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.708     2.721    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y79         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.837    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.168     2.005    
    OLOGIC_X1Y79         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.564    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.272ns (22.201%)  route 0.953ns (77.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.953     2.966    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y77         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.838    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.168     2.006    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.565    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.272ns (21.110%)  route 1.016ns (78.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.016     3.029    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y78         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.838    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y78         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.168     2.006    
    OLOGIC_X1Y78         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.565    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.272ns (19.323%)  route 1.136ns (80.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.351    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.136     3.148    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y80         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.567    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.573 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.661 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.837    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y80         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.168     2.005    
    OLOGIC_X1Y80         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.564    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  0.585    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        2.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clk_3 rise@3.000ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 7.697 - 6.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 5.251 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     4.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     5.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -1.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     0.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     0.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     2.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     5.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     5.589 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     5.589    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.697    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.702     8.399    
                         clock uncertainty           -0.071     8.328    
    OUT_FIFO_X1Y7        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651     7.677    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clk_3 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 8.116 - 6.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 5.251 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     4.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     5.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -1.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     0.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     0.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     2.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     5.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     5.521 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     5.997    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     8.116    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.702     8.818    
                         clock uncertainty           -0.071     8.747    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.385     8.362    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.362    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clk_3 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 8.116 - 6.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 5.251 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     4.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     5.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -1.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     0.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     0.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     2.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     5.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     5.521 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     5.997    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     8.116    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.702     8.818    
                         clock uncertainty           -0.071     8.747    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.385     8.362    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.362    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clk_3 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 8.116 - 6.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 5.251 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     4.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     5.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -1.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     0.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     0.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     2.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     5.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     5.521 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     5.997    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     8.116    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.702     8.818    
                         clock uncertainty           -0.071     8.747    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.385     8.362    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.362    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clk_3 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 8.116 - 6.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 5.251 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     4.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     5.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -1.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     0.364    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     0.460 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666     2.126    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.214 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.817    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     5.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     5.521 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     5.997    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     8.116    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.702     8.818    
                         clock uncertainty           -0.071     8.747    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.385     8.362    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.362    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.517ns (15.944%)  route 2.726ns (84.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 8.119 - 6.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 5.251 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.768 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.726     5.494    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y98         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422     8.119    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702     8.821    
                         clock uncertainty           -0.071     8.750    
    OLOGIC_X1Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.901    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -5.494    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.517ns (16.655%)  route 2.587ns (83.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 8.119 - 6.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 5.251 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.768 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.587     5.356    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y97         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422     8.119    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y97         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702     8.821    
                         clock uncertainty           -0.071     8.750    
    OLOGIC_X1Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.901    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -5.356    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.694ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.517ns (17.490%)  route 2.439ns (82.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 8.119 - 6.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 5.251 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.768 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.439     5.207    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y96         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422     8.119    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y96         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702     8.821    
                         clock uncertainty           -0.071     8.750    
    OLOGIC_X1Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.901    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -5.207    
  -------------------------------------------------------------------
                         slack                                  2.694    

Slack (MET) :             2.839ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.517ns (18.414%)  route 2.291ns (81.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 8.116 - 6.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 5.251 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.768 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.291     5.059    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y95         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     8.116    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y95         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702     8.818    
                         clock uncertainty           -0.071     8.747    
    OLOGIC_X1Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.898    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.898    
                         arrival time                          -5.059    
  -------------------------------------------------------------------
                         slack                                  2.839    

Slack (MET) :             3.017ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.517ns (19.631%)  route 2.117ns (80.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 8.120 - 6.000 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 5.251 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.183    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.251 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.768 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.117     4.885    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y88         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162     8.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     2.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544     4.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.179    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.549 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.697 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423     8.120    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y88         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702     8.822    
                         clock uncertainty           -0.071     8.751    
    OLOGIC_X1Y88         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.902    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.902    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                  3.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.906 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.906    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.652    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.170     1.822    
    OUT_FIFO_X1Y7        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.811    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.871 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     2.031    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.834    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.170     2.004    
    OLOGIC_X1Y93         OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     1.916    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.871 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     2.031    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.834    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.170     2.004    
    OLOGIC_X1Y93         OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     1.916    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.871 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     2.031    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.834    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.170     2.004    
    OLOGIC_X1Y93         OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     1.916    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.871 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     2.031    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.834    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.170     2.004    
    OLOGIC_X1Y93         OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     1.916    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.272ns (27.621%)  route 0.713ns (72.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.006 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.713     2.719    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y89         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.835    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     2.005    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.564    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.272ns (26.525%)  route 0.753ns (73.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.006 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.753     2.759    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y90         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.835    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y90         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     2.005    
    OLOGIC_X1Y90         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.564    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.272ns (25.081%)  route 0.812ns (74.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.006 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.812     2.818    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y92         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.834    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y92         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     2.004    
    OLOGIC_X1Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.563    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.272ns (25.076%)  route 0.813ns (74.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.006 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.813     2.819    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y91         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.834    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y91         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.170     2.004    
    OLOGIC_X1Y91         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.563    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.819    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.272ns (23.787%)  route 0.871ns (76.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.358    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.734 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.006 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.871     2.877    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.576    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.564 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.652 r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.834    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.170     2.004    
    OLOGIC_X1Y93         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.563    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.314    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  JTCK
  To Clock:  JTCK

Setup :            0  Failing Endpoints,  Worst Slack       46.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.738ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.045ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[0]/PRE
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK fall@50.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.580ns (17.526%)  route 2.729ns (82.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 55.169 - 50.000 ) 
    Source Clock Delay      (SCD):    5.474ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.881     5.474    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.456     5.930 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           0.982     6.911    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.124     7.035 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          1.748     8.783    chiptop0/system/dtm/tapIO_controllerInternal/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X3Y22          FDPE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401    51.401 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    53.412 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.757    55.169    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X3Y22          FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.267    55.437    
                         clock uncertainty           -0.252    55.184    
    SLICE_X3Y22          FDPE (Recov_fdpe_C_PRE)     -0.356    54.828    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[0]
  -------------------------------------------------------------------
                         required time                         54.828    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                 46.045    

Slack (MET) :             47.139ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK fall@50.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.580ns (26.709%)  route 1.592ns (73.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 55.171 - 50.000 ) 
    Source Clock Delay      (SCD):    5.474ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.881     5.474    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.456     5.930 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           0.982     6.911    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.124     7.035 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.610     7.645    chiptop0/system/dtm/tapIO_controllerInternal/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X3Y21          FDCE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401    51.401 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    53.412 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.759    55.171    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X3Y21          FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.267    55.439    
                         clock uncertainty           -0.252    55.186    
    SLICE_X3Y21          FDCE (Recov_fdce_C_CLR)     -0.402    54.784    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]
  -------------------------------------------------------------------
                         required time                         54.784    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                 47.139    

Slack (MET) :             47.139ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK fall@50.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.580ns (26.709%)  route 1.592ns (73.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 55.171 - 50.000 ) 
    Source Clock Delay      (SCD):    5.474ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.881     5.474    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.456     5.930 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           0.982     6.911    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.124     7.035 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.610     7.645    chiptop0/system/dtm/tapIO_controllerInternal/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X3Y21          FDCE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401    51.401 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    53.412 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.759    55.171    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X3Y21          FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.267    55.439    
                         clock uncertainty           -0.252    55.186    
    SLICE_X3Y21          FDCE (Recov_fdce_C_CLR)     -0.402    54.784    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]
  -------------------------------------------------------------------
                         required time                         54.784    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                 47.139    

Slack (MET) :             47.139ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK fall@50.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.580ns (26.709%)  route 1.592ns (73.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 55.171 - 50.000 ) 
    Source Clock Delay      (SCD):    5.474ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.881     5.474    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.456     5.930 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           0.982     6.911    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.124     7.035 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.610     7.645    chiptop0/system/dtm/tapIO_controllerInternal/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X3Y21          FDCE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401    51.401 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    53.412 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.759    55.171    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X3Y21          FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.267    55.439    
                         clock uncertainty           -0.252    55.186    
    SLICE_X3Y21          FDCE (Recov_fdce_C_CLR)     -0.402    54.784    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]
  -------------------------------------------------------------------
                         required time                         54.784    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                 47.139    

Slack (MET) :             47.139ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[4]/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK fall@50.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.580ns (26.709%)  route 1.592ns (73.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 55.171 - 50.000 ) 
    Source Clock Delay      (SCD):    5.474ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.881     5.474    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.456     5.930 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           0.982     6.911    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.124     7.035 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.610     7.645    chiptop0/system/dtm/tapIO_controllerInternal/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X3Y21          FDCE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401    51.401 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    53.412 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.759    55.171    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X3Y21          FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.267    55.439    
                         clock uncertainty           -0.252    55.186    
    SLICE_X3Y21          FDCE (Recov_fdce_C_CLR)     -0.402    54.784    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[4]
  -------------------------------------------------------------------
                         required time                         54.784    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                 47.139    

Slack (MET) :             47.140ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK fall@50.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.580ns (26.564%)  route 1.603ns (73.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 55.168 - 50.000 ) 
    Source Clock Delay      (SCD):    5.474ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.881     5.474    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.456     5.930 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           0.982     6.911    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.124     7.035 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.622     7.657    chiptop0/system/dtm/tapIO_controllerInternal/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X4Y22          FDCE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401    51.401 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    53.412 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.756    55.168    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X4Y22          FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg/C  (IS_INVERTED)
                         clock pessimism              0.283    55.452    
                         clock uncertainty           -0.252    55.199    
    SLICE_X4Y22          FDCE (Recov_fdce_C_CLR)     -0.402    54.797    chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg
  -------------------------------------------------------------------
                         required time                         54.797    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                 47.140    

Slack (MET) :             95.807ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_dmactive_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.580ns (16.523%)  route 2.930ns (83.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns = ( 105.165 - 100.000 ) 
    Source Clock Delay      (SCD):    5.474ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.881     5.474    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.456     5.930 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           0.982     6.911    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.124     7.035 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          1.949     8.984    chiptop0/system/tlDM/dmOuter/dmOuter/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X5Y24          FDCE                                         f  chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_dmactive_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.753   105.165    chiptop0/system/tlDM/dmOuter/dmOuter/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y24          FDCE                                         r  chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_dmactive_reg/C
                         clock pessimism              0.283   105.449    
                         clock uncertainty           -0.252   105.196    
    SLICE_X5Y24          FDCE (Recov_fdce_C_CLR)     -0.405   104.791    chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_dmactive_reg
  -------------------------------------------------------------------
                         required time                        104.791    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                 95.807    

Slack (MET) :             95.807ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_haltreq_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.580ns (16.523%)  route 2.930ns (83.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns = ( 105.165 - 100.000 ) 
    Source Clock Delay      (SCD):    5.474ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.881     5.474    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.456     5.930 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           0.982     6.911    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.124     7.035 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          1.949     8.984    chiptop0/system/tlDM/dmOuter/dmOuter/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X5Y24          FDCE                                         f  chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_haltreq_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.753   105.165    chiptop0/system/tlDM/dmOuter/dmOuter/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y24          FDCE                                         r  chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_haltreq_reg/C
                         clock pessimism              0.283   105.449    
                         clock uncertainty           -0.252   105.196    
    SLICE_X5Y24          FDCE (Recov_fdce_C_CLR)     -0.405   104.791    chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_haltreq_reg
  -------------------------------------------------------------------
                         required time                        104.791    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                 95.807    

Slack (MET) :             95.807ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.580ns (16.523%)  route 2.930ns (83.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns = ( 105.165 - 100.000 ) 
    Source Clock Delay      (SCD):    5.474ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.881     5.474    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.456     5.930 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           0.982     6.911    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.124     7.035 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          1.949     8.984    chiptop0/system/tlDM/dmOuter/dmOuter/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X5Y24          FDCE                                         f  chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.753   105.165    chiptop0/system/tlDM/dmOuter/dmOuter/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y24          FDCE                                         r  chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg/C
                         clock pessimism              0.283   105.449    
                         clock uncertainty           -0.252   105.196    
    SLICE_X5Y24          FDCE (Recov_fdce_C_CLR)     -0.405   104.791    chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg
  -------------------------------------------------------------------
                         required time                        104.791    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                 95.807    

Slack (MET) :             95.807ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/dmOuter/debugIntRegs_0_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.580ns (16.523%)  route 2.930ns (83.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns = ( 105.165 - 100.000 ) 
    Source Clock Delay      (SCD):    5.474ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.496    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     3.592 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.881     5.474    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.456     5.930 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           0.982     6.911    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.124     7.035 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          1.949     8.984    chiptop0/system/tlDM/dmOuter/dmOuter/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X5Y24          FDCE                                         f  chiptop0/system/tlDM/dmOuter/dmOuter/debugIntRegs_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.321    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   103.412 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.753   105.165    chiptop0/system/tlDM/dmOuter/dmOuter/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y24          FDCE                                         r  chiptop0/system/tlDM/dmOuter/dmOuter/debugIntRegs_0_reg/C
                         clock pessimism              0.283   105.449    
                         clock uncertainty           -0.252   105.196    
    SLICE_X5Y24          FDCE (Recov_fdce_C_CLR)     -0.405   104.791    chiptop0/system/tlDM/dmOuter/dmOuter/debugIntRegs_0_reg
  -------------------------------------------------------------------
                         required time                        104.791    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                 95.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/busyReg_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.186ns (26.334%)  route 0.520ns (73.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.659     1.569    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141     1.710 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           0.326     2.036    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.045     2.081 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.195     2.275    chiptop0/system/dtm/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X2Y23          FDCE                                         f  chiptop0/system/dtm/busyReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.932     2.087    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  chiptop0/system/dtm/busyReg_reg/C
                         clock pessimism             -0.483     1.604    
    SLICE_X2Y23          FDCE (Remov_fdce_C_CLR)     -0.067     1.537    chiptop0/system/dtm/busyReg_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/stickyBusyReg_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.186ns (26.334%)  route 0.520ns (73.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.659     1.569    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141     1.710 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           0.326     2.036    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.045     2.081 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.195     2.275    chiptop0/system/dtm/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X2Y23          FDCE                                         f  chiptop0/system/dtm/stickyBusyReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.932     2.087    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  chiptop0/system/dtm/stickyBusyReg_reg/C
                         clock pessimism             -0.483     1.604    
    SLICE_X2Y23          FDCE (Remov_fdce_C_CLR)     -0.067     1.537    chiptop0/system/dtm/stickyBusyReg_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/stickyNonzeroRespReg_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.186ns (26.334%)  route 0.520ns (73.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.659     1.569    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141     1.710 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           0.326     2.036    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.045     2.081 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.195     2.275    chiptop0/system/dtm/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X2Y23          FDCE                                         f  chiptop0/system/dtm/stickyNonzeroRespReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.932     2.087    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  chiptop0/system/dtm/stickyNonzeroRespReg_reg/C
                         clock pessimism             -0.483     1.604    
    SLICE_X2Y23          FDCE (Remov_fdce_C_CLR)     -0.067     1.537    chiptop0/system/dtm/stickyNonzeroRespReg_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiReqValidReg_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.186ns (26.334%)  route 0.520ns (73.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.659     1.569    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141     1.710 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           0.326     2.036    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.045     2.081 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.195     2.275    chiptop0/system/dtm/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X3Y23          FDCE                                         f  chiptop0/system/dtm/dmiReqValidReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.932     2.087    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  chiptop0/system/dtm/dmiReqValidReg_reg/C
                         clock pessimism             -0.483     1.604    
    SLICE_X3Y23          FDCE (Remov_fdce_C_CLR)     -0.092     1.512    chiptop0/system/dtm/dmiReqValidReg_reg
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/downgradeOpReg_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.186ns (26.334%)  route 0.520ns (73.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.659     1.569    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141     1.710 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           0.326     2.036    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.045     2.081 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.195     2.275    chiptop0/system/dtm/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X3Y23          FDCE                                         f  chiptop0/system/dtm/downgradeOpReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.932     2.087    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  chiptop0/system/dtm/downgradeOpReg_reg/C
                         clock pessimism             -0.483     1.604    
    SLICE_X3Y23          FDCE (Remov_fdce_C_CLR)     -0.092     1.512    chiptop0/system/dtm/downgradeOpReg_reg
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]/PRE
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.734%)  route 0.632ns (77.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.659     1.569    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141     1.710 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           0.326     2.036    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.045     2.081 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.306     2.387    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X5Y21          FDPE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.934     2.089    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y21          FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]/C
                         clock pessimism             -0.506     1.583    
    SLICE_X5Y21          FDPE (Remov_fdpe_C_PRE)     -0.095     1.488    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]/PRE
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.734%)  route 0.632ns (77.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.659     1.569    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141     1.710 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           0.326     2.036    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.045     2.081 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.306     2.387    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X5Y21          FDPE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.934     2.089    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y21          FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]/C
                         clock pessimism             -0.506     1.583    
    SLICE_X5Y21          FDPE (Remov_fdpe_C_PRE)     -0.095     1.488    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]/PRE
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.734%)  route 0.632ns (77.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.659     1.569    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141     1.710 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           0.326     2.036    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.045     2.081 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.306     2.387    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X5Y21          FDPE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.934     2.089    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y21          FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]/C
                         clock pessimism             -0.506     1.583    
    SLICE_X5Y21          FDPE (Remov_fdpe_C_PRE)     -0.095     1.488    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.614%)  route 0.637ns (77.386%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.659     1.569    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141     1.710 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           0.326     2.036    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.045     2.081 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.311     2.392    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X4Y21          FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.934     2.089    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/sync_2_reg/C
                         clock pessimism             -0.506     1.583    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.092     1.491    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_sink_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]/PRE
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.614%)  route 0.637ns (77.386%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.910 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.659     1.569    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141     1.710 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=6, routed)           0.326     2.036    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.045     2.081 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.311     2.392    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X4Y21          FDPE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.155 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.934     2.089    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X4Y21          FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]/C
                         clock pessimism             -0.506     1.583    
    SLICE_X4Y21          FDPE (Remov_fdpe_C_PRE)     -0.095     1.488    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.904    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_harnessSysPLLNode
  To Clock:  clk_out1_harnessSysPLLNode

Setup :            0  Failing Endpoints,  Worst Slack        7.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.648ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.296ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[6]/PRE
                            (recovery check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        12.069ns  (logic 0.580ns (4.806%)  route 11.489ns (95.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 18.553 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.799    -0.741    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X48Y33         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=31, routed)          2.577     2.293    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X32Y25         LUT1 (Prop_lut1_I0_O)        0.124     2.417 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/reg_dcsr_cause[2]_i_1/O
                         net (fo=1487, routed)        8.912    11.329    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[15]_rep_1
    OLOGIC_X1Y112        FDPE                                         f  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.573    18.553    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/clk_out1
    OLOGIC_X1Y112        FDPE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[6]/C
                         clock pessimism              0.480    19.033    
                         clock uncertainty           -0.122    18.911    
    OLOGIC_X1Y112        FDPE (Recov_fdpe_C_PRE)     -0.286    18.625    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[6]
  -------------------------------------------------------------------
                         required time                         18.625    
                         arrival time                         -11.329    
  -------------------------------------------------------------------
                         slack                                  7.296    

Slack (MET) :             7.437ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        11.929ns  (logic 0.580ns (4.862%)  route 11.349ns (95.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 18.553 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.799    -0.741    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X48Y33         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=31, routed)          2.577     2.293    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X32Y25         LUT1 (Prop_lut1_I0_O)        0.124     2.417 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/reg_dcsr_cause[2]_i_1/O
                         net (fo=1487, routed)        8.771    11.188    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[15]_rep_1
    OLOGIC_X1Y111        FDPE                                         f  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.573    18.553    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/clk_out1
    OLOGIC_X1Y111        FDPE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[5]/C
                         clock pessimism              0.480    19.033    
                         clock uncertainty           -0.122    18.911    
    OLOGIC_X1Y111        FDPE (Recov_fdpe_C_PRE)     -0.286    18.625    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[5]
  -------------------------------------------------------------------
                         required time                         18.625    
                         arrival time                         -11.188    
  -------------------------------------------------------------------
                         slack                                  7.437    

Slack (MET) :             7.587ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        11.778ns  (logic 0.580ns (4.924%)  route 11.198ns (95.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 18.553 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.799    -0.741    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X48Y33         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=31, routed)          2.577     2.293    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X32Y25         LUT1 (Prop_lut1_I0_O)        0.124     2.417 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/reg_dcsr_cause[2]_i_1/O
                         net (fo=1487, routed)        8.621    11.037    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[15]_rep_1
    OLOGIC_X1Y110        FDPE                                         f  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.573    18.553    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/clk_out1
    OLOGIC_X1Y110        FDPE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[7]/C
                         clock pessimism              0.480    19.033    
                         clock uncertainty           -0.122    18.911    
    OLOGIC_X1Y110        FDPE (Recov_fdpe_C_PRE)     -0.286    18.625    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[7]
  -------------------------------------------------------------------
                         required time                         18.625    
                         arrival time                         -11.037    
  -------------------------------------------------------------------
                         slack                                  7.587    

Slack (MET) :             7.738ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[9]/PRE
                            (recovery check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        11.627ns  (logic 0.580ns (4.988%)  route 11.047ns (95.012%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 18.553 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.799    -0.741    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X48Y33         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=31, routed)          2.577     2.293    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X32Y25         LUT1 (Prop_lut1_I0_O)        0.124     2.417 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/reg_dcsr_cause[2]_i_1/O
                         net (fo=1487, routed)        8.470    10.887    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[15]_rep_1
    OLOGIC_X1Y109        FDPE                                         f  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.573    18.553    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/clk_out1
    OLOGIC_X1Y109        FDPE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[9]/C
                         clock pessimism              0.480    19.033    
                         clock uncertainty           -0.122    18.911    
    OLOGIC_X1Y109        FDPE (Recov_fdpe_C_PRE)     -0.286    18.625    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[9]
  -------------------------------------------------------------------
                         required time                         18.625    
                         arrival time                         -10.887    
  -------------------------------------------------------------------
                         slack                                  7.738    

Slack (MET) :             7.889ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        11.477ns  (logic 0.580ns (5.054%)  route 10.897ns (94.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 18.553 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.799    -0.741    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X48Y33         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=31, routed)          2.577     2.293    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X32Y25         LUT1 (Prop_lut1_I0_O)        0.124     2.417 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/reg_dcsr_cause[2]_i_1/O
                         net (fo=1487, routed)        8.319    10.736    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[15]_rep_1
    OLOGIC_X1Y108        FDPE                                         f  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.573    18.553    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/clk_out1
    OLOGIC_X1Y108        FDPE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[8]/C
                         clock pessimism              0.480    19.033    
                         clock uncertainty           -0.122    18.911    
    OLOGIC_X1Y108        FDPE (Recov_fdpe_C_PRE)     -0.286    18.625    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[8]
  -------------------------------------------------------------------
                         required time                         18.625    
                         arrival time                         -10.736    
  -------------------------------------------------------------------
                         slack                                  7.889    

Slack (MET) :             8.039ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[10]/PRE
                            (recovery check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        11.326ns  (logic 0.580ns (5.121%)  route 10.746ns (94.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 18.553 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.799    -0.741    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X48Y33         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=31, routed)          2.577     2.293    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X32Y25         LUT1 (Prop_lut1_I0_O)        0.124     2.417 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/reg_dcsr_cause[2]_i_1/O
                         net (fo=1487, routed)        8.169    10.585    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[15]_rep_1
    OLOGIC_X1Y107        FDPE                                         f  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.573    18.553    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/clk_out1
    OLOGIC_X1Y107        FDPE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[10]/C
                         clock pessimism              0.480    19.033    
                         clock uncertainty           -0.122    18.911    
    OLOGIC_X1Y107        FDPE (Recov_fdpe_C_PRE)     -0.286    18.625    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[10]
  -------------------------------------------------------------------
                         required time                         18.625    
                         arrival time                         -10.585    
  -------------------------------------------------------------------
                         slack                                  8.039    

Slack (MET) :             8.190ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[12]/PRE
                            (recovery check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        11.175ns  (logic 0.580ns (5.190%)  route 10.595ns (94.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 18.553 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.799    -0.741    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X48Y33         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=31, routed)          2.577     2.293    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X32Y25         LUT1 (Prop_lut1_I0_O)        0.124     2.417 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/reg_dcsr_cause[2]_i_1/O
                         net (fo=1487, routed)        8.018    10.435    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[15]_rep_1
    OLOGIC_X1Y106        FDPE                                         f  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.573    18.553    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/clk_out1
    OLOGIC_X1Y106        FDPE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[12]/C
                         clock pessimism              0.480    19.033    
                         clock uncertainty           -0.122    18.911    
    OLOGIC_X1Y106        FDPE (Recov_fdpe_C_PRE)     -0.286    18.625    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[12]
  -------------------------------------------------------------------
                         required time                         18.625    
                         arrival time                         -10.435    
  -------------------------------------------------------------------
                         slack                                  8.190    

Slack (MET) :             8.340ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[11]/PRE
                            (recovery check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        11.025ns  (logic 0.580ns (5.261%)  route 10.445ns (94.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 18.553 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.799    -0.741    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X48Y33         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=31, routed)          2.577     2.293    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X32Y25         LUT1 (Prop_lut1_I0_O)        0.124     2.417 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/reg_dcsr_cause[2]_i_1/O
                         net (fo=1487, routed)        7.867    10.284    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[15]_rep_1
    OLOGIC_X1Y105        FDPE                                         f  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.573    18.553    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/clk_out1
    OLOGIC_X1Y105        FDPE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[11]/C
                         clock pessimism              0.480    19.033    
                         clock uncertainty           -0.122    18.911    
    OLOGIC_X1Y105        FDPE (Recov_fdpe_C_PRE)     -0.286    18.625    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[11]
  -------------------------------------------------------------------
                         required time                         18.625    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                  8.340    

Slack (MET) :             8.492ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[13]/PRE
                            (recovery check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        10.874ns  (logic 0.580ns (5.334%)  route 10.294ns (94.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 18.554 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.799    -0.741    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X48Y33         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=31, routed)          2.577     2.293    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X32Y25         LUT1 (Prop_lut1_I0_O)        0.124     2.417 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/reg_dcsr_cause[2]_i_1/O
                         net (fo=1487, routed)        7.717    10.133    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[15]_rep_1
    OLOGIC_X1Y104        FDPE                                         f  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.574    18.554    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/clk_out1
    OLOGIC_X1Y104        FDPE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[13]/C
                         clock pessimism              0.480    19.034    
                         clock uncertainty           -0.122    18.912    
    OLOGIC_X1Y104        FDPE (Recov_fdpe_C_PRE)     -0.286    18.626    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[13]
  -------------------------------------------------------------------
                         required time                         18.626    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                  8.492    

Slack (MET) :             8.643ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[15]/PRE
                            (recovery check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLLNode rise@20.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        10.724ns  (logic 0.580ns (5.409%)  route 10.144ns (94.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 18.554 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.799    -0.741    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X48Y33         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=31, routed)          2.577     2.293    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X32Y25         LUT1 (Prop_lut1_I0_O)        0.124     2.417 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/reg_dcsr_cause[2]_i_1/O
                         net (fo=1487, routed)        7.566     9.983    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[15]_rep_1
    OLOGIC_X1Y103        FDPE                                         f  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    22.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       1.574    18.554    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/clk_out1
    OLOGIC_X1Y103        FDPE                                         r  chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[15]/C
                         clock pessimism              0.480    19.034    
                         clock uncertainty           -0.122    18.912    
    OLOGIC_X1Y103        FDPE (Recov_fdpe_C_PRE)     -0.286    18.626    chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[15]
  -------------------------------------------------------------------
                         required time                         18.626    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                  8.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.209ns (36.567%)  route 0.363ns (63.433%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.654    -0.510    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X80Y41         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.346 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=1, routed)           0.163    -0.183    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X80Y41         LUT1 (Prop_lut1_I0_O)        0.045    -0.138 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__0/O
                         net (fo=3, routed)           0.199     0.062    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/reset__0
    SLICE_X81Y40         FDCE                                         f  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.930    -0.743    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X81Y40         FDCE                                         r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                         clock pessimism              0.250    -0.494    
    SLICE_X81Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.586    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.209ns (36.567%)  route 0.363ns (63.433%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.654    -0.510    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X80Y41         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.346 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=1, routed)           0.163    -0.183    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X80Y41         LUT1 (Prop_lut1_I0_O)        0.045    -0.138 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__0/O
                         net (fo=3, routed)           0.199     0.062    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/reset__0
    SLICE_X81Y40         FDCE                                         f  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.930    -0.743    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X81Y40         FDCE                                         r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/C
                         clock pessimism              0.250    -0.494    
    SLICE_X81Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.586    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.209ns (36.567%)  route 0.363ns (63.433%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.654    -0.510    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X80Y41         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.346 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=1, routed)           0.163    -0.183    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X80Y41         LUT1 (Prop_lut1_I0_O)        0.045    -0.138 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__0/O
                         net (fo=3, routed)           0.199     0.062    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/reset__0
    SLICE_X81Y40         FDCE                                         f  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.930    -0.743    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X81Y40         FDCE                                         r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/C
                         clock pessimism              0.250    -0.494    
    SLICE_X81Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.586    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 dutWrangler/deglitched_deglitch/reg_0_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.164ns (27.134%)  route 0.440ns (72.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.655    -0.509    dutWrangler/deglitched_deglitch/clk_out1
    SLICE_X80Y44         FDPE                                         r  dutWrangler/deglitched_deglitch/reg_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y44         FDPE (Prop_fdpe_C_Q)         0.164    -0.345 f  dutWrangler/deglitched_deglitch/reg_0_reg/Q
                         net (fo=6, routed)           0.440     0.096    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/reg_0
    SLICE_X80Y41         FDCE                                         f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.930    -0.743    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X80Y41         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                         clock pessimism              0.250    -0.494    
    SLICE_X80Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.561    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 dutWrangler/deglitched_deglitch/reg_0_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.164ns (27.134%)  route 0.440ns (72.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.655    -0.509    dutWrangler/deglitched_deglitch/clk_out1
    SLICE_X80Y44         FDPE                                         r  dutWrangler/deglitched_deglitch/reg_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y44         FDPE (Prop_fdpe_C_Q)         0.164    -0.345 f  dutWrangler/deglitched_deglitch/reg_0_reg/Q
                         net (fo=6, routed)           0.440     0.096    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/reg_0
    SLICE_X80Y41         FDCE                                         f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.930    -0.743    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X80Y41         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/C
                         clock pessimism              0.250    -0.494    
    SLICE_X80Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.561    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 dutWrangler/deglitched_deglitch/reg_0_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.164ns (27.134%)  route 0.440ns (72.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.655    -0.509    dutWrangler/deglitched_deglitch/clk_out1
    SLICE_X80Y44         FDPE                                         r  dutWrangler/deglitched_deglitch/reg_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y44         FDPE (Prop_fdpe_C_Q)         0.164    -0.345 f  dutWrangler/deglitched_deglitch/reg_0_reg/Q
                         net (fo=6, routed)           0.440     0.096    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/reg_0
    SLICE_X80Y41         FDCE                                         f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.930    -0.743    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X80Y41         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/C
                         clock pessimism              0.250    -0.494    
    SLICE_X80Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.561    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mig/axi4asource/x1_ar_source/sink_extend/io_out_sink_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.871%)  route 0.506ns (73.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.654    -0.510    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X81Y40         FDCE                                         r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.369 r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.327    -0.042    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X81Y34         LUT2 (Prop_lut2_I0_O)        0.045     0.003 f  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__2/O
                         net (fo=9, routed)           0.179     0.183    mig/axi4asource/x1_ar_source/sink_extend/io_out_sink_valid_0/output_chain/sync_1_reg_0
    SLICE_X80Y34         FDCE                                         f  mig/axi4asource/x1_ar_source/sink_extend/io_out_sink_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.925    -0.748    mig/axi4asource/x1_ar_source/sink_extend/io_out_sink_valid_0/output_chain/clk_out1
    SLICE_X80Y34         FDCE                                         r  mig/axi4asource/x1_ar_source/sink_extend/io_out_sink_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.250    -0.499    
    SLICE_X80Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.566    mig/axi4asource/x1_ar_source/sink_extend/io_out_sink_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mig/axi4asource/x1_aw_source/ridx_ridx_gray/output_chain_1/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.183ns (29.107%)  route 0.446ns (70.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.654    -0.510    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X81Y40         FDCE                                         r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.369 r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.168    -0.200    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X81Y40         LUT1 (Prop_lut1_I0_O)        0.042    -0.158 f  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/deq_ptr_value[2]_i_1/O
                         net (fo=345, routed)         0.277     0.119    mig/axi4asource/x1_aw_source/ridx_ridx_gray/output_chain_1/AR[0]
    SLICE_X81Y36         FDCE                                         f  mig/axi4asource/x1_aw_source/ridx_ridx_gray/output_chain_1/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.926    -0.747    mig/axi4asource/x1_aw_source/ridx_ridx_gray/output_chain_1/clk_out1
    SLICE_X81Y36         FDCE                                         r  mig/axi4asource/x1_aw_source/ridx_ridx_gray/output_chain_1/sync_1_reg/C
                         clock pessimism              0.250    -0.498    
    SLICE_X81Y36         FDCE (Remov_fdce_C_CLR)     -0.154    -0.652    mig/axi4asource/x1_aw_source/ridx_ridx_gray/output_chain_1/sync_1_reg
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mig/axi4asource/x1_aw_source/ridx_ridx_gray/output_chain_1/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.183ns (29.107%)  route 0.446ns (70.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.654    -0.510    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X81Y40         FDCE                                         r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.369 r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.168    -0.200    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X81Y40         LUT1 (Prop_lut1_I0_O)        0.042    -0.158 f  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/deq_ptr_value[2]_i_1/O
                         net (fo=345, routed)         0.277     0.119    mig/axi4asource/x1_aw_source/ridx_ridx_gray/output_chain_1/AR[0]
    SLICE_X81Y36         FDCE                                         f  mig/axi4asource/x1_aw_source/ridx_ridx_gray/output_chain_1/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.926    -0.747    mig/axi4asource/x1_aw_source/ridx_ridx_gray/output_chain_1/clk_out1
    SLICE_X81Y36         FDCE                                         r  mig/axi4asource/x1_aw_source/ridx_ridx_gray/output_chain_1/sync_2_reg/C
                         clock pessimism              0.250    -0.498    
    SLICE_X81Y36         FDCE (Remov_fdce_C_CLR)     -0.154    -0.652    mig/axi4asource/x1_aw_source/ridx_ridx_gray/output_chain_1/sync_2_reg
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mig/axi4asource/x1_aw_source/ridx_ridx_gray/output_chain_3/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLLNode  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLLNode rise@0.000ns - clk_out1_harnessSysPLLNode rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.183ns (29.107%)  route 0.446ns (70.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.654    -0.510    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X81Y40         FDCE                                         r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.369 r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.168    -0.200    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X81Y40         LUT1 (Prop_lut1_I0_O)        0.042    -0.158 f  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/deq_ptr_value[2]_i_1/O
                         net (fo=345, routed)         0.277     0.119    mig/axi4asource/x1_aw_source/ridx_ridx_gray/output_chain_3/AR[0]
    SLICE_X81Y36         FDCE                                         f  mig/axi4asource/x1_aw_source/ridx_ridx_gray/output_chain_3/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLLNode rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out1_harnessSysPLLNode
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout1_buf/O
                         net (fo=11100, routed)       0.926    -0.747    mig/axi4asource/x1_aw_source/ridx_ridx_gray/output_chain_3/clk_out1
    SLICE_X81Y36         FDCE                                         r  mig/axi4asource/x1_aw_source/ridx_ridx_gray/output_chain_3/sync_1_reg/C
                         clock pessimism              0.250    -0.498    
    SLICE_X81Y36         FDCE (Remov_fdce_C_CLR)     -0.154    -0.652    mig/axi4asource/x1_aw_source/ridx_ridx_gray/output_chain_3/sync_1_reg
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.771    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        2.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.818ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_1_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.924ns  (logic 0.608ns (6.813%)  route 8.316ns (93.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.890ns = ( 12.890 - 12.000 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.617     1.439    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X59Y102        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDPE (Prop_fdpe_C_Q)         0.456     1.895 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         7.633     9.527    mig/island/axi4asink/ui_clk_sync_rst
    SLICE_X81Y34         LUT2 (Prop_lut2_I0_O)        0.152     9.679 f  mig/island/axi4asink/i_/i_/O
                         net (fo=9, routed)           0.684    10.363    mig/island/axi4asink/x1_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_0_reg_1
    SLICE_X81Y34         FDCE                                         f  mig/island/axi4asink/x1_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.718    12.890    mig/island/axi4asink/x1_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/ui_clk
    SLICE_X81Y34         FDCE                                         r  mig/island/axi4asink/x1_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_1_reg/C
                         clock pessimism              0.649    13.540    
                         clock uncertainty           -0.086    13.454    
    SLICE_X81Y34         FDCE (Recov_fdce_C_CLR)     -0.607    12.847    mig/island/axi4asink/x1_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                         -10.363    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_2_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.924ns  (logic 0.608ns (6.813%)  route 8.316ns (93.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.890ns = ( 12.890 - 12.000 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.617     1.439    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X59Y102        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDPE (Prop_fdpe_C_Q)         0.456     1.895 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         7.633     9.527    mig/island/axi4asink/ui_clk_sync_rst
    SLICE_X81Y34         LUT2 (Prop_lut2_I0_O)        0.152     9.679 f  mig/island/axi4asink/i_/i_/O
                         net (fo=9, routed)           0.684    10.363    mig/island/axi4asink/x1_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_0_reg_1
    SLICE_X81Y34         FDCE                                         f  mig/island/axi4asink/x1_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.718    12.890    mig/island/axi4asink/x1_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/ui_clk
    SLICE_X81Y34         FDCE                                         r  mig/island/axi4asink/x1_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_2_reg/C
                         clock pessimism              0.649    13.540    
                         clock uncertainty           -0.086    13.454    
    SLICE_X81Y34         FDCE (Recov_fdce_C_CLR)     -0.607    12.847    mig/island/axi4asink/x1_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                         -10.363    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.523ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 0.608ns (6.844%)  route 8.276ns (93.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.889ns = ( 12.889 - 12.000 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.617     1.439    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X59Y102        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDPE (Prop_fdpe_C_Q)         0.456     1.895 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         7.633     9.527    mig/island/axi4asink/ui_clk_sync_rst
    SLICE_X81Y34         LUT2 (Prop_lut2_I0_O)        0.152     9.679 f  mig/island/axi4asink/i_/i_/O
                         net (fo=9, routed)           0.644    10.323    mig/island/axi4asink/x1_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_0_reg_1
    SLICE_X81Y33         FDCE                                         f  mig/island/axi4asink/x1_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.717    12.889    mig/island/axi4asink/x1_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/ui_clk
    SLICE_X81Y33         FDCE                                         r  mig/island/axi4asink/x1_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.649    13.539    
                         clock uncertainty           -0.086    13.453    
    SLICE_X81Y33         FDCE (Recov_fdce_C_CLR)     -0.607    12.846    mig/island/axi4asink/x1_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  2.523    

Slack (MET) :             2.523ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 0.608ns (6.844%)  route 8.276ns (93.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.889ns = ( 12.889 - 12.000 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.617     1.439    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X59Y102        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDPE (Prop_fdpe_C_Q)         0.456     1.895 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         7.633     9.527    mig/island/axi4asink/ui_clk_sync_rst
    SLICE_X81Y34         LUT2 (Prop_lut2_I0_O)        0.152     9.679 f  mig/island/axi4asink/i_/i_/O
                         net (fo=9, routed)           0.644    10.323    mig/island/axi4asink/x1_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_1_reg_0
    SLICE_X81Y33         FDCE                                         f  mig/island/axi4asink/x1_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.717    12.889    mig/island/axi4asink/x1_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/ui_clk
    SLICE_X81Y33         FDCE                                         r  mig/island/axi4asink/x1_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.649    13.539    
                         clock uncertainty           -0.086    13.453    
    SLICE_X81Y33         FDCE (Recov_fdce_C_CLR)     -0.607    12.846    mig/island/axi4asink/x1_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  2.523    

Slack (MET) :             2.523ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_1_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 0.608ns (6.844%)  route 8.276ns (93.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.889ns = ( 12.889 - 12.000 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.617     1.439    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X59Y102        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDPE (Prop_fdpe_C_Q)         0.456     1.895 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         7.633     9.527    mig/island/axi4asink/ui_clk_sync_rst
    SLICE_X81Y34         LUT2 (Prop_lut2_I0_O)        0.152     9.679 f  mig/island/axi4asink/i_/i_/O
                         net (fo=9, routed)           0.644    10.323    mig/island/axi4asink/x1_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_1_reg_0
    SLICE_X81Y33         FDCE                                         f  mig/island/axi4asink/x1_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.717    12.889    mig/island/axi4asink/x1_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/ui_clk
    SLICE_X81Y33         FDCE                                         r  mig/island/axi4asink/x1_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_1_reg/C
                         clock pessimism              0.649    13.539    
                         clock uncertainty           -0.086    13.453    
    SLICE_X81Y33         FDCE (Recov_fdce_C_CLR)     -0.607    12.846    mig/island/axi4asink/x1_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  2.523    

Slack (MET) :             2.523ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_2_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 0.608ns (6.844%)  route 8.276ns (93.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.889ns = ( 12.889 - 12.000 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.617     1.439    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X59Y102        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDPE (Prop_fdpe_C_Q)         0.456     1.895 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         7.633     9.527    mig/island/axi4asink/ui_clk_sync_rst
    SLICE_X81Y34         LUT2 (Prop_lut2_I0_O)        0.152     9.679 f  mig/island/axi4asink/i_/i_/O
                         net (fo=9, routed)           0.644    10.323    mig/island/axi4asink/x1_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_1_reg_0
    SLICE_X81Y33         FDCE                                         f  mig/island/axi4asink/x1_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.717    12.889    mig/island/axi4asink/x1_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/ui_clk
    SLICE_X81Y33         FDCE                                         r  mig/island/axi4asink/x1_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_2_reg/C
                         clock pessimism              0.649    13.539    
                         clock uncertainty           -0.086    13.453    
    SLICE_X81Y33         FDCE (Recov_fdce_C_CLR)     -0.607    12.846    mig/island/axi4asink/x1_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  2.523    

Slack (MET) :             2.523ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 0.608ns (6.844%)  route 8.276ns (93.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.889ns = ( 12.889 - 12.000 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.617     1.439    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X59Y102        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDPE (Prop_fdpe_C_Q)         0.456     1.895 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         7.633     9.527    mig/island/axi4asink/ui_clk_sync_rst
    SLICE_X81Y34         LUT2 (Prop_lut2_I0_O)        0.152     9.679 f  mig/island/axi4asink/i_/i_/O
                         net (fo=9, routed)           0.644    10.323    mig/island/axi4asink/x1_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_0_reg_1
    SLICE_X81Y33         FDCE                                         f  mig/island/axi4asink/x1_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.717    12.889    mig/island/axi4asink/x1_aw_sink/source_extend/io_out_sink_valid_0/output_chain/ui_clk
    SLICE_X81Y33         FDCE                                         r  mig/island/axi4asink/x1_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.649    13.539    
                         clock uncertainty           -0.086    13.453    
    SLICE_X81Y33         FDCE (Recov_fdce_C_CLR)     -0.607    12.846    mig/island/axi4asink/x1_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  2.523    

Slack (MET) :             2.523ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_1_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 0.608ns (6.844%)  route 8.276ns (93.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.889ns = ( 12.889 - 12.000 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.617     1.439    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X59Y102        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDPE (Prop_fdpe_C_Q)         0.456     1.895 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         7.633     9.527    mig/island/axi4asink/ui_clk_sync_rst
    SLICE_X81Y34         LUT2 (Prop_lut2_I0_O)        0.152     9.679 f  mig/island/axi4asink/i_/i_/O
                         net (fo=9, routed)           0.644    10.323    mig/island/axi4asink/x1_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_0_reg_1
    SLICE_X81Y33         FDCE                                         f  mig/island/axi4asink/x1_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.717    12.889    mig/island/axi4asink/x1_aw_sink/source_extend/io_out_sink_valid_0/output_chain/ui_clk
    SLICE_X81Y33         FDCE                                         r  mig/island/axi4asink/x1_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_1_reg/C
                         clock pessimism              0.649    13.539    
                         clock uncertainty           -0.086    13.453    
    SLICE_X81Y33         FDCE (Recov_fdce_C_CLR)     -0.607    12.846    mig/island/axi4asink/x1_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  2.523    

Slack (MET) :             2.523ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_2_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 0.608ns (6.844%)  route 8.276ns (93.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.889ns = ( 12.889 - 12.000 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.617     1.439    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X59Y102        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDPE (Prop_fdpe_C_Q)         0.456     1.895 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         7.633     9.527    mig/island/axi4asink/ui_clk_sync_rst
    SLICE_X81Y34         LUT2 (Prop_lut2_I0_O)        0.152     9.679 f  mig/island/axi4asink/i_/i_/O
                         net (fo=9, routed)           0.644    10.323    mig/island/axi4asink/x1_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_0_reg_1
    SLICE_X81Y33         FDCE                                         f  mig/island/axi4asink/x1_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.717    12.889    mig/island/axi4asink/x1_aw_sink/source_extend/io_out_sink_valid_0/output_chain/ui_clk
    SLICE_X81Y33         FDCE                                         r  mig/island/axi4asink/x1_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_2_reg/C
                         clock pessimism              0.649    13.539    
                         clock uncertainty           -0.086    13.453    
    SLICE_X81Y33         FDCE (Recov_fdce_C_CLR)     -0.607    12.846    mig/island/axi4asink/x1_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  2.523    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/x1_aw_sink/ridx_gray_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.639ns  (logic 0.456ns (5.969%)  route 7.183ns (94.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.889ns = ( 12.889 - 12.000 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.233     2.715    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    -0.874    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.786 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     0.495    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     0.622 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     1.463    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    -1.993 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    -0.274    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.178 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.617     1.439    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X59Y102        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDPE (Prop_fdpe_C_Q)         0.456     1.895 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         7.183     9.078    mig/island/axi4asink/x1_aw_sink/ui_clk_sync_rst
    SLICE_X77Y34         FDCE                                         f  mig/island/axi4asink/x1_aw_sink/ridx_gray_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.411 r  sys_clock_ibufg/O
                         net (fo=2, routed)           1.162    14.573    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.249 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     8.888    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.979 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           1.544    10.524    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.607 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    11.812    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.893 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    12.692    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     9.442 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    11.081    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.172 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        1.717    12.889    mig/island/axi4asink/x1_aw_sink/ui_clk
    SLICE_X77Y34         FDCE                                         r  mig/island/axi4asink/x1_aw_sink/ridx_gray_reg[1]/C
                         clock pessimism              0.649    13.539    
                         clock uncertainty           -0.086    13.453    
    SLICE_X77Y34         FDCE (Recov_fdce_C_CLR)     -0.405    13.048    mig/island/axi4asink/x1_aw_sink/ridx_gray_reg[1]
  -------------------------------------------------------------------
                         required time                         13.048    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                  3.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.148ns (15.748%)  route 0.792ns (84.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.227ns
    Source Clock Delay      (SCD):    0.175ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.599     0.175    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X80Y101        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDPE (Prop_fdpe_C_Q)         0.148     0.323 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7/Q
                         net (fo=46, routed)          0.792     1.115    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address_reg[0]_0
    SLICE_X82Y80         FDCE                                         f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.866     0.227    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X82Y80         FDCE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/C
                         clock pessimism              0.215     0.442    
    SLICE_X82Y80         FDCE (Remov_fdce_C_CLR)     -0.145     0.297    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg
  -------------------------------------------------------------------
                         required time                         -0.297    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.141ns (12.485%)  route 0.988ns (87.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.238ns
    Source Clock Delay      (SCD):    0.139ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.563     0.139    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X59Y102        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDPE (Prop_fdpe_C_Q)         0.141     0.280 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         0.988     1.268    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    SLICE_X89Y94         FDCE                                         f  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.877     0.238    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X89Y94         FDCE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism              0.215     0.453    
    SLICE_X89Y94         FDCE (Remov_fdce_C_CLR)     -0.092     0.361    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -0.361    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             2.687ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain_1/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.141ns (4.757%)  route 2.823ns (95.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.268ns
    Source Clock Delay      (SCD):    0.139ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.563     0.139    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X59Y102        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDPE (Prop_fdpe_C_Q)         0.141     0.280 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         2.823     3.103    mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain_1/ui_clk_sync_rst
    SLICE_X70Y41         FDCE                                         f  mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain_1/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.907     0.268    mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain_1/ui_clk
    SLICE_X70Y41         FDCE                                         r  mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain_1/sync_0_reg/C
                         clock pessimism              0.215     0.483    
    SLICE_X70Y41         FDCE (Remov_fdce_C_CLR)     -0.067     0.416    mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain_1/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.687ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain_1/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.141ns (4.757%)  route 2.823ns (95.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.268ns
    Source Clock Delay      (SCD):    0.139ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.563     0.139    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X59Y102        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDPE (Prop_fdpe_C_Q)         0.141     0.280 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         2.823     3.103    mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain_1/ui_clk_sync_rst
    SLICE_X70Y41         FDCE                                         f  mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain_1/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.907     0.268    mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain_1/ui_clk
    SLICE_X70Y41         FDCE                                         r  mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain_1/sync_1_reg/C
                         clock pessimism              0.215     0.483    
    SLICE_X70Y41         FDCE (Remov_fdce_C_CLR)     -0.067     0.416    mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain_1/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.687ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/bundleIn_0_b_source/widx_gray_reg[0]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.141ns (4.757%)  route 2.823ns (95.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.268ns
    Source Clock Delay      (SCD):    0.139ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.563     0.139    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X59Y102        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDPE (Prop_fdpe_C_Q)         0.141     0.280 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         2.823     3.103    mig/island/axi4asink/bundleIn_0_b_source/ui_clk_sync_rst
    SLICE_X70Y41         FDCE                                         f  mig/island/axi4asink/bundleIn_0_b_source/widx_gray_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.907     0.268    mig/island/axi4asink/bundleIn_0_b_source/ui_clk
    SLICE_X70Y41         FDCE                                         r  mig/island/axi4asink/bundleIn_0_b_source/widx_gray_reg[0]/C
                         clock pessimism              0.215     0.483    
    SLICE_X70Y41         FDCE (Remov_fdce_C_CLR)     -0.067     0.416    mig/island/axi4asink/bundleIn_0_b_source/widx_gray_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.687ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/bundleIn_0_b_source/widx_gray_reg[2]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.141ns (4.757%)  route 2.823ns (95.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.268ns
    Source Clock Delay      (SCD):    0.139ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.563     0.139    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X59Y102        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDPE (Prop_fdpe_C_Q)         0.141     0.280 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         2.823     3.103    mig/island/axi4asink/bundleIn_0_b_source/ui_clk_sync_rst
    SLICE_X70Y41         FDCE                                         f  mig/island/axi4asink/bundleIn_0_b_source/widx_gray_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.907     0.268    mig/island/axi4asink/bundleIn_0_b_source/ui_clk
    SLICE_X70Y41         FDCE                                         r  mig/island/axi4asink/bundleIn_0_b_source/widx_gray_reg[2]/C
                         clock pessimism              0.215     0.483    
    SLICE_X70Y41         FDCE (Remov_fdce_C_CLR)     -0.067     0.416    mig/island/axi4asink/bundleIn_0_b_source/widx_gray_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.687ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/bundleIn_0_b_source/widx_gray_reg[3]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.141ns (4.757%)  route 2.823ns (95.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.268ns
    Source Clock Delay      (SCD):    0.139ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.563     0.139    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X59Y102        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDPE (Prop_fdpe_C_Q)         0.141     0.280 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         2.823     3.103    mig/island/axi4asink/bundleIn_0_b_source/ui_clk_sync_rst
    SLICE_X70Y41         FDCE                                         f  mig/island/axi4asink/bundleIn_0_b_source/widx_gray_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.907     0.268    mig/island/axi4asink/bundleIn_0_b_source/ui_clk
    SLICE_X70Y41         FDCE                                         r  mig/island/axi4asink/bundleIn_0_b_source/widx_gray_reg[3]/C
                         clock pessimism              0.215     0.483    
    SLICE_X70Y41         FDCE (Remov_fdce_C_CLR)     -0.067     0.416    mig/island/axi4asink/bundleIn_0_b_source/widx_gray_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.702ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/bundleIn_0_b_source/ready_reg_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.141ns (4.734%)  route 2.838ns (95.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.268ns
    Source Clock Delay      (SCD):    0.139ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.563     0.139    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X59Y102        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDPE (Prop_fdpe_C_Q)         0.141     0.280 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         2.838     3.117    mig/island/axi4asink/bundleIn_0_b_source/ui_clk_sync_rst
    SLICE_X70Y40         FDCE                                         f  mig/island/axi4asink/bundleIn_0_b_source/ready_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.907     0.268    mig/island/axi4asink/bundleIn_0_b_source/ui_clk
    SLICE_X70Y40         FDCE                                         r  mig/island/axi4asink/bundleIn_0_b_source/ready_reg_reg/C
                         clock pessimism              0.215     0.483    
    SLICE_X70Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.416    mig/island/axi4asink/bundleIn_0_b_source/ready_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           3.117    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.702ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain_2/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.141ns (4.734%)  route 2.838ns (95.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.268ns
    Source Clock Delay      (SCD):    0.139ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.563     0.139    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X59Y102        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDPE (Prop_fdpe_C_Q)         0.141     0.280 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         2.838     3.117    mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain_2/ui_clk_sync_rst
    SLICE_X70Y40         FDCE                                         f  mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain_2/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.907     0.268    mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain_2/ui_clk
    SLICE_X70Y40         FDCE                                         r  mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain_2/sync_0_reg/C
                         clock pessimism              0.215     0.483    
    SLICE_X70Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.416    mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain_2/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           3.117    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.702ns  (arrival time - required time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain_3/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.141ns (4.734%)  route 2.838ns (95.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.268ns
    Source Clock Delay      (SCD):    0.139ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.440     0.690    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.566    -0.598    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.548 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    -0.154    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.134 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     0.135    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.949 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.450    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.424 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.563     0.139    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK
    SLICE_X59Y102        FDPE                                         r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDPE (Prop_fdpe_C_Q)         0.141     0.280 f  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         2.838     3.117    mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain_3/ui_clk_sync_rst
    SLICE_X70Y40         FDCE                                         f  mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain_3/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_ibufg/O
                         net (fo=2, routed)           0.480     0.918    harnessSysPLLNode/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    harnessSysPLLNode/inst/clk_out2_harnessSysPLLNode
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  harnessSysPLLNode/inst/clkout2_buf/O
                         net (fo=1, routed)           0.835    -0.838    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.785 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437    -0.348    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.305 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     0.189    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400    -1.211 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544    -0.668    mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.639 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7371, routed)        0.907     0.268    mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain_3/ui_clk
    SLICE_X70Y40         FDCE                                         r  mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain_3/sync_0_reg/C
                         clock pessimism              0.215     0.483    
    SLICE_X70Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.416    mig/island/axi4asink/bundleIn_0_b_source/ridx_ridx_gray/output_chain_3/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           3.117    
  -------------------------------------------------------------------
                         slack                                  2.702    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pll_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        1.953ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        3.047ns  (logic 0.456ns (14.964%)  route 2.591ns (85.036%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102                                     0.000     0.000 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X59Y102        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=134, routed)         2.591     3.047    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y1     PHY_CONTROL                  0.000     5.000    mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                  1.953    





