

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sat Jul 19 17:32:21 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MM_ArrayPartition
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.972 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       13|       13|         6|          1|          1|     9|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 5 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten1 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 13 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j3 = alloca i32 1"   --->   Operation 14 'alloca' 'j3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr i8 %b_0, i64 0, i64 0"   --->   Operation 15 'getelementptr' 'b_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.67ns)   --->   "%b_0_load = load i2 %b_0_addr"   --->   Operation 16 'load' 'b_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i8 %b_1, i64 0, i64 0"   --->   Operation 17 'getelementptr' 'b_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.67ns)   --->   "%b_1_load = load i2 %b_1_addr"   --->   Operation 18 'load' 'b_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%b_2_addr = getelementptr i8 %b_2, i64 0, i64 0"   --->   Operation 19 'getelementptr' 'b_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.67ns)   --->   "%b_2_load = load i2 %b_2_addr"   --->   Operation 20 'load' 'b_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %j3"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i2"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten1"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.67>
ST_2 : Operation 24 [1/2] (0.67ns)   --->   "%b_0_load = load i2 %b_0_addr"   --->   Operation 24 'load' 'b_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 25 [1/2] (0.67ns)   --->   "%b_1_load = load i2 %b_1_addr"   --->   Operation 25 'load' 'b_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 26 [1/2] (0.67ns)   --->   "%b_2_load = load i2 %b_2_addr"   --->   Operation 26 'load' 'b_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%b_0_addr_1 = getelementptr i8 %b_0, i64 0, i64 1"   --->   Operation 27 'getelementptr' 'b_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (0.67ns)   --->   "%b_0_load_1 = load i2 %b_0_addr_1"   --->   Operation 28 'load' 'b_0_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%b_1_addr_1 = getelementptr i8 %b_1, i64 0, i64 1"   --->   Operation 29 'getelementptr' 'b_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (0.67ns)   --->   "%b_1_load_1 = load i2 %b_1_addr_1"   --->   Operation 30 'load' 'b_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%b_2_addr_1 = getelementptr i8 %b_2, i64 0, i64 1"   --->   Operation 31 'getelementptr' 'b_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (0.67ns)   --->   "%b_2_load_1 = load i2 %b_2_addr_1"   --->   Operation 32 'load' 'b_2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>

State 3 <SV = 2> <Delay = 0.67>
ST_3 : Operation 33 [1/2] (0.67ns)   --->   "%b_0_load_1 = load i2 %b_0_addr_1"   --->   Operation 33 'load' 'b_0_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 34 [1/2] (0.67ns)   --->   "%b_1_load_1 = load i2 %b_1_addr_1"   --->   Operation 34 'load' 'b_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 35 [1/2] (0.67ns)   --->   "%b_2_load_1 = load i2 %b_2_addr_1"   --->   Operation 35 'load' 'b_2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%b_0_addr_2 = getelementptr i8 %b_0, i64 0, i64 2"   --->   Operation 36 'getelementptr' 'b_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (0.67ns)   --->   "%b_0_load_2 = load i2 %b_0_addr_2"   --->   Operation 37 'load' 'b_0_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%b_1_addr_2 = getelementptr i8 %b_1, i64 0, i64 2"   --->   Operation 38 'getelementptr' 'b_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (0.67ns)   --->   "%b_1_load_2 = load i2 %b_1_addr_2"   --->   Operation 39 'load' 'b_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%b_2_addr_2 = getelementptr i8 %b_2, i64 0, i64 2"   --->   Operation 40 'getelementptr' 'b_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (0.67ns)   --->   "%b_2_load_2 = load i2 %b_2_addr_2"   --->   Operation 41 'load' 'b_2_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>

State 4 <SV = 3> <Delay = 0.67>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../files/matrixmul.cpp:4]   --->   Operation 42 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %a_0, i64 666, i64 207, i64 4294967295"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_0"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %a_1, i64 666, i64 207, i64 4294967295"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_1"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %a_2, i64 666, i64 207, i64 4294967295"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_2"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %b_0, i64 666, i64 207, i64 4294967295"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_0"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %b_1, i64 666, i64 207, i64 4294967295"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_1"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %b_2, i64 666, i64 207, i64 4294967295"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_2"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/2] (0.67ns)   --->   "%b_0_load_2 = load i2 %b_0_addr_2"   --->   Operation 63 'load' 'b_0_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 64 [1/2] (0.67ns)   --->   "%b_1_load_2 = load i2 %b_1_addr_2"   --->   Operation 64 'load' 'b_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 65 [1/2] (0.67ns)   --->   "%b_2_load_2 = load i2 %b_2_addr_2"   --->   Operation 65 'load' 'b_2_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 66 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc25"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.40>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%icmp_ln214 = phi i1 0, void %entry, i1 %icmp_ln21, void %for.inc25" [../files/matrixmul.cpp:21]   --->   Operation 67 'phi' 'icmp_ln214' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%indvar_flatten1_load = load i4 %indvar_flatten1" [../files/matrixmul.cpp:19]   --->   Operation 68 'load' 'indvar_flatten1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%i2_load = load i2 %i2" [../files/matrixmul.cpp:19]   --->   Operation 69 'load' 'i2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%j3_load = load i2 %j3" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_ArrayPartition/hls_config.cfg:16]   --->   Operation 70 'load' 'j3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.54ns)   --->   "%add_ln19 = add i2 %i2_load, i2 1" [../files/matrixmul.cpp:19]   --->   Operation 71 'add' 'add_ln19' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.17ns)   --->   "%select_ln16 = select i1 %icmp_ln214, i2 0, i2 %j3_load" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_ArrayPartition/hls_config.cfg:16]   --->   Operation 72 'select' 'select_ln16' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.17ns)   --->   "%i = select i1 %icmp_ln214, i2 %add_ln19, i2 %i2_load" [../files/matrixmul.cpp:19]   --->   Operation 73 'select' 'i' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i2 %i" [../files/matrixmul.cpp:19]   --->   Operation 74 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%a_2_addr = getelementptr i8 %a_2, i64 0, i64 %zext_ln19" [../files/matrixmul.cpp:19]   --->   Operation 75 'getelementptr' 'a_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [2/2] (0.67ns)   --->   "%a_2_load = load i2 %a_2_addr" [../files/matrixmul.cpp:19]   --->   Operation 76 'load' 'a_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_5 : Operation 77 [1/1] (0.54ns)   --->   "%j = add i2 %select_ln16, i2 1" [../files/matrixmul.cpp:21]   --->   Operation 77 'add' 'j' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.79ns)   --->   "%add_ln19_1 = add i4 %indvar_flatten1_load, i4 1" [../files/matrixmul.cpp:19]   --->   Operation 78 'add' 'add_ln19_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.54ns)   --->   "%icmp_ln21 = icmp_eq  i2 %j, i2 3" [../files/matrixmul.cpp:21]   --->   Operation 79 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.79ns)   --->   "%icmp_ln19 = icmp_eq  i4 %indvar_flatten1_load, i4 8" [../files/matrixmul.cpp:19]   --->   Operation 80 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln21 = store i2 %j, i2 %j3" [../files/matrixmul.cpp:21]   --->   Operation 81 'store' 'store_ln21' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln19 = store i2 %i, i2 %i2" [../files/matrixmul.cpp:19]   --->   Operation 82 'store' 'store_ln19' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln19 = store i4 %add_ln19_1, i4 %indvar_flatten1" [../files/matrixmul.cpp:19]   --->   Operation 83 'store' 'store_ln19' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.inc25, void %for.end27" [../files/matrixmul.cpp:19]   --->   Operation 84 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.67>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr i8 %a_1, i64 0, i64 %zext_ln19" [../files/matrixmul.cpp:19]   --->   Operation 85 'getelementptr' 'a_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [2/2] (0.67ns)   --->   "%a_1_load = load i2 %a_1_addr" [../files/matrixmul.cpp:19]   --->   Operation 86 'load' 'a_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_6 : Operation 87 [1/2] (0.67ns)   --->   "%a_2_load = load i2 %a_2_addr" [../files/matrixmul.cpp:19]   --->   Operation 87 'load' 'a_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%conv_2 = sext i8 %a_2_load" [../files/matrixmul.cpp:19]   --->   Operation 88 'sext' 'conv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.42ns)   --->   "%tmp_2 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %b_0_load_2, i2 1, i8 %b_1_load_2, i2 2, i8 %b_2_load_2, i8 0, i2 %select_ln16" [../files/matrixmul.cpp:26]   --->   Operation 89 'sparsemux' 'tmp_2' <Predicate = true> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i8 %tmp_2" [../files/matrixmul.cpp:26]   --->   Operation 90 'sext' 'sext_ln26_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [3/3] (0.99ns) (grouped into DSP with root node add_ln26)   --->   "%mul_ln26_2 = mul i16 %sext_ln26_2, i16 %conv_2" [../files/matrixmul.cpp:26]   --->   Operation 91 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.67>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr i8 %a_0, i64 0, i64 %zext_ln19" [../files/matrixmul.cpp:19]   --->   Operation 92 'getelementptr' 'a_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [2/2] (0.67ns)   --->   "%a_0_load = load i2 %a_0_addr" [../files/matrixmul.cpp:19]   --->   Operation 93 'load' 'a_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_7 : Operation 94 [1/2] (0.67ns)   --->   "%a_1_load = load i2 %a_1_addr" [../files/matrixmul.cpp:19]   --->   Operation 94 'load' 'a_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%conv_1 = sext i8 %a_1_load" [../files/matrixmul.cpp:19]   --->   Operation 95 'sext' 'conv_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.42ns)   --->   "%tmp_1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %b_0_load_1, i2 1, i8 %b_1_load_1, i2 2, i8 %b_2_load_1, i8 0, i2 %select_ln16" [../files/matrixmul.cpp:26]   --->   Operation 96 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i8 %tmp_1" [../files/matrixmul.cpp:26]   --->   Operation 97 'sext' 'sext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [3/3] (0.99ns) (grouped into DSP with root node tmp_3)   --->   "%mul_ln26_1 = mul i16 %sext_ln26_1, i16 %conv_1" [../files/matrixmul.cpp:26]   --->   Operation 98 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 99 [2/3] (0.99ns) (grouped into DSP with root node add_ln26)   --->   "%mul_ln26_2 = mul i16 %sext_ln26_2, i16 %conv_2" [../files/matrixmul.cpp:26]   --->   Operation 99 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.97>
ST_8 : Operation 100 [1/2] (0.67ns)   --->   "%a_0_load = load i2 %a_0_addr" [../files/matrixmul.cpp:19]   --->   Operation 100 'load' 'a_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%conv = sext i8 %a_0_load" [../files/matrixmul.cpp:19]   --->   Operation 101 'sext' 'conv' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.42ns)   --->   "%tmp = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %b_0_load, i2 1, i8 %b_1_load, i2 2, i8 %b_2_load, i8 0, i2 %select_ln16" [../files/matrixmul.cpp:26]   --->   Operation 102 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i8 %tmp" [../files/matrixmul.cpp:26]   --->   Operation 103 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (1.65ns)   --->   "%mul_ln26 = mul i16 %sext_ln26, i16 %conv" [../files/matrixmul.cpp:26]   --->   Operation 104 'mul' 'mul_ln26' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [2/3] (0.99ns) (grouped into DSP with root node tmp_3)   --->   "%mul_ln26_1 = mul i16 %sext_ln26_1, i16 %conv_1" [../files/matrixmul.cpp:26]   --->   Operation 105 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 106 [1/3] (0.00ns) (grouped into DSP with root node add_ln26)   --->   "%mul_ln26_2 = mul i16 %sext_ln26_2, i16 %conv_2" [../files/matrixmul.cpp:26]   --->   Operation 106 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 107 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26 = add i16 %mul_ln26, i16 %mul_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 107 'add' 'add_ln26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.29>
ST_9 : Operation 108 [1/3] (0.00ns) (grouped into DSP with root node tmp_3)   --->   "%mul_ln26_1 = mul i16 %sext_ln26_1, i16 %conv_1" [../files/matrixmul.cpp:26]   --->   Operation 108 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 109 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26 = add i16 %mul_ln26, i16 %mul_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 109 'add' 'add_ln26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 110 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp_3 = add i16 %add_ln26, i16 %mul_ln26_1" [../files/matrixmul.cpp:26]   --->   Operation 110 'add' 'tmp_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 1.32>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_ArrayPartition/hls_config.cfg:16]   --->   Operation 111 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_ArrayPartition/hls_config.cfg:16]   --->   Operation 112 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_str"   --->   Operation 113 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 114 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_ArrayPartition/hls_config.cfg:16]   --->   Operation 115 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i2 %i" [../files/matrixmul.cpp:28]   --->   Operation 116 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i, i2 0" [../files/matrixmul.cpp:28]   --->   Operation 117 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln28 = sub i4 %p_shl, i4 %zext_ln28" [../files/matrixmul.cpp:28]   --->   Operation 118 'sub' 'sub_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i2 %select_ln16" [../files/matrixmul.cpp:28]   --->   Operation 119 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.46ns) (root node of TernaryAdder)   --->   "%add_ln28 = add i4 %sub_ln28, i4 %zext_ln28_1" [../files/matrixmul.cpp:28]   --->   Operation 120 'add' 'add_ln28' <Predicate = true> <Delay = 0.46> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i4 %add_ln28" [../files/matrixmul.cpp:28]   --->   Operation 121 'zext' 'zext_ln28_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 %zext_ln28_2" [../files/matrixmul.cpp:28]   --->   Operation 122 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_ArrayPartition/hls_config.cfg:15]   --->   Operation 123 'specpipeline' 'specpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp_3 = add i16 %add_ln26, i16 %mul_ln26_1" [../files/matrixmul.cpp:26]   --->   Operation 124 'add' 'tmp_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 125 [1/1] (0.67ns)   --->   "%store_ln28 = store i16 %tmp_3, i4 %res_addr" [../files/matrixmul.cpp:28]   --->   Operation 125 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [../files/matrixmul.cpp:31]   --->   Operation 126 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation 2 bit ('b_0_addr') [32]  (0.000 ns)
	'load' operation 8 bit ('b_0_load') on array 'b_0' [33]  (0.677 ns)

 <State 2>: 0.677ns
The critical path consists of the following:
	'load' operation 8 bit ('b_0_load') on array 'b_0' [33]  (0.677 ns)

 <State 3>: 0.677ns
The critical path consists of the following:
	'load' operation 8 bit ('b_0_load_1') on array 'b_0' [39]  (0.677 ns)

 <State 4>: 0.677ns
The critical path consists of the following:
	'load' operation 8 bit ('b_0_load_2') on array 'b_0' [45]  (0.677 ns)

 <State 5>: 1.404ns
The critical path consists of the following:
	'load' operation 2 bit ('i2_load', ../files/matrixmul.cpp:19) on local variable 'i2' [57]  (0.000 ns)
	'add' operation 2 bit ('add_ln19', ../files/matrixmul.cpp:19) [60]  (0.548 ns)
	'select' operation 2 bit ('i', ../files/matrixmul.cpp:19) [66]  (0.179 ns)
	'getelementptr' operation 2 bit ('a_2_addr', ../files/matrixmul.cpp:19) [77]  (0.000 ns)
	'load' operation 8 bit ('a_2_load', ../files/matrixmul.cpp:19) on array 'a_2' [78]  (0.677 ns)

 <State 6>: 1.673ns
The critical path consists of the following:
	'load' operation 8 bit ('a_2_load', ../files/matrixmul.cpp:19) on array 'a_2' [78]  (0.677 ns)
	'mul' operation 16 bit of DSP[94] ('mul_ln26_2', ../files/matrixmul.cpp:26) [93]  (0.996 ns)

 <State 7>: 1.673ns
The critical path consists of the following:
	'load' operation 8 bit ('a_1_load', ../files/matrixmul.cpp:19) on array 'a_1' [75]  (0.677 ns)
	'mul' operation 16 bit of DSP[95] ('mul_ln26_1', ../files/matrixmul.cpp:26) [92]  (0.996 ns)

 <State 8>: 2.972ns
The critical path consists of the following:
	'load' operation 8 bit ('a_0_load', ../files/matrixmul.cpp:19) on array 'a_0' [72]  (0.677 ns)
	'mul' operation 16 bit ('mul_ln26', ../files/matrixmul.cpp:26) [91]  (1.650 ns)
	'add' operation 16 bit of DSP[94] ('add_ln26', ../files/matrixmul.cpp:26) [94]  (0.645 ns)

 <State 9>: 1.290ns
The critical path consists of the following:
	'add' operation 16 bit of DSP[94] ('add_ln26', ../files/matrixmul.cpp:26) [94]  (0.645 ns)
	'add' operation 16 bit of DSP[95] ('tmp', ../files/matrixmul.cpp:26) [95]  (0.645 ns)

 <State 10>: 1.322ns
The critical path consists of the following:
	'add' operation 16 bit of DSP[95] ('tmp', ../files/matrixmul.cpp:26) [95]  (0.645 ns)
	'store' operation 0 bit ('store_ln28', ../files/matrixmul.cpp:28) of variable 'tmp', ../files/matrixmul.cpp:26 on array 'res' [96]  (0.677 ns)

 <State 11>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
