{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 20 22:08:18 2013 " "Info: Processing started: Tue Aug 20 22:08:18 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ULA " "Info: Found design unit 1: ULA-ULA" {  } { { "ULA.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Info: Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "somadorsubtrator.vhd 2 1 " "Warning: Using design file somadorsubtrator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorSubtrator-arq_SomadorSubtrator " "Info: Found design unit 1: SomadorSubtrator-arq_SomadorSubtrator" {  } { { "somadorsubtrator.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/somadorsubtrator.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SomadorSubtrator " "Info: Found entity 1: SomadorSubtrator" {  } { { "somadorsubtrator.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/somadorsubtrator.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorSubtrator SomadorSubtrator:Soma " "Info: Elaborating entity \"SomadorSubtrator\" for hierarchy \"SomadorSubtrator:Soma\"" {  } { { "ULA.vhd" "Soma" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "meiosomador.vhd 2 1 " "Warning: Using design file meiosomador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MeioSomador-arq_MeioSomador " "Info: Found design unit 1: MeioSomador-arq_MeioSomador" {  } { { "meiosomador.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/meiosomador.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MeioSomador " "Info: Found entity 1: MeioSomador" {  } { { "meiosomador.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/meiosomador.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MeioSomador SomadorSubtrator:Soma\|MeioSomador:somador0 " "Info: Elaborating entity \"MeioSomador\" for hierarchy \"SomadorSubtrator:Soma\|MeioSomador:somador0\"" {  } { { "somadorsubtrator.vhd" "somador0" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/somadorsubtrator.vhd" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "deslocadoresquerda.vhd 2 1 " "Warning: Using design file deslocadoresquerda.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DeslocadorEsquerda-arq_DeslocadorEsquerda " "Info: Found design unit 1: DeslocadorEsquerda-arq_DeslocadorEsquerda" {  } { { "deslocadoresquerda.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/deslocadoresquerda.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DeslocadorEsquerda " "Info: Found entity 1: DeslocadorEsquerda" {  } { { "deslocadoresquerda.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/deslocadoresquerda.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeslocadorEsquerda DeslocadorEsquerda:DeslocaL " "Info: Elaborating entity \"DeslocadorEsquerda\" for hierarchy \"DeslocadorEsquerda:DeslocaL\"" {  } { { "ULA.vhd" "DeslocaL" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "deslocadordireita.vhd 2 1 " "Warning: Using design file deslocadordireita.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DeslocadorDireita-arq_DeslocadorDireita " "Info: Found design unit 1: DeslocadorDireita-arq_DeslocadorDireita" {  } { { "deslocadordireita.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/deslocadordireita.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DeslocadorDireita " "Info: Found entity 1: DeslocadorDireita" {  } { { "deslocadordireita.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/deslocadordireita.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeslocadorDireita DeslocadorDireita:DeslocaR " "Info: Elaborating entity \"DeslocadorDireita\" for hierarchy \"DeslocadorDireita:DeslocaR\"" {  } { { "ULA.vhd" "DeslocaR" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "bcdsegmentos.vhd 2 1 " "Warning: Using design file bcdsegmentos.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdsegmentos-bcdsegmentos " "Info: Found design unit 1: bcdsegmentos-bcdsegmentos" {  } { { "bcdsegmentos.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/bcdsegmentos.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcdsegmentos " "Info: Found entity 1: bcdsegmentos" {  } { { "bcdsegmentos.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/bcdsegmentos.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdsegmentos bcdsegmentos:Saida7segmentos " "Info: Elaborating entity \"bcdsegmentos\" for hierarchy \"bcdsegmentos:Saida7segmentos\"" {  } { { "ULA.vhd" "Saida7segmentos" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SN\[0\] VCC " "Warning (13410): Pin \"SN\[0\]\" is stuck at VCC" {  } { { "ULA.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SN\[1\] VCC " "Warning (13410): Pin \"SN\[1\]\" is stuck at VCC" {  } { { "ULA.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SN\[2\] VCC " "Warning (13410): Pin \"SN\[2\]\" is stuck at VCC" {  } { { "ULA.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SN\[3\] VCC " "Warning (13410): Pin \"SN\[3\]\" is stuck at VCC" {  } { { "ULA.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SN\[4\] VCC " "Warning (13410): Pin \"SN\[4\]\" is stuck at VCC" {  } { { "ULA.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SN\[5\] VCC " "Warning (13410): Pin \"SN\[5\]\" is stuck at VCC" {  } { { "ULA.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SNA\[0\] VCC " "Warning (13410): Pin \"SNA\[0\]\" is stuck at VCC" {  } { { "ULA.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SNA\[1\] VCC " "Warning (13410): Pin \"SNA\[1\]\" is stuck at VCC" {  } { { "ULA.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SNA\[2\] VCC " "Warning (13410): Pin \"SNA\[2\]\" is stuck at VCC" {  } { { "ULA.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SNA\[3\] VCC " "Warning (13410): Pin \"SNA\[3\]\" is stuck at VCC" {  } { { "ULA.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SNA\[4\] VCC " "Warning (13410): Pin \"SNA\[4\]\" is stuck at VCC" {  } { { "ULA.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SNA\[5\] VCC " "Warning (13410): Pin \"SNA\[5\]\" is stuck at VCC" {  } { { "ULA.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SNB\[0\] VCC " "Warning (13410): Pin \"SNB\[0\]\" is stuck at VCC" {  } { { "ULA.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SNB\[1\] VCC " "Warning (13410): Pin \"SNB\[1\]\" is stuck at VCC" {  } { { "ULA.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SNB\[2\] VCC " "Warning (13410): Pin \"SNB\[2\]\" is stuck at VCC" {  } { { "ULA.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SNB\[3\] VCC " "Warning (13410): Pin \"SNB\[3\]\" is stuck at VCC" {  } { { "ULA.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SNB\[4\] VCC " "Warning (13410): Pin \"SNB\[4\]\" is stuck at VCC" {  } { { "ULA.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SNB\[5\] VCC " "Warning (13410): Pin \"SNB\[5\]\" is stuck at VCC" {  } { { "ULA.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "E\[1\] VCC " "Warning (13410): Pin \"E\[1\]\" is stuck at VCC" {  } { { "ULA.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "E\[2\] VCC " "Warning (13410): Pin \"E\[2\]\" is stuck at VCC" {  } { { "ULA.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "R\[0\] VCC " "Warning (13410): Pin \"R\[0\]\" is stuck at VCC" {  } { { "ULA.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "R\[1\] VCC " "Warning (13410): Pin \"R\[1\]\" is stuck at VCC" {  } { { "ULA.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "R\[2\] VCC " "Warning (13410): Pin \"R\[2\]\" is stuck at VCC" {  } { { "ULA.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "R\[3\] VCC " "Warning (13410): Pin \"R\[3\]\" is stuck at VCC" {  } { { "ULA.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "R\[4\] VCC " "Warning (13410): Pin \"R\[4\]\" is stuck at VCC" {  } { { "ULA.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "R\[5\] VCC " "Warning (13410): Pin \"R\[5\]\" is stuck at VCC" {  } { { "ULA.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "R\[6\] VCC " "Warning (13410): Pin \"R\[6\]\" is stuck at VCC" {  } { { "ULA.vhd" "" { Text "D:/Faculdade/2º Semestre/TD/Pratica/ULA JA/ULA.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "152 " "Info: Implemented 152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Info: Implemented 70 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Info: Implemented 71 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 20 22:08:21 2013 " "Info: Processing ended: Tue Aug 20 22:08:21 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
