Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cff1dbe15b6849e98fd0d16a77eacd7b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot divider_4_top_simulation_tb_behav xil_defaultlib.divider_4_top_simulation_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/divider_4_top_simulation.v" Line 13. Module divider_4_top_simulation doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111111111111...
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module unisims_ver.LUT6_2(INIT=64'b0100000110000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100000000000000...
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT6_2(INIT=64'b1100110000110011...
Compiling module unisims_ver.LUT6_2(INIT=64'b0111011101110111...
Compiling module unisims_ver.LUT6_2(INIT=64'b0111100000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111111111111...
Compiling module unisims_ver.LUT6_2(INIT=64'b0111100101000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0111011100001000...
Compiling module unisims_ver.LUT6_2(INIT=64'b1101000000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100111111001111...
Compiling module unisims_ver.LUT6_2(INIT=64'b1100000011001100...
Compiling module unisims_ver.FDR
Compiling module unisims_ver.LUT6_2(INIT=64'b1000000000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100000000000000...
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.LUT6_2(INIT=64'b0100001110111100...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011001100111...
Compiling module unisims_ver.LUT6_2(INIT=64'b1010001010000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b01)
Compiling module unisims_ver.LUT6_2(INIT=64'b0110100000000000...
Compiling module unisims_ver.FD_2
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111100000000...
Compiling module unisims_ver.RAM32M
Compiling module unisims_ver.FDR_2
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010010100110...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010001001010...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110100101101001...
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.RAM64M
Compiling module xil_defaultlib.kcpsm6(hwbuild=8'b01000001)
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INITP_00=256'b010110000...
Compiling module unisims_ver.BSCANE2
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.jtag_loader_6(C_FAMILY="7S",C_AD...
Compiling module xil_defaultlib.prom_divider_4(C_JTAG_LOADER_ENA...
Compiling module xil_defaultlib.divider_4_top_simulation
Compiling module xil_defaultlib.divider_4_top_simulation_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot divider_4_top_simulation_tb_behav
