

================================================================
== Vitis HLS Report for 'layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES'
================================================================
* Date:           Mon Aug 25 03:31:38 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        minkowski_net
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |       10|     3073|  50.000 ns|  15.365 us|   10|  3073|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- READ_NEIGHBOR_FEATURES  |        9|     3072|         3|          -|          -|  3 ~ 1024|        no|
        +--------------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ic = alloca i32 1" [minkowski_net.cpp:273]   --->   Operation 5 'alloca' 'ic' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_cast_cast_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %p_cast_cast"   --->   Operation 6 'read' 'p_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%config_input_channels_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %config_input_channels_val"   --->   Operation 7 'read' 'config_input_channels_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_cast_cast_cast = sext i62 %p_cast_cast_read"   --->   Operation 8 'sext' 'p_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_write, void @empty_22, i32 0, i32 0, void @empty_9, i32 0, i32 262144, void @empty_28, void @empty_7, void @empty_9, i32 16, i32 16, i32 256, i32 16, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln273 = store i11 0, i11 %ic" [minkowski_net.cpp:273]   --->   Operation 10 'store' 'store_ln273' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc48"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.12>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%ic_1 = load i11 %ic" [minkowski_net.cpp:273]   --->   Operation 12 'load' 'ic_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.73ns)   --->   "%icmp_ln273 = icmp_eq  i11 %ic_1, i11 %config_input_channels_val_read" [minkowski_net.cpp:273]   --->   Operation 13 'icmp' 'icmp_ln273' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 1024, i64 0"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.73ns)   --->   "%add_ln273 = add i11 %ic_1, i11 1" [minkowski_net.cpp:273]   --->   Operation 15 'add' 'add_ln273' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273, void %for.inc48.split, void %for.inc84.preheader.exitStub" [minkowski_net.cpp:273]   --->   Operation 16 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%gmem_write_addr = getelementptr i32 %gmem_write, i64 %p_cast_cast_cast"   --->   Operation 17 'getelementptr' 'gmem_write_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln273 = store i11 %add_ln273, i11 %ic" [minkowski_net.cpp:273]   --->   Operation 18 'store' 'store_ln273' <Predicate = (!icmp_ln273)> <Delay = 0.38>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 19 'ret' 'ret_ln0' <Predicate = (icmp_ln273)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 20 [1/1] (3.65ns)   --->   "%gmem_write_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_write_addr" [minkowski_net.cpp:276]   --->   Operation 20 'read' 'gmem_write_addr_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 1.20>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i11 %ic_1" [minkowski_net.cpp:273]   --->   Operation 21 'zext' 'zext_ln273' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [minkowski_net.cpp:273]   --->   Operation 22 'specloopname' 'specloopname_ln273' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%bitcast_ln276 = bitcast i32 %gmem_write_addr_read" [minkowski_net.cpp:276]   --->   Operation 23 'bitcast' 'bitcast_ln276' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%neighbor_features_addr = getelementptr i32 %neighbor_features, i64 0, i64 %zext_ln273" [minkowski_net.cpp:276]   --->   Operation 24 'getelementptr' 'neighbor_features_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln276 = store i32 %bitcast_ln276, i10 %neighbor_features_addr" [minkowski_net.cpp:276]   --->   Operation 25 'store' 'store_ln276' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln273 = br void %for.inc48" [minkowski_net.cpp:273]   --->   Operation 26 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ config_input_channels_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_write]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ p_cast_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ neighbor_features]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ic                             (alloca           ) [ 01111]
p_cast_cast_read               (read             ) [ 00000]
config_input_channels_val_read (read             ) [ 00111]
p_cast_cast_cast               (sext             ) [ 00111]
specinterface_ln0              (specinterface    ) [ 00000]
store_ln273                    (store            ) [ 00000]
br_ln0                         (br               ) [ 00000]
ic_1                           (load             ) [ 00011]
icmp_ln273                     (icmp             ) [ 00111]
speclooptripcount_ln0          (speclooptripcount) [ 00000]
add_ln273                      (add              ) [ 00000]
br_ln273                       (br               ) [ 00000]
gmem_write_addr                (getelementptr    ) [ 00010]
store_ln273                    (store            ) [ 00000]
ret_ln0                        (ret              ) [ 00000]
gmem_write_addr_read           (read             ) [ 00001]
zext_ln273                     (zext             ) [ 00000]
specloopname_ln273             (specloopname     ) [ 00000]
bitcast_ln276                  (bitcast          ) [ 00000]
neighbor_features_addr         (getelementptr    ) [ 00000]
store_ln276                    (store            ) [ 00000]
br_ln273                       (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="config_input_channels_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_input_channels_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem_write">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_write"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_cast_cast">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="neighbor_features">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neighbor_features"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="ic_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ic/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_cast_cast_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="62" slack="0"/>
<pin id="58" dir="0" index="1" bw="62" slack="0"/>
<pin id="59" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_cast_cast_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="config_input_channels_val_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="11" slack="0"/>
<pin id="64" dir="0" index="1" bw="11" slack="0"/>
<pin id="65" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="config_input_channels_val_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="gmem_write_addr_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="1"/>
<pin id="71" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_write_addr_read/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="neighbor_features_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="11" slack="0"/>
<pin id="77" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="neighbor_features_addr/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln276_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="10" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln276/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_cast_cast_cast_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="62" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln273_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="11" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln273/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="ic_1_load_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="11" slack="1"/>
<pin id="97" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ic_1/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln273_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="11" slack="0"/>
<pin id="100" dir="0" index="1" bw="11" slack="1"/>
<pin id="101" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln273/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="add_ln273_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="11" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln273/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="gmem_write_addr_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="62" slack="1"/>
<pin id="112" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_write_addr/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln273_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="11" slack="0"/>
<pin id="116" dir="0" index="1" bw="11" slack="1"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln273/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="zext_ln273_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="11" slack="2"/>
<pin id="121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln273/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="bitcast_ln276_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln276/4 "/>
</bind>
</comp>

<comp id="127" class="1005" name="ic_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="11" slack="0"/>
<pin id="129" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="ic "/>
</bind>
</comp>

<comp id="134" class="1005" name="config_input_channels_val_read_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="11" slack="1"/>
<pin id="136" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="config_input_channels_val_read "/>
</bind>
</comp>

<comp id="139" class="1005" name="p_cast_cast_cast_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="1"/>
<pin id="141" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_cast_cast_cast "/>
</bind>
</comp>

<comp id="144" class="1005" name="ic_1_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="11" slack="2"/>
<pin id="146" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="ic_1 "/>
</bind>
</comp>

<comp id="152" class="1005" name="gmem_write_addr_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_write_addr "/>
</bind>
</comp>

<comp id="157" class="1005" name="gmem_write_addr_read_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_write_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="46" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="42" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="56" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="34" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="102"><net_src comp="95" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="95" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="44" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="103" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="119" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="126"><net_src comp="123" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="130"><net_src comp="52" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="132"><net_src comp="127" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="133"><net_src comp="127" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="137"><net_src comp="62" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="142"><net_src comp="86" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="147"><net_src comp="95" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="155"><net_src comp="109" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="160"><net_src comp="68" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="123" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: neighbor_features | {4 }
 - Input state : 
	Port: layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES : config_input_channels_val | {1 }
	Port: layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES : gmem_write | {3 }
	Port: layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES : p_cast_cast | {1 }
  - Chain level:
	State 1
		store_ln273 : 1
	State 2
		icmp_ln273 : 1
		add_ln273 : 1
		br_ln273 : 2
		store_ln273 : 2
	State 3
	State 4
		neighbor_features_addr : 1
		store_ln276 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|
| Operation|              Functional Unit              |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|
|   icmp   |              icmp_ln273_fu_98             |    0    |    18   |
|----------|-------------------------------------------|---------|---------|
|    add   |              add_ln273_fu_103             |    0    |    18   |
|----------|-------------------------------------------|---------|---------|
|          |        p_cast_cast_read_read_fu_56        |    0    |    0    |
|   read   | config_input_channels_val_read_read_fu_62 |    0    |    0    |
|          |      gmem_write_addr_read_read_fu_68      |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   sext   |           p_cast_cast_cast_fu_86          |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   zext   |             zext_ln273_fu_119             |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   Total  |                                           |    0    |    36   |
|----------|-------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------+--------+
|                                      |   FF   |
+--------------------------------------+--------+
|config_input_channels_val_read_reg_134|   11   |
|     gmem_write_addr_read_reg_157     |   32   |
|        gmem_write_addr_reg_152       |   32   |
|             ic_1_reg_144             |   11   |
|              ic_reg_127              |   11   |
|       p_cast_cast_cast_reg_139       |   64   |
+--------------------------------------+--------+
|                 Total                |   161  |
+--------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   36   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   161  |    -   |
+-----------+--------+--------+
|   Total   |   161  |   36   |
+-----------+--------+--------+
