Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jul 28 16:57:57 2019
| Host         : Jaime-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file test_display_double_dabble_timing_summary_routed.rpt -pb test_display_double_dabble_timing_summary_routed.pb -rpx test_display_double_dabble_timing_summary_routed.rpx -warn_on_violation
| Design       : test_display_double_dabble
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: tdm/divider/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.328        0.000                      0                  419        0.122        0.000                      0                  419        4.500        0.000                       0                   215  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.328        0.000                      0                  419        0.122        0.000                      0                  419        4.500        0.000                       0                   215  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 DD/r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DD/r_BCD_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.828ns (18.719%)  route 3.595ns (81.281%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.717     5.320    DD/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  DD/r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  DD/r_SM_Main_reg[0]/Q
                         net (fo=53, routed)          2.016     7.792    DD/Q[0]
    SLICE_X7Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.916 r  DD/r_BCD[3]_i_5/O
                         net (fo=5, routed)           0.445     8.361    DD/r_BCD[3]_i_5_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124     8.485 r  DD/r_BCD[3]_i_3/O
                         net (fo=1, routed)           0.444     8.929    DD/r_BCD[3]_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.053 r  DD/r_BCD[3]_i_1/O
                         net (fo=4, routed)           0.690     9.743    DD/r_BCD[3]
    SLICE_X2Y70          FDRE                                         r  DD/r_BCD_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.594    15.017    DD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  DD/r_BCD_reg[1]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y70          FDRE (Setup_fdre_C_CE)      -0.169    15.071    DD/r_BCD_reg[1]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  5.328    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 DD/r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DD/r_BCD_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 0.828ns (19.336%)  route 3.454ns (80.664%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.717     5.320    DD/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  DD/r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  DD/r_SM_Main_reg[0]/Q
                         net (fo=53, routed)          2.016     7.792    DD/Q[0]
    SLICE_X7Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.916 r  DD/r_BCD[3]_i_5/O
                         net (fo=5, routed)           0.445     8.361    DD/r_BCD[3]_i_5_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124     8.485 r  DD/r_BCD[3]_i_3/O
                         net (fo=1, routed)           0.444     8.929    DD/r_BCD[3]_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.053 r  DD/r_BCD[3]_i_1/O
                         net (fo=4, routed)           0.549     9.602    DD/r_BCD[3]
    SLICE_X2Y68          FDRE                                         r  DD/r_BCD_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.595    15.018    DD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  DD/r_BCD_reg[2]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X2Y68          FDRE (Setup_fdre_C_CE)      -0.169    15.072    DD/r_BCD_reg[2]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 DD/r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DD/r_BCD_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 0.828ns (19.336%)  route 3.454ns (80.664%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.717     5.320    DD/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  DD/r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  DD/r_SM_Main_reg[0]/Q
                         net (fo=53, routed)          2.016     7.792    DD/Q[0]
    SLICE_X7Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.916 r  DD/r_BCD[3]_i_5/O
                         net (fo=5, routed)           0.445     8.361    DD/r_BCD[3]_i_5_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124     8.485 r  DD/r_BCD[3]_i_3/O
                         net (fo=1, routed)           0.444     8.929    DD/r_BCD[3]_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.053 r  DD/r_BCD[3]_i_1/O
                         net (fo=4, routed)           0.549     9.602    DD/r_BCD[3]
    SLICE_X2Y68          FDRE                                         r  DD/r_BCD_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.595    15.018    DD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  DD/r_BCD_reg[3]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X2Y68          FDRE (Setup_fdre_C_CE)      -0.169    15.072    DD/r_BCD_reg[3]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 tdm/divider/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 1.120ns (29.029%)  route 2.738ns (70.971%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.633     5.236    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  tdm/divider/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.518     5.754 f  tdm/divider/counter_reg[11]/Q
                         net (fo=2, routed)           0.857     6.611    tdm/divider/counter[11]
    SLICE_X11Y71         LUT4 (Prop_lut4_I1_O)        0.124     6.735 f  tdm/divider/clk_out_i_3/O
                         net (fo=2, routed)           0.806     7.541    tdm/divider/clk_out_i_3_n_0
    SLICE_X11Y70         LUT5 (Prop_lut5_I4_O)        0.152     7.693 f  tdm/divider/counter[16]_i_2/O
                         net (fo=1, routed)           0.433     8.126    tdm/divider/counter[16]_i_2_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I0_O)        0.326     8.452 r  tdm/divider/counter[16]_i_1/O
                         net (fo=16, routed)          0.642     9.094    tdm/divider/clk_out
    SLICE_X10Y70         FDRE                                         r  tdm/divider/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.516    14.939    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y70         FDRE                                         r  tdm/divider/counter_reg[5]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X10Y70         FDRE (Setup_fdre_C_R)       -0.524    14.654    tdm/divider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 tdm/divider/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 1.120ns (29.029%)  route 2.738ns (70.971%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.633     5.236    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  tdm/divider/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.518     5.754 f  tdm/divider/counter_reg[11]/Q
                         net (fo=2, routed)           0.857     6.611    tdm/divider/counter[11]
    SLICE_X11Y71         LUT4 (Prop_lut4_I1_O)        0.124     6.735 f  tdm/divider/clk_out_i_3/O
                         net (fo=2, routed)           0.806     7.541    tdm/divider/clk_out_i_3_n_0
    SLICE_X11Y70         LUT5 (Prop_lut5_I4_O)        0.152     7.693 f  tdm/divider/counter[16]_i_2/O
                         net (fo=1, routed)           0.433     8.126    tdm/divider/counter[16]_i_2_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I0_O)        0.326     8.452 r  tdm/divider/counter[16]_i_1/O
                         net (fo=16, routed)          0.642     9.094    tdm/divider/clk_out
    SLICE_X10Y70         FDRE                                         r  tdm/divider/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.516    14.939    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y70         FDRE                                         r  tdm/divider/counter_reg[6]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X10Y70         FDRE (Setup_fdre_C_R)       -0.524    14.654    tdm/divider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 tdm/divider/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 1.120ns (29.029%)  route 2.738ns (70.971%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.633     5.236    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  tdm/divider/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.518     5.754 f  tdm/divider/counter_reg[11]/Q
                         net (fo=2, routed)           0.857     6.611    tdm/divider/counter[11]
    SLICE_X11Y71         LUT4 (Prop_lut4_I1_O)        0.124     6.735 f  tdm/divider/clk_out_i_3/O
                         net (fo=2, routed)           0.806     7.541    tdm/divider/clk_out_i_3_n_0
    SLICE_X11Y70         LUT5 (Prop_lut5_I4_O)        0.152     7.693 f  tdm/divider/counter[16]_i_2/O
                         net (fo=1, routed)           0.433     8.126    tdm/divider/counter[16]_i_2_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I0_O)        0.326     8.452 r  tdm/divider/counter[16]_i_1/O
                         net (fo=16, routed)          0.642     9.094    tdm/divider/clk_out
    SLICE_X10Y70         FDRE                                         r  tdm/divider/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.516    14.939    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y70         FDRE                                         r  tdm/divider/counter_reg[7]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X10Y70         FDRE (Setup_fdre_C_R)       -0.524    14.654    tdm/divider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 tdm/divider/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 1.120ns (29.029%)  route 2.738ns (70.971%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.633     5.236    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  tdm/divider/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.518     5.754 f  tdm/divider/counter_reg[11]/Q
                         net (fo=2, routed)           0.857     6.611    tdm/divider/counter[11]
    SLICE_X11Y71         LUT4 (Prop_lut4_I1_O)        0.124     6.735 f  tdm/divider/clk_out_i_3/O
                         net (fo=2, routed)           0.806     7.541    tdm/divider/clk_out_i_3_n_0
    SLICE_X11Y70         LUT5 (Prop_lut5_I4_O)        0.152     7.693 f  tdm/divider/counter[16]_i_2/O
                         net (fo=1, routed)           0.433     8.126    tdm/divider/counter[16]_i_2_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I0_O)        0.326     8.452 r  tdm/divider/counter[16]_i_1/O
                         net (fo=16, routed)          0.642     9.094    tdm/divider/clk_out
    SLICE_X10Y70         FDRE                                         r  tdm/divider/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.516    14.939    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y70         FDRE                                         r  tdm/divider/counter_reg[8]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X10Y70         FDRE (Setup_fdre_C_R)       -0.524    14.654    tdm/divider/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 DD/r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DD/r_BCD_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.828ns (20.230%)  route 3.265ns (79.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.717     5.320    DD/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  DD/r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  DD/r_SM_Main_reg[0]/Q
                         net (fo=53, routed)          2.016     7.792    DD/Q[0]
    SLICE_X7Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.916 r  DD/r_BCD[3]_i_5/O
                         net (fo=5, routed)           0.445     8.361    DD/r_BCD[3]_i_5_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124     8.485 r  DD/r_BCD[3]_i_3/O
                         net (fo=1, routed)           0.444     8.929    DD/r_BCD[3]_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.053 r  DD/r_BCD[3]_i_1/O
                         net (fo=4, routed)           0.359     9.413    DD/r_BCD[3]
    SLICE_X3Y68          FDRE                                         r  DD/r_BCD_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.595    15.018    DD/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  DD/r_BCD_reg[0]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y68          FDRE (Setup_fdre_C_CE)      -0.205    15.036    DD/r_BCD_reg[0]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  5.624    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 DD/r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DD/r_BCD_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.828ns (20.173%)  route 3.276ns (79.827%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.717     5.320    DD/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  DD/r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  DD/r_SM_Main_reg[0]/Q
                         net (fo=53, routed)          2.184     7.960    DD/Q[0]
    SLICE_X7Y69          LUT6 (Prop_lut6_I3_O)        0.124     8.084 r  DD/r_BCD[11]_i_5/O
                         net (fo=5, routed)           0.316     8.400    DD/r_BCD[11]_i_5_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I5_O)        0.124     8.524 r  DD/r_BCD[11]_i_3/O
                         net (fo=1, routed)           0.452     8.976    DD/r_BCD[11]_i_3_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.100 r  DD/r_BCD[11]_i_1/O
                         net (fo=4, routed)           0.324     9.424    DD/r_BCD[11]
    SLICE_X5Y68          FDRE                                         r  DD/r_BCD_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.593    15.016    DD/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  DD/r_BCD_reg[10]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X5Y68          FDRE (Setup_fdre_C_CE)      -0.205    15.051    DD/r_BCD_reg[10]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.424    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 DD/r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DD/r_BCD_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.828ns (20.173%)  route 3.276ns (79.827%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.717     5.320    DD/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  DD/r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  DD/r_SM_Main_reg[0]/Q
                         net (fo=53, routed)          2.184     7.960    DD/Q[0]
    SLICE_X7Y69          LUT6 (Prop_lut6_I3_O)        0.124     8.084 r  DD/r_BCD[11]_i_5/O
                         net (fo=5, routed)           0.316     8.400    DD/r_BCD[11]_i_5_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I5_O)        0.124     8.524 r  DD/r_BCD[11]_i_3/O
                         net (fo=1, routed)           0.452     8.976    DD/r_BCD[11]_i_3_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.100 r  DD/r_BCD[11]_i_1/O
                         net (fo=4, routed)           0.324     9.424    DD/r_BCD[11]
    SLICE_X5Y68          FDRE                                         r  DD/r_BCD_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.593    15.016    DD/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  DD/r_BCD_reg[11]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X5Y68          FDRE (Setup_fdre_C_CE)      -0.205    15.051    DD/r_BCD_reg[11]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.424    
  -------------------------------------------------------------------
                         slack                                  5.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 debCPU/PB_sync_aux_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debCPU/PB_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.601     1.520    debCPU/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  debCPU/PB_sync_aux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  debCPU/PB_sync_aux_reg/Q
                         net (fo=1, routed)           0.056     1.717    debCPU/PB_sync_aux
    SLICE_X3Y62          FDRE                                         r  debCPU/PB_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.873     2.038    debCPU/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  debCPU/PB_sync_reg/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y62          FDRE (Hold_fdre_C_D)         0.075     1.595    debCPU/PB_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 bank/registry_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DD/r_Binary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.719%)  route 0.097ns (34.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.599     1.518    bank/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  bank/registry_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  bank/registry_reg[2]/Q
                         net (fo=1, routed)           0.097     1.756    DD/r_Binary_reg[15]_0[1]
    SLICE_X7Y63          LUT3 (Prop_lut3_I2_O)        0.045     1.801 r  DD/r_Binary[2]_i_1/O
                         net (fo=1, routed)           0.000     1.801    DD/r_Binary[2]
    SLICE_X7Y63          FDRE                                         r  DD/r_Binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.869     2.034    DD/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y63          FDRE                                         r  DD/r_Binary_reg[2]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X7Y63          FDRE (Hold_fdre_C_D)         0.092     1.625    DD/r_Binary_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 DD/r_BCD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DD/r_BCD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.597     1.516    DD/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  DD/r_BCD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  DD/r_BCD_reg[0]/Q
                         net (fo=17, routed)          0.126     1.784    DD/r_BCD_reg_n_0_[0]
    SLICE_X2Y68          LUT6 (Prop_lut6_I5_O)        0.045     1.829 r  DD/r_BCD[2]_i_1/O
                         net (fo=1, routed)           0.000     1.829    DD/r_BCD0_in[2]
    SLICE_X2Y68          FDRE                                         r  DD/r_BCD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.868     2.033    DD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  DD/r_BCD_reg[2]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.121     1.650    DD/r_BCD_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 DD/r_Digit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DD/r_Digit_Index_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.590%)  route 0.134ns (41.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.566     1.485    DD/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  DD/r_Digit_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  DD/r_Digit_Index_reg[1]/Q
                         net (fo=11, routed)          0.134     1.760    DD/r_Digit_Index_reg_n_0_[1]
    SLICE_X8Y70          LUT5 (Prop_lut5_I3_O)        0.048     1.808 r  DD/r_Digit_Index[4]_i_2/O
                         net (fo=1, routed)           0.000     1.808    DD/A__0[4]
    SLICE_X8Y70          FDRE                                         r  DD/r_Digit_Index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.835     2.000    DD/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y70          FDRE                                         r  DD/r_Digit_Index_reg[4]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X8Y70          FDRE (Hold_fdre_C_D)         0.131     1.629    DD/r_Digit_Index_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 DD/r_Digit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DD/r_Digit_Index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.872%)  route 0.138ns (42.128%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.566     1.485    DD/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  DD/r_Digit_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  DD/r_Digit_Index_reg[1]/Q
                         net (fo=11, routed)          0.138     1.764    DD/r_Digit_Index_reg_n_0_[1]
    SLICE_X8Y70          LUT4 (Prop_lut4_I0_O)        0.048     1.812 r  DD/r_Digit_Index[3]_i_1/O
                         net (fo=1, routed)           0.000     1.812    DD/A__0[3]
    SLICE_X8Y70          FDRE                                         r  DD/r_Digit_Index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.835     2.000    DD/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y70          FDRE                                         r  DD/r_Digit_Index_reg[3]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X8Y70          FDRE (Hold_fdre_C_D)         0.131     1.629    DD/r_Digit_Index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 DD/r_Digit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DD/r_Digit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.566     1.485    DD/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  DD/r_Digit_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  DD/r_Digit_Index_reg[1]/Q
                         net (fo=11, routed)          0.134     1.760    DD/r_Digit_Index_reg_n_0_[1]
    SLICE_X8Y70          LUT5 (Prop_lut5_I1_O)        0.045     1.805 r  DD/r_Digit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.805    DD/A__0[0]
    SLICE_X8Y70          FDRE                                         r  DD/r_Digit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.835     2.000    DD/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y70          FDRE                                         r  DD/r_Digit_Index_reg[0]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X8Y70          FDRE (Hold_fdre_C_D)         0.120     1.618    DD/r_Digit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 DD/r_Digit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DD/r_Digit_Index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.566     1.485    DD/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  DD/r_Digit_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  DD/r_Digit_Index_reg[1]/Q
                         net (fo=11, routed)          0.138     1.764    DD/r_Digit_Index_reg_n_0_[1]
    SLICE_X8Y70          LUT5 (Prop_lut5_I2_O)        0.045     1.809 r  DD/r_Digit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.809    DD/A__0[2]
    SLICE_X8Y70          FDRE                                         r  DD/r_Digit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.835     2.000    DD/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y70          FDRE                                         r  DD/r_Digit_Index_reg[2]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X8Y70          FDRE (Hold_fdre_C_D)         0.121     1.619    DD/r_Digit_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 bank/registry_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DD/r_Binary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.192ns (56.940%)  route 0.145ns (43.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.599     1.518    bank/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  bank/registry_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  bank/registry_reg[4]/Q
                         net (fo=1, routed)           0.145     1.805    DD/r_Binary_reg[15]_0[3]
    SLICE_X3Y63          LUT3 (Prop_lut3_I2_O)        0.051     1.856 r  DD/r_Binary[4]_i_1/O
                         net (fo=1, routed)           0.000     1.856    DD/r_Binary[4]
    SLICE_X3Y63          FDRE                                         r  DD/r_Binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.872     2.037    DD/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  DD/r_Binary_reg[4]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X3Y63          FDRE (Hold_fdre_C_D)         0.107     1.664    DD/r_Binary_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 DD/r_Binary_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DD/r_Binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.600     1.519    DD/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  DD/r_Binary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.128     1.647 r  DD/r_Binary_reg[4]/Q
                         net (fo=1, routed)           0.086     1.734    DD/r_Binary_reg_n_0_[4]
    SLICE_X3Y63          LUT3 (Prop_lut3_I0_O)        0.102     1.836 r  DD/r_Binary[5]_i_1/O
                         net (fo=1, routed)           0.000     1.836    DD/r_Binary[5]
    SLICE_X3Y63          FDRE                                         r  DD/r_Binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.872     2.037    DD/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  DD/r_Binary_reg[5]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y63          FDRE (Hold_fdre_C_D)         0.107     1.626    DD/r_Binary_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 DD/r_Binary_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DD/r_Binary_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.600     1.519    DD/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  DD/r_Binary_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.128     1.647 r  DD/r_Binary_reg[7]/Q
                         net (fo=1, routed)           0.086     1.734    DD/r_Binary_reg_n_0_[7]
    SLICE_X3Y64          LUT3 (Prop_lut3_I0_O)        0.102     1.836 r  DD/r_Binary[8]_i_1/O
                         net (fo=1, routed)           0.000     1.836    DD/r_Binary[8]
    SLICE_X3Y64          FDRE                                         r  DD/r_Binary_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.872     2.037    DD/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  DD/r_Binary_reg[8]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y64          FDRE (Hold_fdre_C_D)         0.107     1.626    DD/r_Binary_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y68     DD/r_BCD_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y68     DD/r_BCD_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y68     DD/r_BCD_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y64     DD/r_Binary_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y63     DD/r_Binary_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y63     DD/r_Binary_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y63     DD/r_Binary_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y63     DD/r_Binary_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y63     DD/r_Binary_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     bank/registry_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     bank/registry_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     debCenter/PB_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     debCenter/PB_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y67     debCenter/PB_cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     debCenter/PB_cnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y67     debCenter/PB_pressed_status_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     debCenter/PB_sync_aux_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     debCenter/PB_sync_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     debRight/PB_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y66     bank/registry_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y66     bank/registry_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y66     bank/registry_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y66     bank/registry_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     bank/registry_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     bank/registry_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     debCenter/PB_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     debCenter/PB_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y66     debCenter/PB_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y66     debCenter/PB_cnt_reg[13]/C



