# riscv
## Under development. Not all instructions are implemented.
Implemtnation of RV32I using SystemVerilog
