
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.841329                       # Number of seconds simulated
sim_ticks                                841328687475                       # Number of ticks simulated
final_tick                               1174550446494                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 165322                       # Simulator instruction rate (inst/s)
host_op_rate                                   165322                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               46363409                       # Simulator tick rate (ticks/s)
host_mem_usage                                2346952                       # Number of bytes of host memory used
host_seconds                                 18146.39                       # Real time elapsed on the host
sim_insts                                  3000000002                       # Number of instructions simulated
sim_ops                                    3000000002                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data        90496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              91264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        90112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           90112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         1414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1426                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1408                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1408                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst          913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data       107563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                108476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst          913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          107107                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               107107                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          107107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst          913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data       107563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               215583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1426                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                       1408                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                      1426                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                     1408                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                      91264                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                   90112                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd                91264                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr                90112                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                 100                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                 118                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                  56                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                  92                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                  59                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                 196                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                 104                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                 107                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                 123                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                  85                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10                 43                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11                 65                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12                 80                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13                 78                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14                 64                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15                 56                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                 100                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                 116                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                  55                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                  92                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                  59                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                 192                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                 102                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                 106                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                 121                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                  85                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10                 42                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11                 65                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12                 80                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13                 78                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14                 63                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15                 52                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  837553664943                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                  1426                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                 1408                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                    1406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                      61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                      62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                      62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                      62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                      62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                      61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                      61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                      61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                      61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                      61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1331                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    135.885800                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    91.329210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   197.017488                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64             992     74.53%     74.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128            127      9.54%     84.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192             51      3.83%     87.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256             28      2.10%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320             22      1.65%     91.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384             20      1.50%     93.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448             16      1.20%     94.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512             13      0.98%     95.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576              7      0.53%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640              8      0.60%     96.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704              8      0.60%     97.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768              7      0.53%     97.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832              6      0.45%     98.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896              3      0.23%     98.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960              4      0.30%     98.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024             1      0.08%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088             3      0.23%     98.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152             3      0.23%     99.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216             3      0.23%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280             3      0.23%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344             1      0.08%     99.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408             1      0.08%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472             3      0.23%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536             1      0.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1331                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     26702655                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat                59627655                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                    7130000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                  25795000                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     18725.56                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  18089.06                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                41814.62                       # Average memory access latency
system.mem_ctrls.avgRdBW                         0.11                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         0.11                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                 0.11                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 0.11                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.67                       # Average write queue length over time
system.mem_ctrls.readRowHits                     1175                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     323                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                22.94                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  295537637.59                       # Average gap between requests
system.membus.throughput                       215583                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 124                       # Transaction distribution
system.membus.trans_dist::ReadResp                124                       # Transaction distribution
system.membus.trans_dist::Writeback              1408                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1302                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1302                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4260                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port       181376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total              181376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                 181376                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy             4694634                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4536235                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       752190808                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    742912102                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     88073123                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    462797087                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       462678915                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.974466                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         8714990                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          190                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            879266533                       # DTB read hits
system.switch_cpus.dtb.read_misses            5027844                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        884294377                       # DTB read accesses
system.switch_cpus.dtb.write_hits           118822471                       # DTB write hits
system.switch_cpus.dtb.write_misses            311532                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       119134003                       # DTB write accesses
system.switch_cpus.dtb.data_hits            998089004                       # DTB hits
system.switch_cpus.dtb.data_misses            5339376                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1003428380                       # DTB accesses
system.switch_cpus.itb.fetch_hits           723301322                       # ITB hits
system.switch_cpus.itb.fetch_misses               917                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       723302239                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles               2526512575                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles   1451325708                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             4427430380                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           752190808                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    471393905                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             818724330                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       345681347                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         279412                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles           38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         7304                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         723301322                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      52339373                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   2526511050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.752389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.880888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1707786720     67.59%     67.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         85650514      3.39%     70.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         68623035      2.72%     73.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         11325842      0.45%     74.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         76581479      3.03%     77.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5        206653325      8.18%     85.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         61539323      2.44%     87.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          5078705      0.20%     88.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        303272107     12.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2526511050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.297719                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.752388                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles       1486380534                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        316853                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         783576942                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         62816                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      256173904                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       508577                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           360                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     4237180985                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts           380                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      256173904                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles       1518436965                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          212263                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        67192                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         751553000                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles         67725                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     4073395766                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           159                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents            214                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         83563                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   3232601093                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    5880630782                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   5880552656                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        78126                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1583643228                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       1648957827                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         2575                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         2316                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            201549                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   1010605781                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    139331728                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     21628182                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4700360                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         3744279329                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         3518                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        3200284261                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      2313388                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   1671765402                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined   1005132197                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1510                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   2526511050                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.266681                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.405322                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1092745614     43.25%     43.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    411382520     16.28%     59.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    560010129     22.17%     81.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    277895355     11.00%     92.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    111438117      4.41%     97.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     56402078      2.23%     99.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      9036980      0.36%     99.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      7591376      0.30%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         8881      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2526511050                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           89142     16.74%     16.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     16.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     16.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     16.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     16.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     16.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     16.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     16.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     16.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     16.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     16.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     16.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     16.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     16.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     16.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     16.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     16.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     16.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     16.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     16.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     16.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     16.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     16.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     16.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     16.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         438446     82.33%     99.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          4932      0.93%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2144072916     67.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         6746      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        18867      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        13652      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult         7338      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    931264353     29.10%     96.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    124900389      3.90%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3200284261                       # Type of FU issued
system.switch_cpus.iq.rate                   1.266681                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              532520                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000166                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   8929830088                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   5415981803                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2943454878                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        95390                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        73757                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        45101                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     3200769086                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           47695                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        53638                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    462166613                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          481                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         7873                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     64588921                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked         7530                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      256173904                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles             336                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles           478                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   3745063682                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      6318229                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    1010605781                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    139331728                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2126                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents            489                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         7873                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     67952761                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     40745529                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts    108698290                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    3083917987                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     884294423                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts    116366272                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                780835                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1003428431                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        431800551                       # Number of branches executed
system.switch_cpus.iew.exec_stores          119134008                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.220622                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2984033769                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2943499979                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        2222833220                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        2505101799                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.165045                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.887323                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts   1706116776                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     88072769                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   2270337146                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.881198                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.681700                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1443097302     63.56%     63.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    411226944     18.11%     81.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    161097455      7.10%     88.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     44078433      1.94%     90.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    113864993      5.02%     95.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     20561960      0.91%     96.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     12064752      0.53%     97.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     10462018      0.46%     97.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     53883289      2.37%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2270337146                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2000615875                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2000615875                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              623181966                       # Number of memory references committed
system.switch_cpus.commit.loads             548439159                       # Number of loads committed
system.switch_cpus.commit.membars                1004                       # Number of memory barriers committed
system.switch_cpus.commit.branches          341822021                       # Number of branches committed
system.switch_cpus.commit.fp_insts              42528                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1999856065                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       208059                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      53883289                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           5904669360                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          7673526793                       # The number of ROB writes
system.switch_cpus.timesIdled                      22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                    1525                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.263256                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.263256                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.791605                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.791605                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       4448618695                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2428276956                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             42009                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            41616                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads            2259                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           2008                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1              1261                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2              1162                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.009621                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008865                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 3527178512                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         2953348.272019                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          2953348.272019                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            8751.172680                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                      1428                       # number of replacements
system.l2.tags.tagsinuse                 129875.241929                       # Cycle average of tags in use
system.l2.tags.total_refs                    13586242                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    131290                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    103.482687                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    79876.722435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    11.469128                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data    57.950945                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst                73                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      49856.099422                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.609411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.000442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.380372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990869                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data      5196653                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 5196653                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          3574342                       # number of Writeback hits
system.l2.Writeback_hits::total               3574342                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data        17306                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17306                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data       5213959                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5213959                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data      5213959                       # number of overall hits
system.l2.overall_hits::total                 5213959                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          112                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   124                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1302                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1302                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1414                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1426                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1414                       # number of overall misses
system.l2.overall_misses::total                  1426                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       762504                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data      9909236                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        10671740                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data     92249678                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      92249678                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       762504                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    102158914                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        102921418                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       762504                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    102158914                       # number of overall miss cycles
system.l2.overall_miss_latency::total       102921418                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      5196765                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             5196777                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      3574342                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           3574342                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        18608                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18608                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      5215373                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5215385                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      5215373                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5215385                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.000022                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000024                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.069970                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.069970                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000271                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000273                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000271                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000273                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst        63542                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 88475.321429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 86062.419355                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 70852.287250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70852.287250                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst        63542                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 72248.171146                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72174.907433                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst        63542                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 72248.171146                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72174.907433                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1408                       # number of writebacks
system.l2.writebacks::total                      1408                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          112                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              124                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1302                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1302                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1414                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1426                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1414                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1426                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       672060                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data      9073762                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total      9745822                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     82203694                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     82203694                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       672060                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     91277456                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     91949516                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       672060                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     91277456                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     91949516                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.000022                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000024                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.069970                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.069970                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000273                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000273                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst        56005                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 81015.732143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 78595.338710                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 63136.477727                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63136.477727                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst        56005                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 64552.656294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64480.726508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst        56005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 64552.656294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64480.726508                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   668635857                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            5196777                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           5196777                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          3574342                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            18608                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           18608                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           24                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     14005088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14005112                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    562541760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          562542528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             562542528                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         5307490863                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             14718                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5210363707                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         3527178518                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 44077982.365726                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  44077982.365726                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse           991.469127                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1723966230                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               992                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1737869.183468                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst    11.469127                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst          980                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.002800                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.239258                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.242058                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    723301303                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       723301303                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    723301303                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        723301303                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    723301303                       # number of overall hits
system.cpu.icache.overall_hits::total       723301303                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           19                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            19                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           19                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             19                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           19                       # number of overall misses
system.cpu.icache.overall_misses::total            19                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      1141277                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1141277                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      1141277                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1141277                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      1141277                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1141277                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    723301322                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    723301322                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    723301322                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    723301322                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    723301322                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    723301322                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 60067.210526                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60067.210526                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 60067.210526                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60067.210526                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 60067.210526                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60067.210526                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            7                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           12                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           12                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           12                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       774825                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       774825                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       774825                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       774825                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       774825                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       774825                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 64568.750000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64568.750000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 64568.750000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64568.750000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 64568.750000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64568.750000                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1         1221                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2           30                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.298096                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.007324                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         3527178516                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 51761228.854337                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  51761228.854337                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     333.713930                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           5215373                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 4066                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1008605908                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5219439                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            193.240290                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  4060.771184                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     5.228816                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.991399                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.001277                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992676                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    871260565                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       871260565                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     74709214                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       74709214                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          817                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          817                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1004                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1004                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    945969779                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        945969779                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    945969779                       # number of overall hits
system.cpu.dcache.overall_hits::total       945969779                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      7943795                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7943795                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        32586                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        32586                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          202                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          202                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      7976381                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7976381                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      7976381                       # number of overall misses
system.cpu.dcache.overall_misses::total       7976381                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  37214220861                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  37214220861                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data    666912319                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    666912319                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      1008990                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1008990                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  37881133180                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37881133180                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  37881133180                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37881133180                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    879204360                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    879204360                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     74741800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     74741800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1019                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1019                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1004                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1004                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    953946160                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    953946160                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    953946160                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    953946160                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.009035                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009035                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000436                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000436                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.198234                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.198234                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.008361                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008361                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.008361                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008361                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  4684.690486                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  4684.690486                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 20466.222273                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20466.222273                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         4995                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         4995                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  4749.162957                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  4749.162957                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  4749.162957                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  4749.162957                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11370                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        23339                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4393                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              21                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     2.588209                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets  1111.380952                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3574342                       # number of writebacks
system.cpu.dcache.writebacks::total           3574342                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      2747222                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2747222                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        13988                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        13988                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      2761210                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2761210                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      2761210                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2761210                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      5196573                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5196573                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        18598                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        18598                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          202                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          202                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      5215171                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5215171                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      5215171                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5215171                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  19142248167                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19142248167                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    157489157                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    157489157                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       739926                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       739926                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  19299737324                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  19299737324                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  19299737324                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  19299737324                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.005911                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005911                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000249                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000249                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.198234                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.198234                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.005467                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005467                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.005467                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005467                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  3683.629224                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  3683.629224                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  8468.069524                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  8468.069524                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  3700.691180                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  3700.691180                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  3700.691180                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  3700.691180                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
