#ifndef __S3C6410_REG_CLK_H__
#define __S3C6410_REG_CLK_H__

#include <xboot.h>

#define S3C6410_APLL_LOCK				(0x7E00F000)
#define S3C6410_MPLL_LOCK				(0x7E00F004)
#define S3C6410_EPLL_LOCK				(0x7E00F008)
#define S3C6410_APLL_CON				(0x7E00F00C)
#define S3C6410_MPLL_CON				(0x7E00F010)
#define S3C6410_EPLL_CON0				(0x7E00F014)
#define S3C6410_EPLL_CON1				(0x7E00F018)
#define S3C6410_CLK_SRC					(0x7E00F01C)
#define S3C6410_CLK_SRC2				(0x7E00F10C)
#define S3C6410_CLK_DIV0				(0x7E00F020)
#define S3C6410_CLK_DIV1				(0x7E00F024)
#define S3C6410_CLK_DIV2				(0x7E00F028)
#define S3C6410_CLK_OUT					(0x7E00F02C)
#define S3C6410_HCLK_GATE				(0x7E00F030)
#define S3C6410_PCLK_GATE				(0x7E00F034)
#define S3C6410_SCLK_GATE				(0x7E00F038)
#define S3C6410_AHB_CON0				(0x7E00F100)
#define S3C6410_AHB_CON1				(0x7E00F104)
#define S3C6410_AHB_CON2				(0x7E00F108)
#define S3C6410_SDMA_SEL				(0x7E00F110)
#define S3C6410_SW_RST					(0x7E00F114)
#define S3C6410_SYS_ID					(0x7E00F118)
#define S3C6410_MEM_SYS_CFG				(0x7E00F120)
#define S3C6410_QOS_OVERRIDE0			(0x7E00F124)
#define S3C6410_QOS_OVERRIDE1			(0x7E00F128)
#define S3C6410_MEM_CFG_STAT			(0x7E00F12C)
#define S3C6410_PWR_CFG					(0x7E00F804)
#define S3C6410_EINT_MASK				(0x7E00F808)
#define S3C6410_NORMAL_CFG				(0x7E00F810)
#define S3C6410_STOP_CFG				(0x7E00F814)
#define S3C6410_SLEEP_CFG				(0x7E00F818)
#define S3C6410_OSC_FREQ				(0x7E00F820)
#define S3C6410_OSC_STABLE				(0x7E00F824)
#define S3C6410_PWR_STABLE				(0x7E00F828)
#define S3C6410_FPC_STABLE				(0x7E00F82C)
#define S3C6410_MTC_STABLE				(0x7E00F830)
#define S3C6410_MISC_CON				(0x7E00F838)
#define S3C6410_OTHERS					(0x7E00F900)
#define S3C6410_RST_STAT				(0x7E00F904)
#define S3C6410_WAKEUP_STAT				(0x7E00F908)
#define S3C6410_BLK_PWR_STAT			(0x7E00F90C)
#define S3C6410_INFORM0					(0x7E00FA00)
#define S3C6410_INFORM1					(0x7E00FA04)
#define S3C6410_INFORM2					(0x7E00FA08)
#define S3C6410_INFORM3					(0x7E00FA0C)
#define S3C6410_INFORM4					(0x7E00FA10)
#define S3C6410_INFORM5					(0x7E00FA14)
#define S3C6410_INFORM6					(0x7E00FA18)
#define S3C6410_INFORM7					(0x7E00FA1C)

/*
 * CLKDIV0
 */
#define S3C6410_CLKDIV0_MFC_MASK		(0xf << 28)
#define S3C6410_CLKDIV0_MFC_SHIFT		(28)
#define S3C6410_CLKDIV0_JPEG_MASK		(0xf << 24)
#define S3C6410_CLKDIV0_JPEG_SHIFT		(24)
#define S3C6410_CLKDIV0_CAM_MASK		(0xf << 20)
#define S3C6410_CLKDIV0_CAM_SHIFT		(20)
#define S3C6410_CLKDIV0_SECURITY_MASK	(0x3 << 18)
#define S3C6410_CLKDIV0_SECURITY_SHIFT	(18)
#define S3C6410_CLKDIV0_PCLK_MASK		(0xf << 12)
#define S3C6410_CLKDIV0_PCLK_SHIFT		(12)
#define S3C6410_CLKDIV0_HCLK2_MASK		(0x7 << 9)
#define S3C6410_CLKDIV0_HCLK2_SHIFT		(9)
#define S3C6410_CLKDIV0_HCLK_MASK		(0x1 << 8)
#define S3C6410_CLKDIV0_HCLK_SHIFT		(8)
#define S3C6410_CLKDIV0_MPLL_MASK		(0x1 << 4)
#define S3C6410_CLKDIV0_MPLL_SHIFT		(4)
#define S3C6410_CLKDIV0_ARM_MASK		(0xf << 0)
#define S3C6410_CLKDIV0_ARM_SHIFT		(0)

/*
 * CLKDIV1
 */
#define S3C6410_CLKDIV1_FIMC_MASK		(0xf << 24)
#define S3C6410_CLKDIV1_FIMC_SHIFT		(24)
#define S3C6410_CLKDIV1_UHOST_MASK		(0xf << 20)
#define S3C6410_CLKDIV1_UHOST_SHIFT		(20)
#define S3C6410_CLKDIV1_SCALER_MASK		(0xf << 16)
#define S3C6410_CLKDIV1_SCALER_SHIFT	(16)
#define S3C6410_CLKDIV1_LCD_MASK		(0xf << 12)
#define S3C6410_CLKDIV1_LCD_SHIFT		(12)
#define S3C6410_CLKDIV1_MMC2_MASK		(0xf << 8)
#define S3C6410_CLKDIV1_MMC2_SHIFT		(8)
#define S3C6410_CLKDIV1_MMC1_MASK		(0xf << 4)
#define S3C6410_CLKDIV1_MMC1_SHIFT		(4)
#define S3C6410_CLKDIV1_MMC0_MASK		(0xf << 0)
#define S3C6410_CLKDIV1_MMC0_SHIFT		(0)

/*
 * CLKDIV2
 */
#define S3C6410_CLKDIV2_AUDIO2_MASK		(0xf << 24)
#define S3C6410_CLKDIV2_AUDIO2_SHIFT	(24)
#define S3C6410_CLKDIV2_IRDA_MASK		(0xf << 20)
#define S3C6410_CLKDIV2_IRDA_SHIFT		(20)
#define S3C6410_CLKDIV2_UART_MASK		(0xf << 16)
#define S3C6410_CLKDIV2_UART_SHIFT		(16)
#define S3C6410_CLKDIV2_AUDIO1_MASK		(0xf << 12)
#define S3C6410_CLKDIV2_AUDIO1_SHIFT	(12)
#define S3C6410_CLKDIV2_AUDIO0_MASK		(0xf << 8)
#define S3C6410_CLKDIV2_AUDIO0_SHIFT	(8)
#define S3C6410_CLKDIV2_SPI1_MASK		(0xf << 4)
#define S3C6410_CLKDIV2_SPI1_SHIFT		(4)
#define S3C6410_CLKDIV2_SPI0_MASK		(0xf << 0)
#define S3C6410_CLKDIV2_SPI0_SHIFT		(0)


#endif /* __S3C6410_REG_CLK_H__ */
