# Reading D:/Drivers/Modelsim/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3e D:/Drivers/Designer/lib/modelsim/precompiled/vhdl/proasic3e 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 10:40:09 on Aug 19,2022
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/EMRE/Desktop/Baudgen/hdl/basic_arithmetic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity basic_arithmetic
# -- Compiling architecture ALU of basic_arithmetic
# End time: 10:40:09 on Aug 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 10:40:09 on Aug 19,2022
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/EMRE/Desktop/Baudgen/hdl/main_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity main_logic
# -- Compiling architecture architecture_main_logic of main_logic
# End time: 10:40:09 on Aug 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 10:40:09 on Aug 19,2022
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/EMRE/Desktop/Baudgen/hdl/baud_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_gen
# -- Compiling architecture arch of baud_gen
# End time: 10:40:09 on Aug 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 10:40:09 on Aug 19,2022
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/EMRE/Desktop/Baudgen/hdl/transmitter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity transmitter
# -- Compiling architecture arch of transmitter
# End time: 10:40:09 on Aug 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 10:40:09 on Aug 19,2022
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/EMRE/Desktop/Baudgen/hdl/uart_receiver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_receiver
# -- Compiling architecture arch of uart_receiver
# End time: 10:40:09 on Aug 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 10:40:09 on Aug 19,2022
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/EMRE/Desktop/Baudgen/hdl/UART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART
# -- Compiling architecture str_arch of UART
# -- Loading entity baud_gen
# -- Loading entity uart_receiver
# -- Loading entity transmitter
# End time: 10:40:09 on Aug 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 10:40:09 on Aug 19,2022
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/EMRE/Desktop/Baudgen/hdl/main_circuit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity main_circuit
# -- Compiling architecture arch_main_circuit of main_circuit
# -- Loading entity UART
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity basic_arithmetic
# -- Loading entity main_logic
# End time: 10:40:09 on Aug 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 10:40:09 on Aug 19,2022
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/EMRE/Desktop/Baudgen/stimulus/my_test_bench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity my_test_bench
# -- Compiling architecture behavioral of my_test_bench
# -- Loading entity UART
# End time: 10:40:09 on Aug 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3e -L presynth -t 1ps presynth.my_test_bench 
# Start time: 10:40:09 on Aug 19,2022
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading presynth.my_test_bench(behavioral)
# Loading presynth.uart(str_arch)
# Loading presynth.baud_gen(arch)
# Loading presynth.uart_receiver(arch)
# Loading presynth.transmitter(arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading presynth.main_circuit(arch_main_circuit)
# ** Error: (vsim-3732) C:/Users/EMRE/Desktop/Baudgen/stimulus/my_test_bench.vhd(92): No default binding for component instance 'main_circuit_0'.
#    The following component port is not on the entity:
#           dvsr
#    Time: 0 ps  Iteration: 0  Instance: /my_test_bench/main_circuit_0 File: C:/Users/EMRE/Desktop/Baudgen/hdl/main_circuit.vhd
# Loading presynth.basic_arithmetic(alu)
# Loading presynth.main_logic(architecture_main_logic)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 22
vsim postlayout.my_test_bench
# vsim postlayout.my_test_bench 
# Start time: 10:40:09 on Aug 19,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading postlayout.my_test_bench(behavioral)
# Loading postlayout.uart(str_arch)
# Loading postlayout.baud_gen(arch)
# Loading postlayout.uart_receiver(arch)
# Loading postlayout.transmitter(arch)
# Loading postlayout.main_circuit(def_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading proasic3e.vtables
# Loading proasic3e.nor2b(vital_act)
# Loading proasic3e.mx2(vital_act)
# Loading proasic3e.iopad_in(vital_act)
# Loading proasic3e.ioin_ib(vital_act)
# Loading proasic3e.dfn1c0(vital_act)
# Loading proasic3e.oa1b(vital_act)
# Loading proasic3e.mx2a(vital_act)
# Loading proasic3e.mx2c(vital_act)
# Loading proasic3e.iotri_ob_eb(vital_act)
# Loading proasic3e.xa1(vital_act)
# Loading proasic3e.xor2(vital_act)
# Loading proasic3e.ax1c(vital_act)
# Loading proasic3e.nor2a(vital_act)
# Loading proasic3e.dfn1e1c0(vital_act)
# Loading proasic3e.dfn1e0c0(vital_act)
# Loading proasic3e.ao1(vital_act)
# Loading proasic3e.oa1a(vital_act)
# Loading proasic3e.xo1(vital_act)
# Loading proasic3e.mx2b(vital_act)
# Loading proasic3e.or2(vital_act)
# Loading proasic3e.ax1e(vital_act)
# Loading proasic3e.xnor3(vital_act)
# Loading proasic3e.dfn1p0(vital_act)
# Loading proasic3e.nor3(vital_act)
# Loading proasic3e.or3(vital_act)
# Loading proasic3e.xnor2(vital_act)
# Loading proasic3e.clkio(vital_act)
# Loading proasic3e.ao1a(vital_act)
# Loading proasic3e.nor3b(vital_act)
# Loading proasic3e.inv(vital_act)
# Loading proasic3e.or2b(vital_act)
# Loading proasic3e.nor3a(vital_act)
# Loading proasic3e.nor3c(vital_act)
# Loading proasic3e.iopad_tri(vital_act)
# Loading proasic3e.nor2(vital_act)
# Loading proasic3e.axoi5(vital_act)
# Loading proasic3e.xai1a(vital_act)
# Loading proasic3e.ao18(vital_act)
# Loading proasic3e.oa1(vital_act)
# Loading proasic3e.ao13(vital_act)
# Loading proasic3e.oa1c(vital_act)
# Loading proasic3e.axo6(vital_act)
# Loading proasic3e.or2a(vital_act)
# Loading proasic3e.gnd(vital_act)
# Loading proasic3e.vcc(vital_act)
add wave -r /*
run -all
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /my_test_bench/my_uart/baud_gen_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /my_test_bench/my_uart/baud_gen_unit
# ** Error: Assertion violation.
#    Time: 2601485 ns  Iteration: 0  Instance: /my_test_bench
# ** Failure:  Simulation Completed 
#    Time: 2601485 ns  Iteration: 0  Process: /my_test_bench/line__116 File: C:/Users/EMRE/Desktop/Baudgen/stimulus/my_test_bench.vhd
# Break in Process line__116 at C:/Users/EMRE/Desktop/Baudgen/stimulus/my_test_bench.vhd line 327
# End time: 10:43:22 on Aug 19,2022, Elapsed time: 0:03:13
# Errors: 2, Warnings: 2
