static void F_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 V_4 ;\r\nconst int V_5 = 15 ;\r\nconst int V_6 = 12 ;\r\nconst int V_7 = 7 ;\r\nconst int V_8 = 76 ;\r\nconst int V_9 = 76 ;\r\nconst int V_10 = 20 ;\r\nconst int V_11 = 20 ;\r\nconst int V_12 = 40 ;\r\nconst int V_13 = 30 ;\r\nmemset ( & V_4 , 0 , sizeof( V_4 ) ) ;\r\nV_4 . V_14 = F_2 ( int , V_6 , V_5 ) * 1000 ;\r\nV_4 . V_15 = V_4 . V_14 ;\r\nV_4 . V_7 = V_7 * 1000 ;\r\nV_4 . V_9 = V_9 * 1000 ;\r\nV_4 . V_8 = V_8 * 1000 ;\r\nV_4 . V_10 = V_10 * 1000 ;\r\nV_4 . V_16 = V_11 * 1000 ;\r\nV_4 . V_17 = V_4 . V_16 ;\r\nV_4 . V_12 = V_12 * 1000 ;\r\nV_4 . V_13 = V_13 * 1000 ;\r\nF_3 ( V_2 , & V_18 , & V_4 ) ;\r\n}\r\nstatic void F_4 ( void T_1 * V_19 )\r\n{\r\nT_2 V_20 ;\r\nV_20 = F_5 ( V_19 + V_21 ) ;\r\nV_20 &= ~ V_22 & ~ V_23 ;\r\nF_6 ( V_20 , V_19 + V_21 ) ;\r\n}\r\nstatic void F_7 ( void T_1 * V_19 )\r\n{\r\nT_2 V_20 = V_24 | V_25 ;\r\nV_20 |= ( V_26 << V_27 ) |\r\nV_28 ;\r\nif ( V_29 & V_30 )\r\nV_20 |= V_22 ;\r\nelse\r\nV_20 &= ~ V_22 ;\r\nif ( V_29 & V_31 )\r\nV_20 |= V_23 ;\r\nelse\r\nV_20 &= ~ V_23 ;\r\nif ( V_29 & V_32 )\r\nV_20 |= V_33 ;\r\nelse\r\nV_20 &= ~ V_33 ;\r\nif ( V_29 & V_34 )\r\nV_20 |= V_35 ;\r\nelse\r\nV_20 &= ~ V_35 ;\r\nF_6 ( V_20 , V_19 + V_21 ) ;\r\n}\r\nstatic int F_8 ( struct V_36 * V_37 ,\r\nvoid T_1 * V_19 )\r\n{\r\nT_3 V_38 = F_5 ( V_19 + V_39 ) ;\r\nint V_40 ;\r\nswitch ( ( V_38 >> 4 ) & 0xf ) {\r\ncase 0 :\r\nV_40 = 40 ;\r\nbreak;\r\ncase 1 :\r\nV_40 = 54 ;\r\nbreak;\r\ncase 2 :\r\nV_40 = 66 ;\r\nbreak;\r\ncase 3 :\r\nV_40 = 83 ;\r\nbreak;\r\ncase 4 :\r\nV_40 = 104 ;\r\nbreak;\r\ndefault:\r\nF_9 ( L_1 ) ;\r\nV_40 = 0 ;\r\n}\r\nreturn V_40 ;\r\n}\r\nstatic void F_10 ( struct V_1 * V_2 ,\r\nunsigned int V_41 ,\r\nint V_40 )\r\n{\r\nstruct V_3 V_4 ;\r\nconst int V_5 = 15 ;\r\nconst int V_6 = 12 ;\r\nconst int V_11 = 20 ;\r\nconst int V_12 = 40 ;\r\nconst int V_13 = 30 ;\r\nint V_42 , V_43 , V_44 , V_45 , V_46 , V_7 , V_47 ;\r\nint div , V_48 ;\r\nif ( V_41 & V_49 )\r\nV_29 = V_30 ;\r\nelse if ( V_41 & V_50 )\r\nV_29 = V_30 | V_31 ;\r\nswitch ( V_40 ) {\r\ncase 104 :\r\nV_42 = 9600 ;\r\nV_43 = 3 ;\r\nV_44 = 4 ;\r\nV_45 = 2 ;\r\nV_46 = 3 ;\r\nV_7 = 6 ;\r\nV_47 = 6 ;\r\nbreak;\r\ncase 83 :\r\nV_42 = 12000 ;\r\nV_43 = 5 ;\r\nV_44 = 4 ;\r\nV_45 = 2 ;\r\nV_46 = 6 ;\r\nV_7 = 6 ;\r\nV_47 = 9 ;\r\nbreak;\r\ncase 66 :\r\nV_42 = 15000 ;\r\nV_43 = 6 ;\r\nV_44 = 5 ;\r\nV_45 = 2 ;\r\nV_46 = 6 ;\r\nV_7 = 6 ;\r\nV_47 = 11 ;\r\nbreak;\r\ndefault:\r\nV_42 = 18500 ;\r\nV_43 = 7 ;\r\nV_44 = 7 ;\r\nV_45 = 7 ;\r\nV_46 = 9 ;\r\nV_7 = 7 ;\r\nV_47 = 15 ;\r\nV_29 &= ~ V_31 ;\r\nbreak;\r\n}\r\ndiv = F_11 ( V_42 ) ;\r\nV_48 = F_12 ( div ) ;\r\nif ( V_48 < 15 )\r\nV_29 |= V_32 ;\r\nelse\r\nV_29 &= ~ V_32 ;\r\nif ( V_48 < 12 )\r\nV_29 |= V_34 ;\r\nelse\r\nV_29 &= ~ V_34 ;\r\nif ( V_29 & V_34 )\r\nV_26 = 8 ;\r\nelse if ( V_29 & V_32 )\r\nV_26 = 6 ;\r\nelse if ( V_48 >= 25 )\r\nV_26 = 3 ;\r\nelse\r\nV_26 = 4 ;\r\nmemset ( & V_4 , 0 , sizeof( V_4 ) ) ;\r\nif ( V_29 & V_30 )\r\nV_51 . V_52 = true ;\r\nif ( V_29 & V_31 ) {\r\nV_51 . V_53 = true ;\r\nV_51 . V_54 = true ;\r\n} else {\r\nV_4 . V_15 = F_13 ( V_6 , V_5 ) * 1000 ;\r\nV_4 . V_12 = V_12 * 1000 ;\r\nV_4 . V_13 = V_13 * 1000 ;\r\nV_4 . V_7 = V_7 * 1000 ;\r\n}\r\nV_4 . V_55 = true ;\r\nV_4 . V_56 = true ;\r\nV_4 . V_57 = true ;\r\nV_4 . V_58 = true ;\r\nV_4 . V_59 = V_42 ;\r\nV_4 . V_60 = V_4 . V_59 ;\r\nV_4 . V_43 = V_43 * 1000 ;\r\nV_4 . V_44 = V_44 * 1000 ;\r\nV_4 . V_45 = V_45 * 1000 ;\r\nV_4 . V_46 = V_46 * 1000 ;\r\nV_4 . V_61 = ( V_26 + 1 ) ;\r\nV_4 . V_16 = V_11 * 1000 ;\r\nV_4 . V_17 = V_4 . V_16 ;\r\nV_4 . V_62 = 1 ;\r\nV_4 . V_47 = V_47 * 1000 + V_42 ;\r\nF_3 ( V_2 , & V_51 , & V_4 ) ;\r\n}\r\nstatic int F_14 ( void T_1 * V_19 )\r\n{\r\nstruct V_1 V_2 ;\r\nint V_63 ;\r\nif ( V_64 -> V_65 ) {\r\nF_15 ( V_64 -> V_65 ,\r\n& V_18 ) ;\r\nif ( V_18 . V_52 || V_18 . V_53 ) {\r\nif ( V_18 . V_53 )\r\nV_64 -> V_41 |=\r\nV_50 ;\r\nelse\r\nV_64 -> V_41 |= V_49 ;\r\nV_18 . V_52 = false ;\r\n}\r\n}\r\nV_18 . V_53 = true ;\r\nF_1 ( & V_2 ) ;\r\nV_63 = F_16 ( V_64 -> V_66 , & V_18 ) ;\r\nif ( V_63 < 0 )\r\nreturn V_63 ;\r\nV_63 = F_17 ( V_64 -> V_66 , & V_2 , & V_18 ) ;\r\nif ( V_63 < 0 )\r\nreturn V_63 ;\r\nF_4 ( V_19 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_18 ( void T_1 * V_19 , int * V_67 )\r\n{\r\nint V_63 , V_40 = * V_67 ;\r\nstruct V_1 V_2 ;\r\nif ( ! V_40 ) {\r\nV_40 = F_8 ( V_64 , V_19 ) ;\r\nif ( ! V_40 )\r\nreturn - V_68 ;\r\nF_7 ( V_19 ) ;\r\n}\r\nif ( V_64 -> V_65 ) {\r\nF_15 ( V_64 -> V_65 ,\r\n& V_51 ) ;\r\n} else {\r\nif ( ! F_19 () )\r\nV_51 . V_69 = true ;\r\n}\r\nF_10 ( & V_2 , V_64 -> V_41 , V_40 ) ;\r\nV_63 = F_16 ( V_64 -> V_66 , & V_51 ) ;\r\nif ( V_63 < 0 )\r\nreturn V_63 ;\r\nV_63 = F_17 ( V_64 -> V_66 , & V_2 , & V_51 ) ;\r\nif ( V_63 < 0 )\r\nreturn V_63 ;\r\nF_7 ( V_19 ) ;\r\n* V_67 = V_40 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_20 ( void T_1 * V_19 , int * V_67 )\r\n{\r\nstruct V_70 * V_71 = & V_72 . V_71 ;\r\nunsigned V_73 = V_49 | V_50 ;\r\nint V_63 ;\r\nV_63 = F_14 ( V_19 ) ;\r\nif ( V_63 ) {\r\nF_21 ( V_71 , L_2 ) ;\r\nreturn V_63 ;\r\n}\r\nif ( ! ( V_64 -> V_41 & V_73 ) )\r\nreturn 0 ;\r\nV_63 = F_18 ( V_19 , V_67 ) ;\r\nif ( V_63 )\r\nF_21 ( V_71 , L_3 ) ;\r\nreturn V_63 ;\r\n}\r\nint F_22 ( struct V_36 * V_74 )\r\n{\r\nint V_75 ;\r\nstruct V_70 * V_71 = & V_72 . V_71 ;\r\nV_64 = V_74 ;\r\nV_64 -> V_76 = F_20 ;\r\nV_72 . V_71 . V_77 = V_64 ;\r\nif ( F_23 () &&\r\n( V_64 -> V_41 & V_50 ) ) {\r\nF_24 ( V_71 , L_4 ) ;\r\nV_64 -> V_41 &= ~ V_50 ;\r\nV_64 -> V_41 |= V_49 ;\r\n}\r\nif ( F_19 () )\r\nV_64 -> V_41 |= V_78 ;\r\nelse\r\nV_64 -> V_41 &= ~ V_78 ;\r\nV_75 = F_25 ( V_64 -> V_66 , V_79 ,\r\n( unsigned long * ) & V_80 . V_81 ) ;\r\nif ( V_75 < 0 ) {\r\nF_21 ( V_71 , L_5 ,\r\nV_64 -> V_66 , V_75 ) ;\r\nreturn V_75 ;\r\n}\r\nV_80 . V_82 = V_80 . V_81 +\r\nV_79 - 1 ;\r\nV_75 = F_26 ( & V_72 ) ;\r\nif ( V_75 ) {\r\nF_21 ( V_71 , L_6 ) ;\r\nF_27 ( V_64 -> V_66 ) ;\r\n}\r\nreturn V_75 ;\r\n}
