{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603701533655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603701533656 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 26 16:38:53 2020 " "Processing started: Mon Oct 26 16:38:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603701533656 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1603701533656 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1603701533656 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1603701534129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1603701534129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "D:/ECE385/Lab5/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603701558568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603701558568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "D:/ECE385/Lab5/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603701558611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603701558611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 2 2 " "Found 2 design units, including 2 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_substractor " "Found entity 1: adder_substractor" {  } { { "FullAdder.sv" "" { Text "D:/ECE385/Lab5/FullAdder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603701558624 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "FullAdder.sv" "" { Text "D:/ECE385/Lab5/FullAdder.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603701558624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603701558624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "ControlUnit.sv" "" { Text "D:/ECE385/Lab5/ControlUnit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603701558637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603701558637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_toplevel " "Found entity 1: lab5_toplevel" {  } { { "lab5_toplevel.sv" "" { Text "D:/ECE385/Lab5/lab5_toplevel.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603701558639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603701558639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "ShiftRegister.sv" "" { Text "D:/ECE385/Lab5/ShiftRegister.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603701558651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603701558651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub sub Multiplier.sv(19) " "Verilog HDL Declaration information at Multiplier.sv(19): object \"Sub\" differs only in case from object \"sub\" in the same scope" {  } { { "Multiplier.sv" "" { Text "D:/ECE385/Lab5/Multiplier.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1603701558656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "Multiplier.sv" "" { Text "D:/ECE385/Lab5/Multiplier.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603701558656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603701558656 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5_toplevel " "Elaborating entity \"lab5_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1603701558833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier multiplier:M_inst " "Elaborating entity \"multiplier\" for hierarchy \"multiplier:M_inst\"" {  } { { "lab5_toplevel.sv" "M_inst" { Text "D:/ECE385/Lab5/lab5_toplevel.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1603701558928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit multiplier:M_inst\|control_unit:CU " "Elaborating entity \"control_unit\" for hierarchy \"multiplier:M_inst\|control_unit:CU\"" {  } { { "Multiplier.sv" "CU" { Text "D:/ECE385/Lab5/Multiplier.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1603701558931 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.sv(90) " "Verilog HDL Case Statement warning at ControlUnit.sv(90): incomplete case statement has no default case item" {  } { { "ControlUnit.sv" "" { Text "D:/ECE385/Lab5/ControlUnit.sv" 90 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1603701558942 "|lab5_toplevel|multiplier:M_inst|control_unit:CU"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ControlUnit.sv(90) " "Verilog HDL Case Statement information at ControlUnit.sv(90): all case item expressions in this case statement are onehot" {  } { { "ControlUnit.sv" "" { Text "D:/ECE385/Lab5/ControlUnit.sv" 90 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1603701558942 "|lab5_toplevel|multiplier:M_inst|control_unit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register multiplier:M_inst\|shift_register:SRA " "Elaborating entity \"shift_register\" for hierarchy \"multiplier:M_inst\|shift_register:SRA\"" {  } { { "Multiplier.sv" "SRA" { Text "D:/ECE385/Lab5/Multiplier.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1603701558944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_substractor multiplier:M_inst\|adder_substractor:AS " "Elaborating entity \"adder_substractor\" for hierarchy \"multiplier:M_inst\|adder_substractor:AS\"" {  } { { "Multiplier.sv" "AS" { Text "D:/ECE385/Lab5/Multiplier.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1603701558946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder multiplier:M_inst\|adder_substractor:AS\|full_adder:fa0 " "Elaborating entity \"full_adder\" for hierarchy \"multiplier:M_inst\|adder_substractor:AS\|full_adder:fa0\"" {  } { { "FullAdder.sv" "fa0" { Text "D:/ECE385/Lab5/FullAdder.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1603701558970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:Ahex0_inst " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:Ahex0_inst\"" {  } { { "lab5_toplevel.sv" "Ahex0_inst" { Text "D:/ECE385/Lab5/lab5_toplevel.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1603701558986 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ECE385/Lab5/output_files/Lab5.map.smsg " "Generated suppressed messages file D:/ECE385/Lab5/output_files/Lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1603701559601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603701559687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 26 16:39:19 2020 " "Processing ended: Mon Oct 26 16:39:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603701559687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603701559687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603701559687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1603701559687 ""}
