/*  Generated by gen_defines.py  */
/*  DTS input file: nrf9160_pca10090.dts.pre.tmp  */
/*  Directories with bindings: C:/ncs.sojkk/nrf/cmake/../dts/bindings, $ZEPHYR_BASE\dts\bindings  */

/*  Devicetree node: /soc/interrupt-controller@e000e100  */
/*  Binding (compatible = arm,v8m-nvic): $ZEPHYR_BASE\dts\bindings\interrupt-controller\arm,v8m-nvic.yaml  */
/*  Binding description: This binding describes the ARMv8-M Nested Vectored Interrupt Controller.  */
#define DT_ARM_V8M_NVIC_E000E100_BASE_ADDRESS       0xe000e100
#define DT_INST_0_ARM_V8M_NVIC_BASE_ADDRESS         DT_ARM_V8M_NVIC_E000E100_BASE_ADDRESS
#define DT_ARM_V8M_NVIC_E000E100_SIZE               3072
#define DT_INST_0_ARM_V8M_NVIC_SIZE                 DT_ARM_V8M_NVIC_E000E100_SIZE
/*  number of bits of IRQ priorities  */
#define DT_ARM_V8M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS 3
#define DT_INST_0_ARM_V8M_NVIC_ARM_NUM_IRQ_PRIORITY_BITS DT_ARM_V8M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS
#define DT_INST_0_ARM_V8M_NVIC                      1

/*  Devicetree node: /soc/memory@20000000  */
/*  Binding (compatible = mmio-sram): $ZEPHYR_BASE\dts\bindings\sram\mmio-sram.yaml  */
/*  Binding description: This binding gives a generic on-chip SRAM description  */
#define DT_MMIO_SRAM_20000000_BASE_ADDRESS          0x20000000
#define DT_INST_0_MMIO_SRAM_BASE_ADDRESS            DT_MMIO_SRAM_20000000_BASE_ADDRESS
#define DT_MMIO_SRAM_20000000_SIZE                  65536
#define DT_INST_0_MMIO_SRAM_SIZE                    DT_MMIO_SRAM_20000000_SIZE
#define DT_INST_0_MMIO_SRAM                         1

/*  Devicetree node: /soc/peripheral@50000000/flash-controller@39000  */
/*  Binding (compatible = nordic,nrf91-flash-controller): $ZEPHYR_BASE\dts\bindings\flash_controller\nordic,nrf91-flash-controller.yaml  */
/*  Binding description: This binding gives a base representation of the Nordic NVMC  */
#define DT_NORDIC_NRF91_FLASH_CONTROLLER_50039000_BASE_ADDRESS 0x50039000
#define DT_ALIAS_FLASH_CONTROLLER_BASE_ADDRESS      DT_NORDIC_NRF91_FLASH_CONTROLLER_50039000_BASE_ADDRESS
#define DT_NORDIC_NRF91_FLASH_CONTROLLER_FLASH_CONTROLLER_BASE_ADDRESS DT_NORDIC_NRF91_FLASH_CONTROLLER_50039000_BASE_ADDRESS
#define DT_INST_0_NORDIC_NRF91_FLASH_CONTROLLER_BASE_ADDRESS DT_NORDIC_NRF91_FLASH_CONTROLLER_50039000_BASE_ADDRESS
#define DT_NORDIC_NRF91_FLASH_CONTROLLER_50039000_SIZE 4096
#define DT_ALIAS_FLASH_CONTROLLER_SIZE              DT_NORDIC_NRF91_FLASH_CONTROLLER_50039000_SIZE
#define DT_NORDIC_NRF91_FLASH_CONTROLLER_FLASH_CONTROLLER_SIZE DT_NORDIC_NRF91_FLASH_CONTROLLER_50039000_SIZE
#define DT_INST_0_NORDIC_NRF91_FLASH_CONTROLLER_SIZE DT_NORDIC_NRF91_FLASH_CONTROLLER_50039000_SIZE
/*  Human readable string describing the device (used by Zephyr for API name)  */
#define DT_NORDIC_NRF91_FLASH_CONTROLLER_50039000_LABEL "NRF_FLASH_DRV_NAME"
#define DT_ALIAS_FLASH_CONTROLLER_LABEL             DT_NORDIC_NRF91_FLASH_CONTROLLER_50039000_LABEL
#define DT_NORDIC_NRF91_FLASH_CONTROLLER_FLASH_CONTROLLER_LABEL DT_NORDIC_NRF91_FLASH_CONTROLLER_50039000_LABEL
#define DT_INST_0_NORDIC_NRF91_FLASH_CONTROLLER_LABEL DT_NORDIC_NRF91_FLASH_CONTROLLER_50039000_LABEL
#define DT_INST_0_NORDIC_NRF91_FLASH_CONTROLLER     1

/*  Devicetree node: /soc/peripheral@50000000/flash-controller@39000/flash@0  */
/*  Binding (compatible = soc-nv-flash): $ZEPHYR_BASE\dts\bindings\mtd\soc-nv-flash.yaml  */
/*  Binding description: This binding gives a base FLASH description  */
#define DT_SOC_NV_FLASH_0_BASE_ADDRESS              0x0
#define DT_INST_0_SOC_NV_FLASH_BASE_ADDRESS         DT_SOC_NV_FLASH_0_BASE_ADDRESS
#define DT_SOC_NV_FLASH_0_SIZE                      1048576
#define DT_INST_0_SOC_NV_FLASH_SIZE                 DT_SOC_NV_FLASH_0_SIZE
/*  Human readable string describing the device (used by Zephyr for API name)  */
#define DT_SOC_NV_FLASH_0_LABEL                     "NRF_FLASH"
#define DT_INST_0_SOC_NV_FLASH_LABEL                DT_SOC_NV_FLASH_0_LABEL
/*  address alignment required by flash erase operations  */
#define DT_SOC_NV_FLASH_0_ERASE_BLOCK_SIZE          4096
#define DT_INST_0_SOC_NV_FLASH_ERASE_BLOCK_SIZE     DT_SOC_NV_FLASH_0_ERASE_BLOCK_SIZE
/*  address alignment required by flash write operations  */
#define DT_SOC_NV_FLASH_0_WRITE_BLOCK_SIZE          4
#define DT_INST_0_SOC_NV_FLASH_WRITE_BLOCK_SIZE     DT_SOC_NV_FLASH_0_WRITE_BLOCK_SIZE
#define DT_INST_0_SOC_NV_FLASH                      1

/*  Devicetree node: /soc/peripheral@50000000/adc@e000  */
/*  Binding (compatible = nordic,nrf-saadc): $ZEPHYR_BASE\dts\bindings\iio\adc\nordic,nrf-saadc.yaml  */
/*  Binding description: This is a representation of the nRF SAADC node  */
#define DT_NORDIC_NRF_SAADC_5000E000_BASE_ADDRESS   0x5000e000
#define DT_ALIAS_ADC_0_BASE_ADDRESS                 DT_NORDIC_NRF_SAADC_5000E000_BASE_ADDRESS
#define DT_NORDIC_NRF_SAADC_ADC_0_BASE_ADDRESS      DT_NORDIC_NRF_SAADC_5000E000_BASE_ADDRESS
#define DT_INST_0_NORDIC_NRF_SAADC_BASE_ADDRESS     DT_NORDIC_NRF_SAADC_5000E000_BASE_ADDRESS
#define DT_NORDIC_NRF_SAADC_5000E000_SIZE           4096
#define DT_ALIAS_ADC_0_SIZE                         DT_NORDIC_NRF_SAADC_5000E000_SIZE
#define DT_NORDIC_NRF_SAADC_ADC_0_SIZE              DT_NORDIC_NRF_SAADC_5000E000_SIZE
#define DT_INST_0_NORDIC_NRF_SAADC_SIZE             DT_NORDIC_NRF_SAADC_5000E000_SIZE
#define DT_NORDIC_NRF_SAADC_5000E000_IRQ_0          14
#define DT_ALIAS_ADC_0_IRQ_0                        DT_NORDIC_NRF_SAADC_5000E000_IRQ_0
#define DT_NORDIC_NRF_SAADC_ADC_0_IRQ_0             DT_NORDIC_NRF_SAADC_5000E000_IRQ_0
#define DT_INST_0_NORDIC_NRF_SAADC_IRQ_0            DT_NORDIC_NRF_SAADC_5000E000_IRQ_0
#define DT_NORDIC_NRF_SAADC_5000E000_IRQ_0_PRIORITY 1
#define DT_ALIAS_ADC_0_IRQ_0_PRIORITY               DT_NORDIC_NRF_SAADC_5000E000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_SAADC_ADC_0_IRQ_0_PRIORITY    DT_NORDIC_NRF_SAADC_5000E000_IRQ_0_PRIORITY
#define DT_INST_0_NORDIC_NRF_SAADC_IRQ_0_PRIORITY   DT_NORDIC_NRF_SAADC_5000E000_IRQ_0_PRIORITY
/*  Human readable string describing the device (used by Zephyr for API name)  */
#define DT_NORDIC_NRF_SAADC_5000E000_LABEL          "ADC_0"
#define DT_ALIAS_ADC_0_LABEL                        DT_NORDIC_NRF_SAADC_5000E000_LABEL
#define DT_NORDIC_NRF_SAADC_ADC_0_LABEL             DT_NORDIC_NRF_SAADC_5000E000_LABEL
#define DT_INST_0_NORDIC_NRF_SAADC_LABEL            DT_NORDIC_NRF_SAADC_5000E000_LABEL
#define DT_INST_0_NORDIC_NRF_SAADC                  1

/*  Devicetree node: /soc/peripheral@50000000/dppic@17000  */
/*  Binding (compatible = nordic,nrf-dppic): $ZEPHYR_BASE\dts\bindings\arm\nordic,nrf-dppic.yaml  */
/*  Binding description: Binding for the Nordic DPPIC Distributed Programmable Peripheral Interconnect Controller  */
#define DT_NORDIC_NRF_DPPIC_50017000_BASE_ADDRESS   0x50017000
#define DT_INST_0_NORDIC_NRF_DPPIC_BASE_ADDRESS     DT_NORDIC_NRF_DPPIC_50017000_BASE_ADDRESS
#define DT_NORDIC_NRF_DPPIC_50017000_SIZE           4096
#define DT_INST_0_NORDIC_NRF_DPPIC_SIZE             DT_NORDIC_NRF_DPPIC_50017000_SIZE
/*  Human readable string describing the device (used by Zephyr for API name)  */
#define DT_NORDIC_NRF_DPPIC_50017000_LABEL          "DPPIC"
#define DT_INST_0_NORDIC_NRF_DPPIC_LABEL            DT_NORDIC_NRF_DPPIC_50017000_LABEL
#define DT_INST_0_NORDIC_NRF_DPPIC                  1

/*  Devicetree node: /soc/peripheral@50000000/egu@1b000  */
/*  Binding (compatible = nordic,nrf-egu): $ZEPHYR_BASE\dts\bindings\arm\nordic,nrf-egu.yaml  */
/*  Binding description: Binding for the Nordic EGU (Event Generator Unit)  */
#define DT_NORDIC_NRF_EGU_5001B000_BASE_ADDRESS     0x5001b000
#define DT_ALIAS_EGU_0_BASE_ADDRESS                 DT_NORDIC_NRF_EGU_5001B000_BASE_ADDRESS
#define DT_NORDIC_NRF_EGU_EGU_0_BASE_ADDRESS        DT_NORDIC_NRF_EGU_5001B000_BASE_ADDRESS
#define DT_INST_0_NORDIC_NRF_EGU_BASE_ADDRESS       DT_NORDIC_NRF_EGU_5001B000_BASE_ADDRESS
#define DT_NORDIC_NRF_EGU_5001B000_SIZE             4096
#define DT_ALIAS_EGU_0_SIZE                         DT_NORDIC_NRF_EGU_5001B000_SIZE
#define DT_NORDIC_NRF_EGU_EGU_0_SIZE                DT_NORDIC_NRF_EGU_5001B000_SIZE
#define DT_INST_0_NORDIC_NRF_EGU_SIZE               DT_NORDIC_NRF_EGU_5001B000_SIZE
#define DT_NORDIC_NRF_EGU_5001B000_IRQ_0            27
#define DT_ALIAS_EGU_0_IRQ_0                        DT_NORDIC_NRF_EGU_5001B000_IRQ_0
#define DT_NORDIC_NRF_EGU_EGU_0_IRQ_0               DT_NORDIC_NRF_EGU_5001B000_IRQ_0
#define DT_INST_0_NORDIC_NRF_EGU_IRQ_0              DT_NORDIC_NRF_EGU_5001B000_IRQ_0
#define DT_NORDIC_NRF_EGU_5001B000_IRQ_0_PRIORITY   1
#define DT_ALIAS_EGU_0_IRQ_0_PRIORITY               DT_NORDIC_NRF_EGU_5001B000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_EGU_EGU_0_IRQ_0_PRIORITY      DT_NORDIC_NRF_EGU_5001B000_IRQ_0_PRIORITY
#define DT_INST_0_NORDIC_NRF_EGU_IRQ_0_PRIORITY     DT_NORDIC_NRF_EGU_5001B000_IRQ_0_PRIORITY
#define DT_INST_0_NORDIC_NRF_EGU                    1

/*  Devicetree node: /soc/peripheral@50000000/egu@1c000  */
/*  Binding (compatible = nordic,nrf-egu): $ZEPHYR_BASE\dts\bindings\arm\nordic,nrf-egu.yaml  */
/*  Binding description: Binding for the Nordic EGU (Event Generator Unit)  */
#define DT_NORDIC_NRF_EGU_5001C000_BASE_ADDRESS     0x5001c000
#define DT_ALIAS_EGU_1_BASE_ADDRESS                 DT_NORDIC_NRF_EGU_5001C000_BASE_ADDRESS
#define DT_NORDIC_NRF_EGU_EGU_1_BASE_ADDRESS        DT_NORDIC_NRF_EGU_5001C000_BASE_ADDRESS
#define DT_INST_1_NORDIC_NRF_EGU_BASE_ADDRESS       DT_NORDIC_NRF_EGU_5001C000_BASE_ADDRESS
#define DT_NORDIC_NRF_EGU_5001C000_SIZE             4096
#define DT_ALIAS_EGU_1_SIZE                         DT_NORDIC_NRF_EGU_5001C000_SIZE
#define DT_NORDIC_NRF_EGU_EGU_1_SIZE                DT_NORDIC_NRF_EGU_5001C000_SIZE
#define DT_INST_1_NORDIC_NRF_EGU_SIZE               DT_NORDIC_NRF_EGU_5001C000_SIZE
#define DT_NORDIC_NRF_EGU_5001C000_IRQ_0            28
#define DT_ALIAS_EGU_1_IRQ_0                        DT_NORDIC_NRF_EGU_5001C000_IRQ_0
#define DT_NORDIC_NRF_EGU_EGU_1_IRQ_0               DT_NORDIC_NRF_EGU_5001C000_IRQ_0
#define DT_INST_1_NORDIC_NRF_EGU_IRQ_0              DT_NORDIC_NRF_EGU_5001C000_IRQ_0
#define DT_NORDIC_NRF_EGU_5001C000_IRQ_0_PRIORITY   1
#define DT_ALIAS_EGU_1_IRQ_0_PRIORITY               DT_NORDIC_NRF_EGU_5001C000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_EGU_EGU_1_IRQ_0_PRIORITY      DT_NORDIC_NRF_EGU_5001C000_IRQ_0_PRIORITY
#define DT_INST_1_NORDIC_NRF_EGU_IRQ_0_PRIORITY     DT_NORDIC_NRF_EGU_5001C000_IRQ_0_PRIORITY
#define DT_INST_1_NORDIC_NRF_EGU                    1

/*  Devicetree node: /soc/peripheral@50000000/egu@1d000  */
/*  Binding (compatible = nordic,nrf-egu): $ZEPHYR_BASE\dts\bindings\arm\nordic,nrf-egu.yaml  */
/*  Binding description: Binding for the Nordic EGU (Event Generator Unit)  */
#define DT_NORDIC_NRF_EGU_5001D000_BASE_ADDRESS     0x5001d000
#define DT_ALIAS_EGU_2_BASE_ADDRESS                 DT_NORDIC_NRF_EGU_5001D000_BASE_ADDRESS
#define DT_NORDIC_NRF_EGU_EGU_2_BASE_ADDRESS        DT_NORDIC_NRF_EGU_5001D000_BASE_ADDRESS
#define DT_INST_2_NORDIC_NRF_EGU_BASE_ADDRESS       DT_NORDIC_NRF_EGU_5001D000_BASE_ADDRESS
#define DT_NORDIC_NRF_EGU_5001D000_SIZE             4096
#define DT_ALIAS_EGU_2_SIZE                         DT_NORDIC_NRF_EGU_5001D000_SIZE
#define DT_NORDIC_NRF_EGU_EGU_2_SIZE                DT_NORDIC_NRF_EGU_5001D000_SIZE
#define DT_INST_2_NORDIC_NRF_EGU_SIZE               DT_NORDIC_NRF_EGU_5001D000_SIZE
#define DT_NORDIC_NRF_EGU_5001D000_IRQ_0            29
#define DT_ALIAS_EGU_2_IRQ_0                        DT_NORDIC_NRF_EGU_5001D000_IRQ_0
#define DT_NORDIC_NRF_EGU_EGU_2_IRQ_0               DT_NORDIC_NRF_EGU_5001D000_IRQ_0
#define DT_INST_2_NORDIC_NRF_EGU_IRQ_0              DT_NORDIC_NRF_EGU_5001D000_IRQ_0
#define DT_NORDIC_NRF_EGU_5001D000_IRQ_0_PRIORITY   1
#define DT_ALIAS_EGU_2_IRQ_0_PRIORITY               DT_NORDIC_NRF_EGU_5001D000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_EGU_EGU_2_IRQ_0_PRIORITY      DT_NORDIC_NRF_EGU_5001D000_IRQ_0_PRIORITY
#define DT_INST_2_NORDIC_NRF_EGU_IRQ_0_PRIORITY     DT_NORDIC_NRF_EGU_5001D000_IRQ_0_PRIORITY
#define DT_INST_2_NORDIC_NRF_EGU                    1

/*  Devicetree node: /soc/peripheral@50000000/egu@1e000  */
/*  Binding (compatible = nordic,nrf-egu): $ZEPHYR_BASE\dts\bindings\arm\nordic,nrf-egu.yaml  */
/*  Binding description: Binding for the Nordic EGU (Event Generator Unit)  */
#define DT_NORDIC_NRF_EGU_5001E000_BASE_ADDRESS     0x5001e000
#define DT_ALIAS_EGU_3_BASE_ADDRESS                 DT_NORDIC_NRF_EGU_5001E000_BASE_ADDRESS
#define DT_NORDIC_NRF_EGU_EGU_3_BASE_ADDRESS        DT_NORDIC_NRF_EGU_5001E000_BASE_ADDRESS
#define DT_INST_3_NORDIC_NRF_EGU_BASE_ADDRESS       DT_NORDIC_NRF_EGU_5001E000_BASE_ADDRESS
#define DT_NORDIC_NRF_EGU_5001E000_SIZE             4096
#define DT_ALIAS_EGU_3_SIZE                         DT_NORDIC_NRF_EGU_5001E000_SIZE
#define DT_NORDIC_NRF_EGU_EGU_3_SIZE                DT_NORDIC_NRF_EGU_5001E000_SIZE
#define DT_INST_3_NORDIC_NRF_EGU_SIZE               DT_NORDIC_NRF_EGU_5001E000_SIZE
#define DT_NORDIC_NRF_EGU_5001E000_IRQ_0            30
#define DT_ALIAS_EGU_3_IRQ_0                        DT_NORDIC_NRF_EGU_5001E000_IRQ_0
#define DT_NORDIC_NRF_EGU_EGU_3_IRQ_0               DT_NORDIC_NRF_EGU_5001E000_IRQ_0
#define DT_INST_3_NORDIC_NRF_EGU_IRQ_0              DT_NORDIC_NRF_EGU_5001E000_IRQ_0
#define DT_NORDIC_NRF_EGU_5001E000_IRQ_0_PRIORITY   1
#define DT_ALIAS_EGU_3_IRQ_0_PRIORITY               DT_NORDIC_NRF_EGU_5001E000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_EGU_EGU_3_IRQ_0_PRIORITY      DT_NORDIC_NRF_EGU_5001E000_IRQ_0_PRIORITY
#define DT_INST_3_NORDIC_NRF_EGU_IRQ_0_PRIORITY     DT_NORDIC_NRF_EGU_5001E000_IRQ_0_PRIORITY
#define DT_INST_3_NORDIC_NRF_EGU                    1

/*  Devicetree node: /soc/peripheral@50000000/egu@1f000  */
/*  Binding (compatible = nordic,nrf-egu): $ZEPHYR_BASE\dts\bindings\arm\nordic,nrf-egu.yaml  */
/*  Binding description: Binding for the Nordic EGU (Event Generator Unit)  */
#define DT_NORDIC_NRF_EGU_5001F000_BASE_ADDRESS     0x5001f000
#define DT_ALIAS_EGU_4_BASE_ADDRESS                 DT_NORDIC_NRF_EGU_5001F000_BASE_ADDRESS
#define DT_NORDIC_NRF_EGU_EGU_4_BASE_ADDRESS        DT_NORDIC_NRF_EGU_5001F000_BASE_ADDRESS
#define DT_INST_4_NORDIC_NRF_EGU_BASE_ADDRESS       DT_NORDIC_NRF_EGU_5001F000_BASE_ADDRESS
#define DT_NORDIC_NRF_EGU_5001F000_SIZE             4096
#define DT_ALIAS_EGU_4_SIZE                         DT_NORDIC_NRF_EGU_5001F000_SIZE
#define DT_NORDIC_NRF_EGU_EGU_4_SIZE                DT_NORDIC_NRF_EGU_5001F000_SIZE
#define DT_INST_4_NORDIC_NRF_EGU_SIZE               DT_NORDIC_NRF_EGU_5001F000_SIZE
#define DT_NORDIC_NRF_EGU_5001F000_IRQ_0            31
#define DT_ALIAS_EGU_4_IRQ_0                        DT_NORDIC_NRF_EGU_5001F000_IRQ_0
#define DT_NORDIC_NRF_EGU_EGU_4_IRQ_0               DT_NORDIC_NRF_EGU_5001F000_IRQ_0
#define DT_INST_4_NORDIC_NRF_EGU_IRQ_0              DT_NORDIC_NRF_EGU_5001F000_IRQ_0
#define DT_NORDIC_NRF_EGU_5001F000_IRQ_0_PRIORITY   1
#define DT_ALIAS_EGU_4_IRQ_0_PRIORITY               DT_NORDIC_NRF_EGU_5001F000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_EGU_EGU_4_IRQ_0_PRIORITY      DT_NORDIC_NRF_EGU_5001F000_IRQ_0_PRIORITY
#define DT_INST_4_NORDIC_NRF_EGU_IRQ_0_PRIORITY     DT_NORDIC_NRF_EGU_5001F000_IRQ_0_PRIORITY
#define DT_INST_4_NORDIC_NRF_EGU                    1

/*  Devicetree node: /soc/peripheral@50000000/egu@20000  */
/*  Binding (compatible = nordic,nrf-egu): $ZEPHYR_BASE\dts\bindings\arm\nordic,nrf-egu.yaml  */
/*  Binding description: Binding for the Nordic EGU (Event Generator Unit)  */
#define DT_NORDIC_NRF_EGU_50020000_BASE_ADDRESS     0x50020000
#define DT_ALIAS_EGU_5_BASE_ADDRESS                 DT_NORDIC_NRF_EGU_50020000_BASE_ADDRESS
#define DT_NORDIC_NRF_EGU_EGU_5_BASE_ADDRESS        DT_NORDIC_NRF_EGU_50020000_BASE_ADDRESS
#define DT_INST_5_NORDIC_NRF_EGU_BASE_ADDRESS       DT_NORDIC_NRF_EGU_50020000_BASE_ADDRESS
#define DT_NORDIC_NRF_EGU_50020000_SIZE             4096
#define DT_ALIAS_EGU_5_SIZE                         DT_NORDIC_NRF_EGU_50020000_SIZE
#define DT_NORDIC_NRF_EGU_EGU_5_SIZE                DT_NORDIC_NRF_EGU_50020000_SIZE
#define DT_INST_5_NORDIC_NRF_EGU_SIZE               DT_NORDIC_NRF_EGU_50020000_SIZE
#define DT_NORDIC_NRF_EGU_50020000_IRQ_0            32
#define DT_ALIAS_EGU_5_IRQ_0                        DT_NORDIC_NRF_EGU_50020000_IRQ_0
#define DT_NORDIC_NRF_EGU_EGU_5_IRQ_0               DT_NORDIC_NRF_EGU_50020000_IRQ_0
#define DT_INST_5_NORDIC_NRF_EGU_IRQ_0              DT_NORDIC_NRF_EGU_50020000_IRQ_0
#define DT_NORDIC_NRF_EGU_50020000_IRQ_0_PRIORITY   1
#define DT_ALIAS_EGU_5_IRQ_0_PRIORITY               DT_NORDIC_NRF_EGU_50020000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_EGU_EGU_5_IRQ_0_PRIORITY      DT_NORDIC_NRF_EGU_50020000_IRQ_0_PRIORITY
#define DT_INST_5_NORDIC_NRF_EGU_IRQ_0_PRIORITY     DT_NORDIC_NRF_EGU_50020000_IRQ_0_PRIORITY
#define DT_INST_5_NORDIC_NRF_EGU                    1

/*  Devicetree node: /soc/peripheral@50000000/kmu@39000  */
/*  Binding (compatible = nordic,nrf-kmu): $ZEPHYR_BASE\dts\bindings\arm\nordic,nrf-kmu.yaml  */
/*  Binding description: Binding for the Nordic KMU (Key Management Unit)  */
#define DT_NORDIC_NRF_KMU_50039000_BASE_ADDRESS     0x50039000
#define DT_INST_0_NORDIC_NRF_KMU_BASE_ADDRESS       DT_NORDIC_NRF_KMU_50039000_BASE_ADDRESS
#define DT_NORDIC_NRF_KMU_50039000_SIZE             4096
#define DT_INST_0_NORDIC_NRF_KMU_SIZE               DT_NORDIC_NRF_KMU_50039000_SIZE
#define DT_NORDIC_NRF_KMU_50039000_IRQ_0            57
#define DT_INST_0_NORDIC_NRF_KMU_IRQ_0              DT_NORDIC_NRF_KMU_50039000_IRQ_0
#define DT_NORDIC_NRF_KMU_50039000_IRQ_0_PRIORITY   1
#define DT_INST_0_NORDIC_NRF_KMU_IRQ_0_PRIORITY     DT_NORDIC_NRF_KMU_50039000_IRQ_0_PRIORITY
#define DT_INST_0_NORDIC_NRF_KMU                    1

/*  Devicetree node: /soc/peripheral@50000000/regulator@4000  */
/*  Binding (compatible = nordic,nrf-regulators): $ZEPHYR_BASE\dts\bindings\power\nordic,nrf-regulators.yaml  */
/*  Binding description: Binding for the Nordic REGULATORS (voltage regulators control module)  */
#define DT_NORDIC_NRF_REGULATORS_50004000_BASE_ADDRESS 0x50004000
#define DT_INST_0_NORDIC_NRF_REGULATORS_BASE_ADDRESS DT_NORDIC_NRF_REGULATORS_50004000_BASE_ADDRESS
#define DT_NORDIC_NRF_REGULATORS_50004000_SIZE      4096
#define DT_INST_0_NORDIC_NRF_REGULATORS_SIZE        DT_NORDIC_NRF_REGULATORS_50004000_SIZE
#define DT_INST_0_NORDIC_NRF_REGULATORS             1

/*  Devicetree node: /soc/peripheral@50000000/vmc@3a000  */
/*  Binding (compatible = nordic,nrf-vmc): $ZEPHYR_BASE\dts\bindings\power\nordic,nrf-vmc.yaml  */
/*  Binding description: Binding for the Nordic VMC (Volatile Memory Controller)  */
#define DT_NORDIC_NRF_VMC_5003A000_BASE_ADDRESS     0x5003a000
#define DT_INST_0_NORDIC_NRF_VMC_BASE_ADDRESS       DT_NORDIC_NRF_VMC_5003A000_BASE_ADDRESS
#define DT_NORDIC_NRF_VMC_5003A000_SIZE             4096
#define DT_INST_0_NORDIC_NRF_VMC_SIZE               DT_NORDIC_NRF_VMC_5003A000_SIZE
#define DT_INST_0_NORDIC_NRF_VMC                    1

/*  Devicetree node: /soc/peripheral@50000000/uart@8000  */
/*  Binding (compatible = nordic,nrf-uarte): $ZEPHYR_BASE\dts\bindings\serial\nordic,nrf-uarte.yaml  */
/*  Binding description: This binding gives a base representation of the Nordic UARTE  */
#define DT_NORDIC_NRF_UARTE_50008000_BASE_ADDRESS   0x50008000
#define DT_ALIAS_UART_0_BASE_ADDRESS                DT_NORDIC_NRF_UARTE_50008000_BASE_ADDRESS
#define DT_NORDIC_NRF_UARTE_UART_0_BASE_ADDRESS     DT_NORDIC_NRF_UARTE_50008000_BASE_ADDRESS
#define DT_INST_0_NORDIC_NRF_UARTE_BASE_ADDRESS     DT_NORDIC_NRF_UARTE_50008000_BASE_ADDRESS
#define DT_NORDIC_NRF_UARTE_50008000_SIZE           4096
#define DT_ALIAS_UART_0_SIZE                        DT_NORDIC_NRF_UARTE_50008000_SIZE
#define DT_NORDIC_NRF_UARTE_UART_0_SIZE             DT_NORDIC_NRF_UARTE_50008000_SIZE
#define DT_INST_0_NORDIC_NRF_UARTE_SIZE             DT_NORDIC_NRF_UARTE_50008000_SIZE
#define DT_NORDIC_NRF_UARTE_50008000_IRQ_0          8
#define DT_ALIAS_UART_0_IRQ_0                       DT_NORDIC_NRF_UARTE_50008000_IRQ_0
#define DT_NORDIC_NRF_UARTE_UART_0_IRQ_0            DT_NORDIC_NRF_UARTE_50008000_IRQ_0
#define DT_INST_0_NORDIC_NRF_UARTE_IRQ_0            DT_NORDIC_NRF_UARTE_50008000_IRQ_0
#define DT_NORDIC_NRF_UARTE_50008000_IRQ_0_PRIORITY 1
#define DT_ALIAS_UART_0_IRQ_0_PRIORITY              DT_NORDIC_NRF_UARTE_50008000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_UARTE_UART_0_IRQ_0_PRIORITY   DT_NORDIC_NRF_UARTE_50008000_IRQ_0_PRIORITY
#define DT_INST_0_NORDIC_NRF_UARTE_IRQ_0_PRIORITY   DT_NORDIC_NRF_UARTE_50008000_IRQ_0_PRIORITY
/*  Set to enable RTS/CTS flow control at boot time  */
#define DT_NORDIC_NRF_UARTE_50008000_HW_FLOW_CONTROL 0
#define DT_ALIAS_UART_0_HW_FLOW_CONTROL             DT_NORDIC_NRF_UARTE_50008000_HW_FLOW_CONTROL
#define DT_NORDIC_NRF_UARTE_UART_0_HW_FLOW_CONTROL  DT_NORDIC_NRF_UARTE_50008000_HW_FLOW_CONTROL
#define DT_INST_0_NORDIC_NRF_UARTE_HW_FLOW_CONTROL  DT_NORDIC_NRF_UARTE_50008000_HW_FLOW_CONTROL
/*  TX pin  */
#define DT_NORDIC_NRF_UARTE_50008000_TX_PIN         29
#define DT_ALIAS_UART_0_TX_PIN                      DT_NORDIC_NRF_UARTE_50008000_TX_PIN
#define DT_NORDIC_NRF_UARTE_UART_0_TX_PIN           DT_NORDIC_NRF_UARTE_50008000_TX_PIN
#define DT_INST_0_NORDIC_NRF_UARTE_TX_PIN           DT_NORDIC_NRF_UARTE_50008000_TX_PIN
/*  RX pin  */
#define DT_NORDIC_NRF_UARTE_50008000_RX_PIN         28
#define DT_ALIAS_UART_0_RX_PIN                      DT_NORDIC_NRF_UARTE_50008000_RX_PIN
#define DT_NORDIC_NRF_UARTE_UART_0_RX_PIN           DT_NORDIC_NRF_UARTE_50008000_RX_PIN
#define DT_INST_0_NORDIC_NRF_UARTE_RX_PIN           DT_NORDIC_NRF_UARTE_50008000_RX_PIN
/*  RTS pin  */
#define DT_NORDIC_NRF_UARTE_50008000_RTS_PIN        27
#define DT_ALIAS_UART_0_RTS_PIN                     DT_NORDIC_NRF_UARTE_50008000_RTS_PIN
#define DT_NORDIC_NRF_UARTE_UART_0_RTS_PIN          DT_NORDIC_NRF_UARTE_50008000_RTS_PIN
#define DT_INST_0_NORDIC_NRF_UARTE_RTS_PIN          DT_NORDIC_NRF_UARTE_50008000_RTS_PIN
/*  CTS pin  */
#define DT_NORDIC_NRF_UARTE_50008000_CTS_PIN        26
#define DT_ALIAS_UART_0_CTS_PIN                     DT_NORDIC_NRF_UARTE_50008000_CTS_PIN
#define DT_NORDIC_NRF_UARTE_UART_0_CTS_PIN          DT_NORDIC_NRF_UARTE_50008000_CTS_PIN
#define DT_INST_0_NORDIC_NRF_UARTE_CTS_PIN          DT_NORDIC_NRF_UARTE_50008000_CTS_PIN
/*  Initial baud rate setting for UART  */
#define DT_NORDIC_NRF_UARTE_50008000_CURRENT_SPEED  115200
#define DT_ALIAS_UART_0_CURRENT_SPEED               DT_NORDIC_NRF_UARTE_50008000_CURRENT_SPEED
#define DT_NORDIC_NRF_UARTE_UART_0_CURRENT_SPEED    DT_NORDIC_NRF_UARTE_50008000_CURRENT_SPEED
#define DT_INST_0_NORDIC_NRF_UARTE_CURRENT_SPEED    DT_NORDIC_NRF_UARTE_50008000_CURRENT_SPEED
/*  Human readable string describing the device (used by Zephyr for API name)  */
#define DT_NORDIC_NRF_UARTE_50008000_LABEL          "UART_0"
#define DT_ALIAS_UART_0_LABEL                       DT_NORDIC_NRF_UARTE_50008000_LABEL
#define DT_NORDIC_NRF_UARTE_UART_0_LABEL            DT_NORDIC_NRF_UARTE_50008000_LABEL
#define DT_INST_0_NORDIC_NRF_UARTE_LABEL            DT_NORDIC_NRF_UARTE_50008000_LABEL
#define DT_INST_0_NORDIC_NRF_UARTE                  1

/*  Devicetree node: /soc/peripheral@50000000/uart@9000  */
/*  Binding (compatible = nordic,nrf-uarte): $ZEPHYR_BASE\dts\bindings\serial\nordic,nrf-uarte.yaml  */
/*  Binding description: This binding gives a base representation of the Nordic UARTE  */
#define DT_NORDIC_NRF_UARTE_50009000_BASE_ADDRESS   0x50009000
#define DT_ALIAS_UART_1_BASE_ADDRESS                DT_NORDIC_NRF_UARTE_50009000_BASE_ADDRESS
#define DT_NORDIC_NRF_UARTE_UART_1_BASE_ADDRESS     DT_NORDIC_NRF_UARTE_50009000_BASE_ADDRESS
#define DT_INST_1_NORDIC_NRF_UARTE_BASE_ADDRESS     DT_NORDIC_NRF_UARTE_50009000_BASE_ADDRESS
#define DT_NORDIC_NRF_UARTE_50009000_SIZE           4096
#define DT_ALIAS_UART_1_SIZE                        DT_NORDIC_NRF_UARTE_50009000_SIZE
#define DT_NORDIC_NRF_UARTE_UART_1_SIZE             DT_NORDIC_NRF_UARTE_50009000_SIZE
#define DT_INST_1_NORDIC_NRF_UARTE_SIZE             DT_NORDIC_NRF_UARTE_50009000_SIZE
#define DT_NORDIC_NRF_UARTE_50009000_IRQ_0          9
#define DT_ALIAS_UART_1_IRQ_0                       DT_NORDIC_NRF_UARTE_50009000_IRQ_0
#define DT_NORDIC_NRF_UARTE_UART_1_IRQ_0            DT_NORDIC_NRF_UARTE_50009000_IRQ_0
#define DT_INST_1_NORDIC_NRF_UARTE_IRQ_0            DT_NORDIC_NRF_UARTE_50009000_IRQ_0
#define DT_NORDIC_NRF_UARTE_50009000_IRQ_0_PRIORITY 1
#define DT_ALIAS_UART_1_IRQ_0_PRIORITY              DT_NORDIC_NRF_UARTE_50009000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_UARTE_UART_1_IRQ_0_PRIORITY   DT_NORDIC_NRF_UARTE_50009000_IRQ_0_PRIORITY
#define DT_INST_1_NORDIC_NRF_UARTE_IRQ_0_PRIORITY   DT_NORDIC_NRF_UARTE_50009000_IRQ_0_PRIORITY
/*  Set to enable RTS/CTS flow control at boot time  */
#define DT_NORDIC_NRF_UARTE_50009000_HW_FLOW_CONTROL 0
#define DT_ALIAS_UART_1_HW_FLOW_CONTROL             DT_NORDIC_NRF_UARTE_50009000_HW_FLOW_CONTROL
#define DT_NORDIC_NRF_UARTE_UART_1_HW_FLOW_CONTROL  DT_NORDIC_NRF_UARTE_50009000_HW_FLOW_CONTROL
#define DT_INST_1_NORDIC_NRF_UARTE_HW_FLOW_CONTROL  DT_NORDIC_NRF_UARTE_50009000_HW_FLOW_CONTROL
/*  TX pin  */
#define DT_NORDIC_NRF_UARTE_50009000_TX_PIN         1
#define DT_ALIAS_UART_1_TX_PIN                      DT_NORDIC_NRF_UARTE_50009000_TX_PIN
#define DT_NORDIC_NRF_UARTE_UART_1_TX_PIN           DT_NORDIC_NRF_UARTE_50009000_TX_PIN
#define DT_INST_1_NORDIC_NRF_UARTE_TX_PIN           DT_NORDIC_NRF_UARTE_50009000_TX_PIN
/*  RX pin  */
#define DT_NORDIC_NRF_UARTE_50009000_RX_PIN         0
#define DT_ALIAS_UART_1_RX_PIN                      DT_NORDIC_NRF_UARTE_50009000_RX_PIN
#define DT_NORDIC_NRF_UARTE_UART_1_RX_PIN           DT_NORDIC_NRF_UARTE_50009000_RX_PIN
#define DT_INST_1_NORDIC_NRF_UARTE_RX_PIN           DT_NORDIC_NRF_UARTE_50009000_RX_PIN
/*  RTS pin  */
#define DT_NORDIC_NRF_UARTE_50009000_RTS_PIN        14
#define DT_ALIAS_UART_1_RTS_PIN                     DT_NORDIC_NRF_UARTE_50009000_RTS_PIN
#define DT_NORDIC_NRF_UARTE_UART_1_RTS_PIN          DT_NORDIC_NRF_UARTE_50009000_RTS_PIN
#define DT_INST_1_NORDIC_NRF_UARTE_RTS_PIN          DT_NORDIC_NRF_UARTE_50009000_RTS_PIN
/*  CTS pin  */
#define DT_NORDIC_NRF_UARTE_50009000_CTS_PIN        15
#define DT_ALIAS_UART_1_CTS_PIN                     DT_NORDIC_NRF_UARTE_50009000_CTS_PIN
#define DT_NORDIC_NRF_UARTE_UART_1_CTS_PIN          DT_NORDIC_NRF_UARTE_50009000_CTS_PIN
#define DT_INST_1_NORDIC_NRF_UARTE_CTS_PIN          DT_NORDIC_NRF_UARTE_50009000_CTS_PIN
/*  Initial baud rate setting for UART  */
#define DT_NORDIC_NRF_UARTE_50009000_CURRENT_SPEED  115200
#define DT_ALIAS_UART_1_CURRENT_SPEED               DT_NORDIC_NRF_UARTE_50009000_CURRENT_SPEED
#define DT_NORDIC_NRF_UARTE_UART_1_CURRENT_SPEED    DT_NORDIC_NRF_UARTE_50009000_CURRENT_SPEED
#define DT_INST_1_NORDIC_NRF_UARTE_CURRENT_SPEED    DT_NORDIC_NRF_UARTE_50009000_CURRENT_SPEED
/*  Human readable string describing the device (used by Zephyr for API name)  */
#define DT_NORDIC_NRF_UARTE_50009000_LABEL          "UART_1"
#define DT_ALIAS_UART_1_LABEL                       DT_NORDIC_NRF_UARTE_50009000_LABEL
#define DT_NORDIC_NRF_UARTE_UART_1_LABEL            DT_NORDIC_NRF_UARTE_50009000_LABEL
#define DT_INST_1_NORDIC_NRF_UARTE_LABEL            DT_NORDIC_NRF_UARTE_50009000_LABEL
#define DT_INST_1_NORDIC_NRF_UARTE                  1

/*  Devicetree node: /soc/peripheral@50000000/i2c@a000  */
/*  Binding (compatible = nordic,nrf-twim): $ZEPHYR_BASE\dts\bindings\i2c\nordic,nrf-twim.yaml  */
/*  Binding description: Nordic nRF family TWIM (TWI master with EasyDMA)  */
#define DT_NORDIC_NRF_TWIM_5000A000_BASE_ADDRESS    0x5000a000
#define DT_ALIAS_I2C_2_BASE_ADDRESS                 DT_NORDIC_NRF_TWIM_5000A000_BASE_ADDRESS
#define DT_NORDIC_NRF_TWIM_I2C_2_BASE_ADDRESS       DT_NORDIC_NRF_TWIM_5000A000_BASE_ADDRESS
#define DT_INST_0_NORDIC_NRF_TWIM_BASE_ADDRESS      DT_NORDIC_NRF_TWIM_5000A000_BASE_ADDRESS
#define DT_NORDIC_NRF_TWIM_5000A000_SIZE            4096
#define DT_ALIAS_I2C_2_SIZE                         DT_NORDIC_NRF_TWIM_5000A000_SIZE
#define DT_NORDIC_NRF_TWIM_I2C_2_SIZE               DT_NORDIC_NRF_TWIM_5000A000_SIZE
#define DT_INST_0_NORDIC_NRF_TWIM_SIZE              DT_NORDIC_NRF_TWIM_5000A000_SIZE
#define DT_NORDIC_NRF_TWIM_5000A000_IRQ_0           10
#define DT_ALIAS_I2C_2_IRQ_0                        DT_NORDIC_NRF_TWIM_5000A000_IRQ_0
#define DT_NORDIC_NRF_TWIM_I2C_2_IRQ_0              DT_NORDIC_NRF_TWIM_5000A000_IRQ_0
#define DT_INST_0_NORDIC_NRF_TWIM_IRQ_0             DT_NORDIC_NRF_TWIM_5000A000_IRQ_0
#define DT_NORDIC_NRF_TWIM_5000A000_IRQ_0_PRIORITY  1
#define DT_ALIAS_I2C_2_IRQ_0_PRIORITY               DT_NORDIC_NRF_TWIM_5000A000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_TWIM_I2C_2_IRQ_0_PRIORITY     DT_NORDIC_NRF_TWIM_5000A000_IRQ_0_PRIORITY
#define DT_INST_0_NORDIC_NRF_TWIM_IRQ_0_PRIORITY    DT_NORDIC_NRF_TWIM_5000A000_IRQ_0_PRIORITY
/*  SDA pin  */
#define DT_NORDIC_NRF_TWIM_5000A000_SDA_PIN         30
#define DT_ALIAS_I2C_2_SDA_PIN                      DT_NORDIC_NRF_TWIM_5000A000_SDA_PIN
#define DT_NORDIC_NRF_TWIM_I2C_2_SDA_PIN            DT_NORDIC_NRF_TWIM_5000A000_SDA_PIN
#define DT_INST_0_NORDIC_NRF_TWIM_SDA_PIN           DT_NORDIC_NRF_TWIM_5000A000_SDA_PIN
/*  SCL pin  */
#define DT_NORDIC_NRF_TWIM_5000A000_SCL_PIN         31
#define DT_ALIAS_I2C_2_SCL_PIN                      DT_NORDIC_NRF_TWIM_5000A000_SCL_PIN
#define DT_NORDIC_NRF_TWIM_I2C_2_SCL_PIN            DT_NORDIC_NRF_TWIM_5000A000_SCL_PIN
#define DT_INST_0_NORDIC_NRF_TWIM_SCL_PIN           DT_NORDIC_NRF_TWIM_5000A000_SCL_PIN
/*  Initial clock frequency in Hz  */
#define DT_NORDIC_NRF_TWIM_5000A000_CLOCK_FREQUENCY 100000
#define DT_ALIAS_I2C_2_CLOCK_FREQUENCY              DT_NORDIC_NRF_TWIM_5000A000_CLOCK_FREQUENCY
#define DT_NORDIC_NRF_TWIM_I2C_2_CLOCK_FREQUENCY    DT_NORDIC_NRF_TWIM_5000A000_CLOCK_FREQUENCY
#define DT_INST_0_NORDIC_NRF_TWIM_CLOCK_FREQUENCY   DT_NORDIC_NRF_TWIM_5000A000_CLOCK_FREQUENCY
/*  Human readable string describing the device (used by Zephyr for API name)  */
#define DT_NORDIC_NRF_TWIM_5000A000_LABEL           "I2C_2"
#define DT_ALIAS_I2C_2_LABEL                        DT_NORDIC_NRF_TWIM_5000A000_LABEL
#define DT_NORDIC_NRF_TWIM_I2C_2_LABEL              DT_NORDIC_NRF_TWIM_5000A000_LABEL
#define DT_INST_0_NORDIC_NRF_TWIM_LABEL             DT_NORDIC_NRF_TWIM_5000A000_LABEL
#define DT_INST_0_NORDIC_NRF_TWIM                   1

/*  Devicetree node: /soc/peripheral@50000000/spi@b000  */
/*  Binding (compatible = nordic,nrf-spim): $ZEPHYR_BASE\dts\bindings\spi\nordic,nrf-spim.yaml  */
/*  Binding description: Nordic nRF family SPIM (SPI master with EasyDMA)  */
#define DT_NORDIC_NRF_SPIM_5000B000_BASE_ADDRESS    0x5000b000
#define DT_ALIAS_SPI_3_BASE_ADDRESS                 DT_NORDIC_NRF_SPIM_5000B000_BASE_ADDRESS
#define DT_NORDIC_NRF_SPIM_SPI_3_BASE_ADDRESS       DT_NORDIC_NRF_SPIM_5000B000_BASE_ADDRESS
#define DT_INST_0_NORDIC_NRF_SPIM_BASE_ADDRESS      DT_NORDIC_NRF_SPIM_5000B000_BASE_ADDRESS
#define DT_NORDIC_NRF_SPIM_5000B000_SIZE            4096
#define DT_ALIAS_SPI_3_SIZE                         DT_NORDIC_NRF_SPIM_5000B000_SIZE
#define DT_NORDIC_NRF_SPIM_SPI_3_SIZE               DT_NORDIC_NRF_SPIM_5000B000_SIZE
#define DT_INST_0_NORDIC_NRF_SPIM_SIZE              DT_NORDIC_NRF_SPIM_5000B000_SIZE
#define DT_NORDIC_NRF_SPIM_5000B000_IRQ_0           11
#define DT_ALIAS_SPI_3_IRQ_0                        DT_NORDIC_NRF_SPIM_5000B000_IRQ_0
#define DT_NORDIC_NRF_SPIM_SPI_3_IRQ_0              DT_NORDIC_NRF_SPIM_5000B000_IRQ_0
#define DT_INST_0_NORDIC_NRF_SPIM_IRQ_0             DT_NORDIC_NRF_SPIM_5000B000_IRQ_0
#define DT_NORDIC_NRF_SPIM_5000B000_IRQ_0_PRIORITY  1
#define DT_ALIAS_SPI_3_IRQ_0_PRIORITY               DT_NORDIC_NRF_SPIM_5000B000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_SPIM_SPI_3_IRQ_0_PRIORITY     DT_NORDIC_NRF_SPIM_5000B000_IRQ_0_PRIORITY
#define DT_INST_0_NORDIC_NRF_SPIM_IRQ_0_PRIORITY    DT_NORDIC_NRF_SPIM_5000B000_IRQ_0_PRIORITY
/*  SCK pin  */
#define DT_NORDIC_NRF_SPIM_5000B000_SCK_PIN         19
#define DT_ALIAS_SPI_3_SCK_PIN                      DT_NORDIC_NRF_SPIM_5000B000_SCK_PIN
#define DT_NORDIC_NRF_SPIM_SPI_3_SCK_PIN            DT_NORDIC_NRF_SPIM_5000B000_SCK_PIN
#define DT_INST_0_NORDIC_NRF_SPIM_SCK_PIN           DT_NORDIC_NRF_SPIM_5000B000_SCK_PIN
/*  MOSI pin  */
#define DT_NORDIC_NRF_SPIM_5000B000_MOSI_PIN        18
#define DT_ALIAS_SPI_3_MOSI_PIN                     DT_NORDIC_NRF_SPIM_5000B000_MOSI_PIN
#define DT_NORDIC_NRF_SPIM_SPI_3_MOSI_PIN           DT_NORDIC_NRF_SPIM_5000B000_MOSI_PIN
#define DT_INST_0_NORDIC_NRF_SPIM_MOSI_PIN          DT_NORDIC_NRF_SPIM_5000B000_MOSI_PIN
/*  MISO pin  */
#define DT_NORDIC_NRF_SPIM_5000B000_MISO_PIN        17
#define DT_ALIAS_SPI_3_MISO_PIN                     DT_NORDIC_NRF_SPIM_5000B000_MISO_PIN
#define DT_NORDIC_NRF_SPIM_SPI_3_MISO_PIN           DT_NORDIC_NRF_SPIM_5000B000_MISO_PIN
#define DT_INST_0_NORDIC_NRF_SPIM_MISO_PIN          DT_NORDIC_NRF_SPIM_5000B000_MISO_PIN
/*  Human readable string describing the device (used by Zephyr for API name)  */
#define DT_NORDIC_NRF_SPIM_5000B000_LABEL           "SPI_3"
#define DT_ALIAS_SPI_3_LABEL                        DT_NORDIC_NRF_SPIM_5000B000_LABEL
#define DT_NORDIC_NRF_SPIM_SPI_3_LABEL              DT_NORDIC_NRF_SPIM_5000B000_LABEL
#define DT_INST_0_NORDIC_NRF_SPIM_LABEL             DT_NORDIC_NRF_SPIM_5000B000_LABEL
#define DT_INST_0_NORDIC_NRF_SPIM                   1

/*  Devicetree node: /soc/peripheral@50000000/pwm@21000  */
/*  Binding (compatible = nordic,nrf-pwm): $ZEPHYR_BASE\dts\bindings\pwm\nordic,nrf-pwm.yaml  */
/*  Binding description: This binding gives a base representation of the nRF PWM  */
#define DT_NORDIC_NRF_PWM_50021000_BASE_ADDRESS     0x50021000
#define DT_ALIAS_PWM_0_BASE_ADDRESS                 DT_NORDIC_NRF_PWM_50021000_BASE_ADDRESS
#define DT_NORDIC_NRF_PWM_PWM_0_BASE_ADDRESS        DT_NORDIC_NRF_PWM_50021000_BASE_ADDRESS
#define DT_INST_0_NORDIC_NRF_PWM_BASE_ADDRESS       DT_NORDIC_NRF_PWM_50021000_BASE_ADDRESS
#define DT_NORDIC_NRF_PWM_50021000_SIZE             4096
#define DT_ALIAS_PWM_0_SIZE                         DT_NORDIC_NRF_PWM_50021000_SIZE
#define DT_NORDIC_NRF_PWM_PWM_0_SIZE                DT_NORDIC_NRF_PWM_50021000_SIZE
#define DT_INST_0_NORDIC_NRF_PWM_SIZE               DT_NORDIC_NRF_PWM_50021000_SIZE
#define DT_NORDIC_NRF_PWM_50021000_IRQ_0            33
#define DT_ALIAS_PWM_0_IRQ_0                        DT_NORDIC_NRF_PWM_50021000_IRQ_0
#define DT_NORDIC_NRF_PWM_PWM_0_IRQ_0               DT_NORDIC_NRF_PWM_50021000_IRQ_0
#define DT_INST_0_NORDIC_NRF_PWM_IRQ_0              DT_NORDIC_NRF_PWM_50021000_IRQ_0
#define DT_NORDIC_NRF_PWM_50021000_IRQ_0_PRIORITY   1
#define DT_ALIAS_PWM_0_IRQ_0_PRIORITY               DT_NORDIC_NRF_PWM_50021000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_PWM_PWM_0_IRQ_0_PRIORITY      DT_NORDIC_NRF_PWM_50021000_IRQ_0_PRIORITY
#define DT_INST_0_NORDIC_NRF_PWM_IRQ_0_PRIORITY     DT_NORDIC_NRF_PWM_50021000_IRQ_0_PRIORITY
/*  Use center-aligned (up and down) counter mode  */
#define DT_NORDIC_NRF_PWM_50021000_CENTER_ALIGNED   0
#define DT_ALIAS_PWM_0_CENTER_ALIGNED               DT_NORDIC_NRF_PWM_50021000_CENTER_ALIGNED
#define DT_NORDIC_NRF_PWM_PWM_0_CENTER_ALIGNED      DT_NORDIC_NRF_PWM_50021000_CENTER_ALIGNED
#define DT_INST_0_NORDIC_NRF_PWM_CENTER_ALIGNED     DT_NORDIC_NRF_PWM_50021000_CENTER_ALIGNED
/*  Channel 0 pin  */
#define DT_NORDIC_NRF_PWM_50021000_CH0_PIN          2
#define DT_ALIAS_PWM_0_CH0_PIN                      DT_NORDIC_NRF_PWM_50021000_CH0_PIN
#define DT_NORDIC_NRF_PWM_PWM_0_CH0_PIN             DT_NORDIC_NRF_PWM_50021000_CH0_PIN
#define DT_INST_0_NORDIC_NRF_PWM_CH0_PIN            DT_NORDIC_NRF_PWM_50021000_CH0_PIN
/*  Channel 0 inverted  */
#define DT_NORDIC_NRF_PWM_50021000_CH0_INVERTED     0
#define DT_ALIAS_PWM_0_CH0_INVERTED                 DT_NORDIC_NRF_PWM_50021000_CH0_INVERTED
#define DT_NORDIC_NRF_PWM_PWM_0_CH0_INVERTED        DT_NORDIC_NRF_PWM_50021000_CH0_INVERTED
#define DT_INST_0_NORDIC_NRF_PWM_CH0_INVERTED       DT_NORDIC_NRF_PWM_50021000_CH0_INVERTED
/*  Channel 1 inverted  */
#define DT_NORDIC_NRF_PWM_50021000_CH1_INVERTED     0
#define DT_ALIAS_PWM_0_CH1_INVERTED                 DT_NORDIC_NRF_PWM_50021000_CH1_INVERTED
#define DT_NORDIC_NRF_PWM_PWM_0_CH1_INVERTED        DT_NORDIC_NRF_PWM_50021000_CH1_INVERTED
#define DT_INST_0_NORDIC_NRF_PWM_CH1_INVERTED       DT_NORDIC_NRF_PWM_50021000_CH1_INVERTED
/*  Channel 2 inverted  */
#define DT_NORDIC_NRF_PWM_50021000_CH2_INVERTED     0
#define DT_ALIAS_PWM_0_CH2_INVERTED                 DT_NORDIC_NRF_PWM_50021000_CH2_INVERTED
#define DT_NORDIC_NRF_PWM_PWM_0_CH2_INVERTED        DT_NORDIC_NRF_PWM_50021000_CH2_INVERTED
#define DT_INST_0_NORDIC_NRF_PWM_CH2_INVERTED       DT_NORDIC_NRF_PWM_50021000_CH2_INVERTED
/*  Channel 3 inverted  */
#define DT_NORDIC_NRF_PWM_50021000_CH3_INVERTED     0
#define DT_ALIAS_PWM_0_CH3_INVERTED                 DT_NORDIC_NRF_PWM_50021000_CH3_INVERTED
#define DT_NORDIC_NRF_PWM_PWM_0_CH3_INVERTED        DT_NORDIC_NRF_PWM_50021000_CH3_INVERTED
#define DT_INST_0_NORDIC_NRF_PWM_CH3_INVERTED       DT_NORDIC_NRF_PWM_50021000_CH3_INVERTED
/*  Human readable string describing the device (used by Zephyr for API name)  */
#define DT_NORDIC_NRF_PWM_50021000_LABEL            "PWM_0"
#define DT_ALIAS_PWM_0_LABEL                        DT_NORDIC_NRF_PWM_50021000_LABEL
#define DT_NORDIC_NRF_PWM_PWM_0_LABEL               DT_NORDIC_NRF_PWM_50021000_LABEL
#define DT_INST_0_NORDIC_NRF_PWM_LABEL              DT_NORDIC_NRF_PWM_50021000_LABEL
#define DT_INST_0_NORDIC_NRF_PWM                    1

/*  Devicetree node: /soc/peripheral@50000000/gpio@842500  */
/*  Binding (compatible = nordic,nrf-gpio): $ZEPHYR_BASE\dts\bindings\gpio\nordic,nrf-gpio.yaml  */
/*  Binding description: This is a representation of the NRF GPIO nodes  */
#define DT_NORDIC_NRF_GPIO_50842500_BASE_ADDRESS    0x50842500
#define DT_ALIAS_GPIO_0_BASE_ADDRESS                DT_NORDIC_NRF_GPIO_50842500_BASE_ADDRESS
#define DT_NORDIC_NRF_GPIO_GPIO_0_BASE_ADDRESS      DT_NORDIC_NRF_GPIO_50842500_BASE_ADDRESS
#define DT_INST_0_NORDIC_NRF_GPIO_BASE_ADDRESS      DT_NORDIC_NRF_GPIO_50842500_BASE_ADDRESS
#define DT_NORDIC_NRF_GPIO_50842500_SIZE            768
#define DT_ALIAS_GPIO_0_SIZE                        DT_NORDIC_NRF_GPIO_50842500_SIZE
#define DT_NORDIC_NRF_GPIO_GPIO_0_SIZE              DT_NORDIC_NRF_GPIO_50842500_SIZE
#define DT_INST_0_NORDIC_NRF_GPIO_SIZE              DT_NORDIC_NRF_GPIO_50842500_SIZE
/*  Human readable string describing the device (used by Zephyr for API name)  */
#define DT_NORDIC_NRF_GPIO_50842500_LABEL           "GPIO_0"
#define DT_ALIAS_GPIO_0_LABEL                       DT_NORDIC_NRF_GPIO_50842500_LABEL
#define DT_NORDIC_NRF_GPIO_GPIO_0_LABEL             DT_NORDIC_NRF_GPIO_50842500_LABEL
#define DT_INST_0_NORDIC_NRF_GPIO_LABEL             DT_NORDIC_NRF_GPIO_50842500_LABEL
#define DT_INST_0_NORDIC_NRF_GPIO                   1

/*  Devicetree node: /soc/peripheral@50000000/rtc@14000  */
/*  Binding (compatible = nordic,nrf-rtc): $ZEPHYR_BASE\dts\bindings\rtc\nordic,nrf-rtc.yaml  */
/*  Binding description: This is a representation of the Nordic nRF RTC node  */
#define DT_NORDIC_NRF_RTC_50014000_BASE_ADDRESS     0x50014000
#define DT_ALIAS_RTC_0_BASE_ADDRESS                 DT_NORDIC_NRF_RTC_50014000_BASE_ADDRESS
#define DT_NORDIC_NRF_RTC_RTC_0_BASE_ADDRESS        DT_NORDIC_NRF_RTC_50014000_BASE_ADDRESS
#define DT_INST_0_NORDIC_NRF_RTC_BASE_ADDRESS       DT_NORDIC_NRF_RTC_50014000_BASE_ADDRESS
#define DT_NORDIC_NRF_RTC_50014000_SIZE             4096
#define DT_ALIAS_RTC_0_SIZE                         DT_NORDIC_NRF_RTC_50014000_SIZE
#define DT_NORDIC_NRF_RTC_RTC_0_SIZE                DT_NORDIC_NRF_RTC_50014000_SIZE
#define DT_INST_0_NORDIC_NRF_RTC_SIZE               DT_NORDIC_NRF_RTC_50014000_SIZE
#define DT_NORDIC_NRF_RTC_50014000_IRQ_0            20
#define DT_ALIAS_RTC_0_IRQ_0                        DT_NORDIC_NRF_RTC_50014000_IRQ_0
#define DT_NORDIC_NRF_RTC_RTC_0_IRQ_0               DT_NORDIC_NRF_RTC_50014000_IRQ_0
#define DT_INST_0_NORDIC_NRF_RTC_IRQ_0              DT_NORDIC_NRF_RTC_50014000_IRQ_0
#define DT_NORDIC_NRF_RTC_50014000_IRQ_0_PRIORITY   1
#define DT_ALIAS_RTC_0_IRQ_0_PRIORITY               DT_NORDIC_NRF_RTC_50014000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_RTC_RTC_0_IRQ_0_PRIORITY      DT_NORDIC_NRF_RTC_50014000_IRQ_0_PRIORITY
#define DT_INST_0_NORDIC_NRF_RTC_IRQ_0_PRIORITY     DT_NORDIC_NRF_RTC_50014000_IRQ_0_PRIORITY
/*  Enable wrapping with PPI  */
#define DT_NORDIC_NRF_RTC_50014000_PPI_WRAP         0
#define DT_ALIAS_RTC_0_PPI_WRAP                     DT_NORDIC_NRF_RTC_50014000_PPI_WRAP
#define DT_NORDIC_NRF_RTC_RTC_0_PPI_WRAP            DT_NORDIC_NRF_RTC_50014000_PPI_WRAP
#define DT_INST_0_NORDIC_NRF_RTC_PPI_WRAP           DT_NORDIC_NRF_RTC_50014000_PPI_WRAP
/*  Enable fixed top value  */
#define DT_NORDIC_NRF_RTC_50014000_FIXED_TOP        0
#define DT_ALIAS_RTC_0_FIXED_TOP                    DT_NORDIC_NRF_RTC_50014000_FIXED_TOP
#define DT_NORDIC_NRF_RTC_RTC_0_FIXED_TOP           DT_NORDIC_NRF_RTC_50014000_FIXED_TOP
#define DT_INST_0_NORDIC_NRF_RTC_FIXED_TOP          DT_NORDIC_NRF_RTC_50014000_FIXED_TOP
/*  Clock frequency information for RTC operation  */
#define DT_NORDIC_NRF_RTC_50014000_CLOCK_FREQUENCY  32768
#define DT_ALIAS_RTC_0_CLOCK_FREQUENCY              DT_NORDIC_NRF_RTC_50014000_CLOCK_FREQUENCY
#define DT_NORDIC_NRF_RTC_RTC_0_CLOCK_FREQUENCY     DT_NORDIC_NRF_RTC_50014000_CLOCK_FREQUENCY
#define DT_INST_0_NORDIC_NRF_RTC_CLOCK_FREQUENCY    DT_NORDIC_NRF_RTC_50014000_CLOCK_FREQUENCY
/*  Human readable string describing the device (used by Zephyr for API name)  */
#define DT_NORDIC_NRF_RTC_50014000_LABEL            "RTC_0"
#define DT_ALIAS_RTC_0_LABEL                        DT_NORDIC_NRF_RTC_50014000_LABEL
#define DT_NORDIC_NRF_RTC_RTC_0_LABEL               DT_NORDIC_NRF_RTC_50014000_LABEL
#define DT_INST_0_NORDIC_NRF_RTC_LABEL              DT_NORDIC_NRF_RTC_50014000_LABEL
/*  RTC frequency equals clock-frequency divided by the prescaler value  */
#define DT_NORDIC_NRF_RTC_50014000_PRESCALER        1
#define DT_ALIAS_RTC_0_PRESCALER                    DT_NORDIC_NRF_RTC_50014000_PRESCALER
#define DT_NORDIC_NRF_RTC_RTC_0_PRESCALER           DT_NORDIC_NRF_RTC_50014000_PRESCALER
#define DT_INST_0_NORDIC_NRF_RTC_PRESCALER          DT_NORDIC_NRF_RTC_50014000_PRESCALER
#define DT_INST_0_NORDIC_NRF_RTC                    1

/*  Devicetree node: /soc/peripheral@50000000/rtc@15000  */
/*  Binding (compatible = nordic,nrf-rtc): $ZEPHYR_BASE\dts\bindings\rtc\nordic,nrf-rtc.yaml  */
/*  Binding description: This is a representation of the Nordic nRF RTC node  */
#define DT_NORDIC_NRF_RTC_50015000_BASE_ADDRESS     0x50015000
#define DT_ALIAS_RTC_1_BASE_ADDRESS                 DT_NORDIC_NRF_RTC_50015000_BASE_ADDRESS
#define DT_NORDIC_NRF_RTC_RTC_1_BASE_ADDRESS        DT_NORDIC_NRF_RTC_50015000_BASE_ADDRESS
#define DT_INST_1_NORDIC_NRF_RTC_BASE_ADDRESS       DT_NORDIC_NRF_RTC_50015000_BASE_ADDRESS
#define DT_NORDIC_NRF_RTC_50015000_SIZE             4096
#define DT_ALIAS_RTC_1_SIZE                         DT_NORDIC_NRF_RTC_50015000_SIZE
#define DT_NORDIC_NRF_RTC_RTC_1_SIZE                DT_NORDIC_NRF_RTC_50015000_SIZE
#define DT_INST_1_NORDIC_NRF_RTC_SIZE               DT_NORDIC_NRF_RTC_50015000_SIZE
#define DT_NORDIC_NRF_RTC_50015000_IRQ_0            21
#define DT_ALIAS_RTC_1_IRQ_0                        DT_NORDIC_NRF_RTC_50015000_IRQ_0
#define DT_NORDIC_NRF_RTC_RTC_1_IRQ_0               DT_NORDIC_NRF_RTC_50015000_IRQ_0
#define DT_INST_1_NORDIC_NRF_RTC_IRQ_0              DT_NORDIC_NRF_RTC_50015000_IRQ_0
#define DT_NORDIC_NRF_RTC_50015000_IRQ_0_PRIORITY   1
#define DT_ALIAS_RTC_1_IRQ_0_PRIORITY               DT_NORDIC_NRF_RTC_50015000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_RTC_RTC_1_IRQ_0_PRIORITY      DT_NORDIC_NRF_RTC_50015000_IRQ_0_PRIORITY
#define DT_INST_1_NORDIC_NRF_RTC_IRQ_0_PRIORITY     DT_NORDIC_NRF_RTC_50015000_IRQ_0_PRIORITY
/*  Enable wrapping with PPI  */
#define DT_NORDIC_NRF_RTC_50015000_PPI_WRAP         0
#define DT_ALIAS_RTC_1_PPI_WRAP                     DT_NORDIC_NRF_RTC_50015000_PPI_WRAP
#define DT_NORDIC_NRF_RTC_RTC_1_PPI_WRAP            DT_NORDIC_NRF_RTC_50015000_PPI_WRAP
#define DT_INST_1_NORDIC_NRF_RTC_PPI_WRAP           DT_NORDIC_NRF_RTC_50015000_PPI_WRAP
/*  Enable fixed top value  */
#define DT_NORDIC_NRF_RTC_50015000_FIXED_TOP        0
#define DT_ALIAS_RTC_1_FIXED_TOP                    DT_NORDIC_NRF_RTC_50015000_FIXED_TOP
#define DT_NORDIC_NRF_RTC_RTC_1_FIXED_TOP           DT_NORDIC_NRF_RTC_50015000_FIXED_TOP
#define DT_INST_1_NORDIC_NRF_RTC_FIXED_TOP          DT_NORDIC_NRF_RTC_50015000_FIXED_TOP
/*  Clock frequency information for RTC operation  */
#define DT_NORDIC_NRF_RTC_50015000_CLOCK_FREQUENCY  32768
#define DT_ALIAS_RTC_1_CLOCK_FREQUENCY              DT_NORDIC_NRF_RTC_50015000_CLOCK_FREQUENCY
#define DT_NORDIC_NRF_RTC_RTC_1_CLOCK_FREQUENCY     DT_NORDIC_NRF_RTC_50015000_CLOCK_FREQUENCY
#define DT_INST_1_NORDIC_NRF_RTC_CLOCK_FREQUENCY    DT_NORDIC_NRF_RTC_50015000_CLOCK_FREQUENCY
/*  Human readable string describing the device (used by Zephyr for API name)  */
#define DT_NORDIC_NRF_RTC_50015000_LABEL            "RTC_1"
#define DT_ALIAS_RTC_1_LABEL                        DT_NORDIC_NRF_RTC_50015000_LABEL
#define DT_NORDIC_NRF_RTC_RTC_1_LABEL               DT_NORDIC_NRF_RTC_50015000_LABEL
#define DT_INST_1_NORDIC_NRF_RTC_LABEL              DT_NORDIC_NRF_RTC_50015000_LABEL
/*  RTC frequency equals clock-frequency divided by the prescaler value  */
#define DT_NORDIC_NRF_RTC_50015000_PRESCALER        1
#define DT_ALIAS_RTC_1_PRESCALER                    DT_NORDIC_NRF_RTC_50015000_PRESCALER
#define DT_NORDIC_NRF_RTC_RTC_1_PRESCALER           DT_NORDIC_NRF_RTC_50015000_PRESCALER
#define DT_INST_1_NORDIC_NRF_RTC_PRESCALER          DT_NORDIC_NRF_RTC_50015000_PRESCALER
#define DT_INST_1_NORDIC_NRF_RTC                    1

/*  Devicetree node: /soc/peripheral@50000000/clock@5000  */
/*  Binding (compatible = nordic,nrf-clock): $ZEPHYR_BASE\dts\bindings\clock\nordic,nrf-clock.yaml  */
/*  Binding description: This is a representation of the Nordic nRF clock control node  */
#define DT_NORDIC_NRF_CLOCK_50005000_BASE_ADDRESS   0x50005000
#define DT_INST_0_NORDIC_NRF_CLOCK_BASE_ADDRESS     DT_NORDIC_NRF_CLOCK_50005000_BASE_ADDRESS
#define DT_NORDIC_NRF_CLOCK_50005000_SIZE           4096
#define DT_INST_0_NORDIC_NRF_CLOCK_SIZE             DT_NORDIC_NRF_CLOCK_50005000_SIZE
#define DT_NORDIC_NRF_CLOCK_50005000_IRQ_0          5
#define DT_INST_0_NORDIC_NRF_CLOCK_IRQ_0            DT_NORDIC_NRF_CLOCK_50005000_IRQ_0
#define DT_NORDIC_NRF_CLOCK_50005000_IRQ_0_PRIORITY 1
#define DT_INST_0_NORDIC_NRF_CLOCK_IRQ_0_PRIORITY   DT_NORDIC_NRF_CLOCK_50005000_IRQ_0_PRIORITY
/*  Human readable string describing the device (used by Zephyr for API name)  */
#define DT_NORDIC_NRF_CLOCK_50005000_LABEL          "CLOCK"
#define DT_INST_0_NORDIC_NRF_CLOCK_LABEL            DT_NORDIC_NRF_CLOCK_50005000_LABEL
#define DT_INST_0_NORDIC_NRF_CLOCK                  1

/*  Devicetree node: /soc/peripheral@50000000/power@5000  */
/*  Binding (compatible = nordic,nrf-power): $ZEPHYR_BASE\dts\bindings\power\nordic,nrf-power.yaml  */
/*  Binding description: This is a representation of the Nordic nRF power control node  */
#define DT_NORDIC_NRF_POWER_50005000_BASE_ADDRESS   0x50005000
#define DT_INST_0_NORDIC_NRF_POWER_BASE_ADDRESS     DT_NORDIC_NRF_POWER_50005000_BASE_ADDRESS
#define DT_NORDIC_NRF_POWER_50005000_SIZE           4096
#define DT_INST_0_NORDIC_NRF_POWER_SIZE             DT_NORDIC_NRF_POWER_50005000_SIZE
#define DT_NORDIC_NRF_POWER_50005000_IRQ_0          5
#define DT_INST_0_NORDIC_NRF_POWER_IRQ_0            DT_NORDIC_NRF_POWER_50005000_IRQ_0
#define DT_NORDIC_NRF_POWER_50005000_IRQ_0_PRIORITY 1
#define DT_INST_0_NORDIC_NRF_POWER_IRQ_0_PRIORITY   DT_NORDIC_NRF_POWER_50005000_IRQ_0_PRIORITY
#define DT_INST_0_NORDIC_NRF_POWER                  1

/*  Devicetree node: /soc/peripheral@50000000/watchdog@18000  */
/*  Binding (compatible = nordic,nrf-watchdog): $ZEPHYR_BASE\dts\bindings\watchdog\nordic,nrf-watchdog.yaml  */
/*  Binding description: This is a representation of the NRF watchdog  */
#define DT_NORDIC_NRF_WATCHDOG_50018000_BASE_ADDRESS 0x50018000
#define DT_ALIAS_WDT_0_BASE_ADDRESS                 DT_NORDIC_NRF_WATCHDOG_50018000_BASE_ADDRESS
#define DT_NORDIC_NRF_WATCHDOG_WDT_0_BASE_ADDRESS   DT_NORDIC_NRF_WATCHDOG_50018000_BASE_ADDRESS
#define DT_INST_0_NORDIC_NRF_WATCHDOG_BASE_ADDRESS  DT_NORDIC_NRF_WATCHDOG_50018000_BASE_ADDRESS
#define DT_NORDIC_NRF_WATCHDOG_50018000_SIZE        4096
#define DT_ALIAS_WDT_0_SIZE                         DT_NORDIC_NRF_WATCHDOG_50018000_SIZE
#define DT_NORDIC_NRF_WATCHDOG_WDT_0_SIZE           DT_NORDIC_NRF_WATCHDOG_50018000_SIZE
#define DT_INST_0_NORDIC_NRF_WATCHDOG_SIZE          DT_NORDIC_NRF_WATCHDOG_50018000_SIZE
#define DT_NORDIC_NRF_WATCHDOG_50018000_IRQ_0       24
#define DT_ALIAS_WDT_0_IRQ_0                        DT_NORDIC_NRF_WATCHDOG_50018000_IRQ_0
#define DT_NORDIC_NRF_WATCHDOG_WDT_0_IRQ_0          DT_NORDIC_NRF_WATCHDOG_50018000_IRQ_0
#define DT_INST_0_NORDIC_NRF_WATCHDOG_IRQ_0         DT_NORDIC_NRF_WATCHDOG_50018000_IRQ_0
#define DT_NORDIC_NRF_WATCHDOG_50018000_IRQ_0_PRIORITY 1
#define DT_ALIAS_WDT_0_IRQ_0_PRIORITY               DT_NORDIC_NRF_WATCHDOG_50018000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_WATCHDOG_WDT_0_IRQ_0_PRIORITY DT_NORDIC_NRF_WATCHDOG_50018000_IRQ_0_PRIORITY
#define DT_INST_0_NORDIC_NRF_WATCHDOG_IRQ_0_PRIORITY DT_NORDIC_NRF_WATCHDOG_50018000_IRQ_0_PRIORITY
/*  Human readable string describing the device (used by Zephyr for API name)  */
#define DT_NORDIC_NRF_WATCHDOG_50018000_LABEL       "WDT"
#define DT_ALIAS_WDT_0_LABEL                        DT_NORDIC_NRF_WATCHDOG_50018000_LABEL
#define DT_NORDIC_NRF_WATCHDOG_WDT_0_LABEL          DT_NORDIC_NRF_WATCHDOG_50018000_LABEL
#define DT_INST_0_NORDIC_NRF_WATCHDOG_LABEL         DT_NORDIC_NRF_WATCHDOG_50018000_LABEL
#define DT_INST_0_NORDIC_NRF_WATCHDOG               1

/*  Devicetree node: /soc/peripheral@50000000/timer@f000  */
/*  Binding (compatible = nordic,nrf-timer): $ZEPHYR_BASE\dts\bindings\timer\nordic,nrf-timer.yaml  */
/*  Binding description: This is a representation of the Nordic nRF timer node  */
#define DT_NORDIC_NRF_TIMER_5000F000_BASE_ADDRESS   0x5000f000
#define DT_ALIAS_TIMER_0_BASE_ADDRESS               DT_NORDIC_NRF_TIMER_5000F000_BASE_ADDRESS
#define DT_NORDIC_NRF_TIMER_TIMER_0_BASE_ADDRESS    DT_NORDIC_NRF_TIMER_5000F000_BASE_ADDRESS
#define DT_INST_0_NORDIC_NRF_TIMER_BASE_ADDRESS     DT_NORDIC_NRF_TIMER_5000F000_BASE_ADDRESS
#define DT_NORDIC_NRF_TIMER_5000F000_SIZE           4096
#define DT_ALIAS_TIMER_0_SIZE                       DT_NORDIC_NRF_TIMER_5000F000_SIZE
#define DT_NORDIC_NRF_TIMER_TIMER_0_SIZE            DT_NORDIC_NRF_TIMER_5000F000_SIZE
#define DT_INST_0_NORDIC_NRF_TIMER_SIZE             DT_NORDIC_NRF_TIMER_5000F000_SIZE
#define DT_NORDIC_NRF_TIMER_5000F000_IRQ_0          15
#define DT_ALIAS_TIMER_0_IRQ_0                      DT_NORDIC_NRF_TIMER_5000F000_IRQ_0
#define DT_NORDIC_NRF_TIMER_TIMER_0_IRQ_0           DT_NORDIC_NRF_TIMER_5000F000_IRQ_0
#define DT_INST_0_NORDIC_NRF_TIMER_IRQ_0            DT_NORDIC_NRF_TIMER_5000F000_IRQ_0
#define DT_NORDIC_NRF_TIMER_5000F000_IRQ_0_PRIORITY 1
#define DT_ALIAS_TIMER_0_IRQ_0_PRIORITY             DT_NORDIC_NRF_TIMER_5000F000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_TIMER_TIMER_0_IRQ_0_PRIORITY  DT_NORDIC_NRF_TIMER_5000F000_IRQ_0_PRIORITY
#define DT_INST_0_NORDIC_NRF_TIMER_IRQ_0_PRIORITY   DT_NORDIC_NRF_TIMER_5000F000_IRQ_0_PRIORITY
/*  Human readable string describing the device (used by Zephyr for API name)  */
#define DT_NORDIC_NRF_TIMER_5000F000_LABEL          "TIMER_0"
#define DT_ALIAS_TIMER_0_LABEL                      DT_NORDIC_NRF_TIMER_5000F000_LABEL
#define DT_NORDIC_NRF_TIMER_TIMER_0_LABEL           DT_NORDIC_NRF_TIMER_5000F000_LABEL
#define DT_INST_0_NORDIC_NRF_TIMER_LABEL            DT_NORDIC_NRF_TIMER_5000F000_LABEL
/*  Prescaler value determines frequency (16MHz/2^prescaler)  */
#define DT_NORDIC_NRF_TIMER_5000F000_PRESCALER      0
#define DT_ALIAS_TIMER_0_PRESCALER                  DT_NORDIC_NRF_TIMER_5000F000_PRESCALER
#define DT_NORDIC_NRF_TIMER_TIMER_0_PRESCALER       DT_NORDIC_NRF_TIMER_5000F000_PRESCALER
#define DT_INST_0_NORDIC_NRF_TIMER_PRESCALER        DT_NORDIC_NRF_TIMER_5000F000_PRESCALER
#define DT_INST_0_NORDIC_NRF_TIMER                  1

/*  Devicetree node: /soc/peripheral@50000000/timer@10000  */
/*  Binding (compatible = nordic,nrf-timer): $ZEPHYR_BASE\dts\bindings\timer\nordic,nrf-timer.yaml  */
/*  Binding description: This is a representation of the Nordic nRF timer node  */
#define DT_NORDIC_NRF_TIMER_50010000_BASE_ADDRESS   0x50010000
#define DT_ALIAS_TIMER_1_BASE_ADDRESS               DT_NORDIC_NRF_TIMER_50010000_BASE_ADDRESS
#define DT_NORDIC_NRF_TIMER_TIMER_1_BASE_ADDRESS    DT_NORDIC_NRF_TIMER_50010000_BASE_ADDRESS
#define DT_INST_1_NORDIC_NRF_TIMER_BASE_ADDRESS     DT_NORDIC_NRF_TIMER_50010000_BASE_ADDRESS
#define DT_NORDIC_NRF_TIMER_50010000_SIZE           4096
#define DT_ALIAS_TIMER_1_SIZE                       DT_NORDIC_NRF_TIMER_50010000_SIZE
#define DT_NORDIC_NRF_TIMER_TIMER_1_SIZE            DT_NORDIC_NRF_TIMER_50010000_SIZE
#define DT_INST_1_NORDIC_NRF_TIMER_SIZE             DT_NORDIC_NRF_TIMER_50010000_SIZE
#define DT_NORDIC_NRF_TIMER_50010000_IRQ_0          16
#define DT_ALIAS_TIMER_1_IRQ_0                      DT_NORDIC_NRF_TIMER_50010000_IRQ_0
#define DT_NORDIC_NRF_TIMER_TIMER_1_IRQ_0           DT_NORDIC_NRF_TIMER_50010000_IRQ_0
#define DT_INST_1_NORDIC_NRF_TIMER_IRQ_0            DT_NORDIC_NRF_TIMER_50010000_IRQ_0
#define DT_NORDIC_NRF_TIMER_50010000_IRQ_0_PRIORITY 1
#define DT_ALIAS_TIMER_1_IRQ_0_PRIORITY             DT_NORDIC_NRF_TIMER_50010000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_TIMER_TIMER_1_IRQ_0_PRIORITY  DT_NORDIC_NRF_TIMER_50010000_IRQ_0_PRIORITY
#define DT_INST_1_NORDIC_NRF_TIMER_IRQ_0_PRIORITY   DT_NORDIC_NRF_TIMER_50010000_IRQ_0_PRIORITY
/*  Human readable string describing the device (used by Zephyr for API name)  */
#define DT_NORDIC_NRF_TIMER_50010000_LABEL          "TIMER_1"
#define DT_ALIAS_TIMER_1_LABEL                      DT_NORDIC_NRF_TIMER_50010000_LABEL
#define DT_NORDIC_NRF_TIMER_TIMER_1_LABEL           DT_NORDIC_NRF_TIMER_50010000_LABEL
#define DT_INST_1_NORDIC_NRF_TIMER_LABEL            DT_NORDIC_NRF_TIMER_50010000_LABEL
/*  Prescaler value determines frequency (16MHz/2^prescaler)  */
#define DT_NORDIC_NRF_TIMER_50010000_PRESCALER      0
#define DT_ALIAS_TIMER_1_PRESCALER                  DT_NORDIC_NRF_TIMER_50010000_PRESCALER
#define DT_NORDIC_NRF_TIMER_TIMER_1_PRESCALER       DT_NORDIC_NRF_TIMER_50010000_PRESCALER
#define DT_INST_1_NORDIC_NRF_TIMER_PRESCALER        DT_NORDIC_NRF_TIMER_50010000_PRESCALER
#define DT_INST_1_NORDIC_NRF_TIMER                  1

/*  Devicetree node: /soc/peripheral@50000000/timer@11000  */
/*  Binding (compatible = nordic,nrf-timer): $ZEPHYR_BASE\dts\bindings\timer\nordic,nrf-timer.yaml  */
/*  Binding description: This is a representation of the Nordic nRF timer node  */
#define DT_NORDIC_NRF_TIMER_50011000_BASE_ADDRESS   0x50011000
#define DT_ALIAS_TIMER_2_BASE_ADDRESS               DT_NORDIC_NRF_TIMER_50011000_BASE_ADDRESS
#define DT_NORDIC_NRF_TIMER_TIMER_2_BASE_ADDRESS    DT_NORDIC_NRF_TIMER_50011000_BASE_ADDRESS
#define DT_INST_2_NORDIC_NRF_TIMER_BASE_ADDRESS     DT_NORDIC_NRF_TIMER_50011000_BASE_ADDRESS
#define DT_NORDIC_NRF_TIMER_50011000_SIZE           4096
#define DT_ALIAS_TIMER_2_SIZE                       DT_NORDIC_NRF_TIMER_50011000_SIZE
#define DT_NORDIC_NRF_TIMER_TIMER_2_SIZE            DT_NORDIC_NRF_TIMER_50011000_SIZE
#define DT_INST_2_NORDIC_NRF_TIMER_SIZE             DT_NORDIC_NRF_TIMER_50011000_SIZE
#define DT_NORDIC_NRF_TIMER_50011000_IRQ_0          17
#define DT_ALIAS_TIMER_2_IRQ_0                      DT_NORDIC_NRF_TIMER_50011000_IRQ_0
#define DT_NORDIC_NRF_TIMER_TIMER_2_IRQ_0           DT_NORDIC_NRF_TIMER_50011000_IRQ_0
#define DT_INST_2_NORDIC_NRF_TIMER_IRQ_0            DT_NORDIC_NRF_TIMER_50011000_IRQ_0
#define DT_NORDIC_NRF_TIMER_50011000_IRQ_0_PRIORITY 1
#define DT_ALIAS_TIMER_2_IRQ_0_PRIORITY             DT_NORDIC_NRF_TIMER_50011000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_TIMER_TIMER_2_IRQ_0_PRIORITY  DT_NORDIC_NRF_TIMER_50011000_IRQ_0_PRIORITY
#define DT_INST_2_NORDIC_NRF_TIMER_IRQ_0_PRIORITY   DT_NORDIC_NRF_TIMER_50011000_IRQ_0_PRIORITY
/*  Human readable string describing the device (used by Zephyr for API name)  */
#define DT_NORDIC_NRF_TIMER_50011000_LABEL          "TIMER_2"
#define DT_ALIAS_TIMER_2_LABEL                      DT_NORDIC_NRF_TIMER_50011000_LABEL
#define DT_NORDIC_NRF_TIMER_TIMER_2_LABEL           DT_NORDIC_NRF_TIMER_50011000_LABEL
#define DT_INST_2_NORDIC_NRF_TIMER_LABEL            DT_NORDIC_NRF_TIMER_50011000_LABEL
/*  Prescaler value determines frequency (16MHz/2^prescaler)  */
#define DT_NORDIC_NRF_TIMER_50011000_PRESCALER      0
#define DT_ALIAS_TIMER_2_PRESCALER                  DT_NORDIC_NRF_TIMER_50011000_PRESCALER
#define DT_NORDIC_NRF_TIMER_TIMER_2_PRESCALER       DT_NORDIC_NRF_TIMER_50011000_PRESCALER
#define DT_INST_2_NORDIC_NRF_TIMER_PRESCALER        DT_NORDIC_NRF_TIMER_50011000_PRESCALER
#define DT_INST_2_NORDIC_NRF_TIMER                  1

/*  Devicetree node: /soc/gpiote@5000d000  */
/*  Binding (compatible = nordic,nrf-gpiote): $ZEPHYR_BASE\dts\bindings\gpio\nordic,nrf-gpiote.yaml  */
/*  Binding description: This is a representation of the NRF GPIOTE node  */
#define DT_NORDIC_NRF_GPIOTE_5000D000_BASE_ADDRESS  0x5000d000
#define DT_ALIAS_GPIOTE_0_BASE_ADDRESS              DT_NORDIC_NRF_GPIOTE_5000D000_BASE_ADDRESS
#define DT_NORDIC_NRF_GPIOTE_GPIOTE_0_BASE_ADDRESS  DT_NORDIC_NRF_GPIOTE_5000D000_BASE_ADDRESS
#define DT_INST_0_NORDIC_NRF_GPIOTE_BASE_ADDRESS    DT_NORDIC_NRF_GPIOTE_5000D000_BASE_ADDRESS
#define DT_NORDIC_NRF_GPIOTE_5000D000_SIZE          4096
#define DT_ALIAS_GPIOTE_0_SIZE                      DT_NORDIC_NRF_GPIOTE_5000D000_SIZE
#define DT_NORDIC_NRF_GPIOTE_GPIOTE_0_SIZE          DT_NORDIC_NRF_GPIOTE_5000D000_SIZE
#define DT_INST_0_NORDIC_NRF_GPIOTE_SIZE            DT_NORDIC_NRF_GPIOTE_5000D000_SIZE
#define DT_NORDIC_NRF_GPIOTE_5000D000_IRQ_0         13
#define DT_ALIAS_GPIOTE_0_IRQ_0                     DT_NORDIC_NRF_GPIOTE_5000D000_IRQ_0
#define DT_NORDIC_NRF_GPIOTE_GPIOTE_0_IRQ_0         DT_NORDIC_NRF_GPIOTE_5000D000_IRQ_0
#define DT_INST_0_NORDIC_NRF_GPIOTE_IRQ_0           DT_NORDIC_NRF_GPIOTE_5000D000_IRQ_0
#define DT_NORDIC_NRF_GPIOTE_5000D000_IRQ_0_PRIORITY 5
#define DT_ALIAS_GPIOTE_0_IRQ_0_PRIORITY            DT_NORDIC_NRF_GPIOTE_5000D000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_GPIOTE_GPIOTE_0_IRQ_0_PRIORITY DT_NORDIC_NRF_GPIOTE_5000D000_IRQ_0_PRIORITY
#define DT_INST_0_NORDIC_NRF_GPIOTE_IRQ_0_PRIORITY  DT_NORDIC_NRF_GPIOTE_5000D000_IRQ_0_PRIORITY
/*  Human readable string describing the device (used by Zephyr for API name)  */
#define DT_NORDIC_NRF_GPIOTE_5000D000_LABEL         "GPIOTE_0"
#define DT_ALIAS_GPIOTE_0_LABEL                     DT_NORDIC_NRF_GPIOTE_5000D000_LABEL
#define DT_NORDIC_NRF_GPIOTE_GPIOTE_0_LABEL         DT_NORDIC_NRF_GPIOTE_5000D000_LABEL
#define DT_INST_0_NORDIC_NRF_GPIOTE_LABEL           DT_NORDIC_NRF_GPIOTE_5000D000_LABEL
#define DT_INST_0_NORDIC_NRF_GPIOTE                 1

/*  Devicetree node: /soc/spu@50003000  */
/*  Binding (compatible = nordic,nrf-spu): $ZEPHYR_BASE\dts\bindings\arm\nordic,nrf-spu.yaml  */
/*  Binding description: Binding for the Nordic SPU (System Protection Unit)  */
#define DT_NORDIC_NRF_SPU_50003000_BASE_ADDRESS     0x50003000
#define DT_INST_0_NORDIC_NRF_SPU_BASE_ADDRESS       DT_NORDIC_NRF_SPU_50003000_BASE_ADDRESS
#define DT_NORDIC_NRF_SPU_50003000_SIZE             4096
#define DT_INST_0_NORDIC_NRF_SPU_SIZE               DT_NORDIC_NRF_SPU_50003000_SIZE
#define DT_NORDIC_NRF_SPU_50003000_IRQ_0            3
#define DT_INST_0_NORDIC_NRF_SPU_IRQ_0              DT_NORDIC_NRF_SPU_50003000_IRQ_0
#define DT_NORDIC_NRF_SPU_50003000_IRQ_0_PRIORITY   1
#define DT_INST_0_NORDIC_NRF_SPU_IRQ_0_PRIORITY     DT_NORDIC_NRF_SPU_50003000_IRQ_0_PRIORITY
#define DT_INST_0_NORDIC_NRF_SPU                    1

/*  Devicetree node: /soc/ficr@ff0000  */
/*  Binding (compatible = nordic,nrf-ficr): $ZEPHYR_BASE\dts\bindings\arm\nordic,nrf-ficr.yaml  */
/*  Binding description: Binding for the Nordic FICR (Factory Information Configuration Registers)  */
#define DT_NORDIC_NRF_FICR_FF0000_BASE_ADDRESS      0xff0000
#define DT_INST_0_NORDIC_NRF_FICR_BASE_ADDRESS      DT_NORDIC_NRF_FICR_FF0000_BASE_ADDRESS
#define DT_NORDIC_NRF_FICR_FF0000_SIZE              4096
#define DT_INST_0_NORDIC_NRF_FICR_SIZE              DT_NORDIC_NRF_FICR_FF0000_SIZE
#define DT_INST_0_NORDIC_NRF_FICR                   1

/*  Devicetree node: /soc/uicr@ff8000  */
/*  Binding (compatible = nordic,nrf-uicr): $ZEPHYR_BASE\dts\bindings\arm\nordic,nrf-uicr.yaml  */
/*  Binding description: Binding for the Nordic UICR (User Information Configuration Registers)  */
#define DT_NORDIC_NRF_UICR_FF8000_BASE_ADDRESS      0xff8000
#define DT_INST_0_NORDIC_NRF_UICR_BASE_ADDRESS      DT_NORDIC_NRF_UICR_FF8000_BASE_ADDRESS
#define DT_NORDIC_NRF_UICR_FF8000_SIZE              4096
#define DT_INST_0_NORDIC_NRF_UICR_SIZE              DT_NORDIC_NRF_UICR_FF8000_SIZE
#define DT_INST_0_NORDIC_NRF_UICR                   1

/*  Devicetree node: /cpus/cpu@0/mpu@e000ed90  */
/*  Binding (compatible = arm,armv8m-mpu): $ZEPHYR_BASE\dts\bindings\mmu_mpu\arm,armv8m-mpu.yaml  */
/*  Binding description: This binding describes the ARMv8-M Memory Protection Unit (MPU).  */
#define DT_ARM_ARMV8M_MPU_E000ED90_BASE_ADDRESS     0xe000ed90
#define DT_INST_0_ARM_ARMV8M_MPU_BASE_ADDRESS       DT_ARM_ARMV8M_MPU_E000ED90_BASE_ADDRESS
#define DT_ARM_ARMV8M_MPU_E000ED90_SIZE             64
#define DT_INST_0_ARM_ARMV8M_MPU_SIZE               DT_ARM_ARMV8M_MPU_E000ED90_SIZE
/*  number of MPU regions supported by hardware  */
#define DT_ARM_ARMV8M_MPU_E000ED90_ARM_NUM_MPU_REGIONS 16
#define DT_INST_0_ARM_ARMV8M_MPU_ARM_NUM_MPU_REGIONS DT_ARM_ARMV8M_MPU_E000ED90_ARM_NUM_MPU_REGIONS
#define DT_INST_0_ARM_ARMV8M_MPU                    1

/*  Devicetree node: /leds  */
/*  Binding (compatible = gpio-leds): $ZEPHYR_BASE\dts\bindings\gpio\gpio-leds.yaml  */
/*  Binding description: GPIO LEDs parent node  */
#define DT_INST_0_GPIO_LEDS                         1

/*  Devicetree node: /leds/led_0  */
/*  Binding (compatible = gpio-leds): $ZEPHYR_BASE\dts\bindings\gpio\gpio-leds.yaml  */
/*  Binding description: GPIO LED child node  */
#define DT_GPIO_LEDS_LED_0_GPIOS_CONTROLLER         "GPIO_0"
#define DT_ALIAS_LED0_GPIOS_CONTROLLER              DT_GPIO_LEDS_LED_0_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED0_GPIOS_CONTROLLER          DT_GPIO_LEDS_LED_0_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED_0_GPIOS_PIN                2
#define DT_ALIAS_LED0_GPIOS_PIN                     DT_GPIO_LEDS_LED_0_GPIOS_PIN
#define DT_GPIO_LEDS_LED0_GPIOS_PIN                 DT_GPIO_LEDS_LED_0_GPIOS_PIN
#define DT_GPIO_LEDS_LED_0_GPIOS_FLAGS              4
#define DT_ALIAS_LED0_GPIOS_FLAGS                   DT_GPIO_LEDS_LED_0_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED0_GPIOS_FLAGS               DT_GPIO_LEDS_LED_0_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED_0_GPIOS                    {"GPIO_0", 2, 4}
#define DT_ALIAS_LED0_GPIOS                         DT_GPIO_LEDS_LED_0_GPIOS
#define DT_GPIO_LEDS_LED0_GPIOS                     DT_GPIO_LEDS_LED_0_GPIOS
/*  Human readable string describing the device (used by Zephyr for API name)  */
#define DT_GPIO_LEDS_LED_0_LABEL                    "Green LED 0"
#define DT_ALIAS_LED0_LABEL                         DT_GPIO_LEDS_LED_0_LABEL
#define DT_GPIO_LEDS_LED0_LABEL                     DT_GPIO_LEDS_LED_0_LABEL

/*  Devicetree node: /leds/led_1  */
/*  Binding (compatible = gpio-leds): $ZEPHYR_BASE\dts\bindings\gpio\gpio-leds.yaml  */
/*  Binding description: GPIO LED child node  */
#define DT_GPIO_LEDS_LED_1_GPIOS_CONTROLLER         "GPIO_0"
#define DT_ALIAS_LED1_GPIOS_CONTROLLER              DT_GPIO_LEDS_LED_1_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED1_GPIOS_CONTROLLER          DT_GPIO_LEDS_LED_1_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED_1_GPIOS_PIN                3
#define DT_ALIAS_LED1_GPIOS_PIN                     DT_GPIO_LEDS_LED_1_GPIOS_PIN
#define DT_GPIO_LEDS_LED1_GPIOS_PIN                 DT_GPIO_LEDS_LED_1_GPIOS_PIN
#define DT_GPIO_LEDS_LED_1_GPIOS_FLAGS              4
#define DT_ALIAS_LED1_GPIOS_FLAGS                   DT_GPIO_LEDS_LED_1_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED1_GPIOS_FLAGS               DT_GPIO_LEDS_LED_1_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED_1_GPIOS                    {"GPIO_0", 3, 4}
#define DT_ALIAS_LED1_GPIOS                         DT_GPIO_LEDS_LED_1_GPIOS
#define DT_GPIO_LEDS_LED1_GPIOS                     DT_GPIO_LEDS_LED_1_GPIOS
/*  Human readable string describing the device (used by Zephyr for API name)  */
#define DT_GPIO_LEDS_LED_1_LABEL                    "Green LED 1"
#define DT_ALIAS_LED1_LABEL                         DT_GPIO_LEDS_LED_1_LABEL
#define DT_GPIO_LEDS_LED1_LABEL                     DT_GPIO_LEDS_LED_1_LABEL

/*  Devicetree node: /leds/led_2  */
/*  Binding (compatible = gpio-leds): $ZEPHYR_BASE\dts\bindings\gpio\gpio-leds.yaml  */
/*  Binding description: GPIO LED child node  */
#define DT_GPIO_LEDS_LED_2_GPIOS_CONTROLLER         "GPIO_0"
#define DT_ALIAS_LED2_GPIOS_CONTROLLER              DT_GPIO_LEDS_LED_2_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED2_GPIOS_CONTROLLER          DT_GPIO_LEDS_LED_2_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED_2_GPIOS_PIN                4
#define DT_ALIAS_LED2_GPIOS_PIN                     DT_GPIO_LEDS_LED_2_GPIOS_PIN
#define DT_GPIO_LEDS_LED2_GPIOS_PIN                 DT_GPIO_LEDS_LED_2_GPIOS_PIN
#define DT_GPIO_LEDS_LED_2_GPIOS_FLAGS              4
#define DT_ALIAS_LED2_GPIOS_FLAGS                   DT_GPIO_LEDS_LED_2_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED2_GPIOS_FLAGS               DT_GPIO_LEDS_LED_2_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED_2_GPIOS                    {"GPIO_0", 4, 4}
#define DT_ALIAS_LED2_GPIOS                         DT_GPIO_LEDS_LED_2_GPIOS
#define DT_GPIO_LEDS_LED2_GPIOS                     DT_GPIO_LEDS_LED_2_GPIOS
/*  Human readable string describing the device (used by Zephyr for API name)  */
#define DT_GPIO_LEDS_LED_2_LABEL                    "Green LED 2"
#define DT_ALIAS_LED2_LABEL                         DT_GPIO_LEDS_LED_2_LABEL
#define DT_GPIO_LEDS_LED2_LABEL                     DT_GPIO_LEDS_LED_2_LABEL

/*  Devicetree node: /leds/led_3  */
/*  Binding (compatible = gpio-leds): $ZEPHYR_BASE\dts\bindings\gpio\gpio-leds.yaml  */
/*  Binding description: GPIO LED child node  */
#define DT_GPIO_LEDS_LED_3_GPIOS_CONTROLLER         "GPIO_0"
#define DT_ALIAS_LED3_GPIOS_CONTROLLER              DT_GPIO_LEDS_LED_3_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED3_GPIOS_CONTROLLER          DT_GPIO_LEDS_LED_3_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED_3_GPIOS_PIN                5
#define DT_ALIAS_LED3_GPIOS_PIN                     DT_GPIO_LEDS_LED_3_GPIOS_PIN
#define DT_GPIO_LEDS_LED3_GPIOS_PIN                 DT_GPIO_LEDS_LED_3_GPIOS_PIN
#define DT_GPIO_LEDS_LED_3_GPIOS_FLAGS              4
#define DT_ALIAS_LED3_GPIOS_FLAGS                   DT_GPIO_LEDS_LED_3_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED3_GPIOS_FLAGS               DT_GPIO_LEDS_LED_3_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED_3_GPIOS                    {"GPIO_0", 5, 4}
#define DT_ALIAS_LED3_GPIOS                         DT_GPIO_LEDS_LED_3_GPIOS
#define DT_GPIO_LEDS_LED3_GPIOS                     DT_GPIO_LEDS_LED_3_GPIOS
/*  Human readable string describing the device (used by Zephyr for API name)  */
#define DT_GPIO_LEDS_LED_3_LABEL                    "Green LED 3"
#define DT_ALIAS_LED3_LABEL                         DT_GPIO_LEDS_LED_3_LABEL
#define DT_GPIO_LEDS_LED3_LABEL                     DT_GPIO_LEDS_LED_3_LABEL

/*  Devicetree node: /pwmleds  */
/*  Binding (compatible = pwm-leds): $ZEPHYR_BASE\dts\bindings\led\pwm-leds.yaml  */
/*  Binding description: PWM LEDs parent node  */
#define DT_INST_0_PWM_LEDS                          1

/*  Devicetree node: /pwmleds/pwm_led_0  */
/*  Binding (compatible = pwm-leds): $ZEPHYR_BASE\dts\bindings\led\pwm-leds.yaml  */
/*  Binding description: PWM LED child node  */
#define DT_PWM_LEDS_PWM_LED_0_PWMS_CONTROLLER       "PWM_0"
#define DT_ALIAS_PWM_LED0_PWMS_CONTROLLER           DT_PWM_LEDS_PWM_LED_0_PWMS_CONTROLLER
#define DT_PWM_LEDS_PWM_LED0_PWMS_CONTROLLER        DT_PWM_LEDS_PWM_LED_0_PWMS_CONTROLLER
#define DT_PWM_LEDS_PWM_LED_0_PWMS_CHANNEL          2
#define DT_ALIAS_PWM_LED0_PWMS_CHANNEL              DT_PWM_LEDS_PWM_LED_0_PWMS_CHANNEL
#define DT_PWM_LEDS_PWM_LED0_PWMS_CHANNEL           DT_PWM_LEDS_PWM_LED_0_PWMS_CHANNEL
#define DT_PWM_LEDS_PWM_LED_0_PWMS                  {"PWM_0", 2}
#define DT_ALIAS_PWM_LED0_PWMS                      DT_PWM_LEDS_PWM_LED_0_PWMS
#define DT_PWM_LEDS_PWM_LED0_PWMS                   DT_PWM_LEDS_PWM_LED_0_PWMS

/*  Devicetree node: /buttons  */
/*  Binding (compatible = gpio-keys): $ZEPHYR_BASE\dts\bindings\gpio\gpio-keys.yaml  */
/*  Binding description: GPIO KEYS parent node  */
#define DT_INST_0_GPIO_KEYS                         1

/*  Devicetree node: /buttons/button_0  */
/*  Binding (compatible = gpio-keys): $ZEPHYR_BASE\dts\bindings\gpio\gpio-keys.yaml  */
/*  Binding description: GPIO KEYS child node  */
#define DT_GPIO_KEYS_BUTTON_0_GPIOS_CONTROLLER      "GPIO_0"
#define DT_ALIAS_SW2_GPIOS_CONTROLLER               DT_GPIO_KEYS_BUTTON_0_GPIOS_CONTROLLER
#define DT_GPIO_KEYS_SW2_GPIOS_CONTROLLER           DT_GPIO_KEYS_BUTTON_0_GPIOS_CONTROLLER
#define DT_GPIO_KEYS_BUTTON_0_GPIOS_PIN             8
#define DT_ALIAS_SW2_GPIOS_PIN                      DT_GPIO_KEYS_BUTTON_0_GPIOS_PIN
#define DT_GPIO_KEYS_SW2_GPIOS_PIN                  DT_GPIO_KEYS_BUTTON_0_GPIOS_PIN
#define DT_GPIO_KEYS_BUTTON_0_GPIOS_FLAGS           256
#define DT_ALIAS_SW2_GPIOS_FLAGS                    DT_GPIO_KEYS_BUTTON_0_GPIOS_FLAGS
#define DT_GPIO_KEYS_SW2_GPIOS_FLAGS                DT_GPIO_KEYS_BUTTON_0_GPIOS_FLAGS
#define DT_GPIO_KEYS_BUTTON_0_GPIOS                 {"GPIO_0", 8, 256}
#define DT_ALIAS_SW2_GPIOS                          DT_GPIO_KEYS_BUTTON_0_GPIOS
#define DT_GPIO_KEYS_SW2_GPIOS                      DT_GPIO_KEYS_BUTTON_0_GPIOS
/*  Human readable string describing the device (used by Zephyr for API name)  */
#define DT_GPIO_KEYS_BUTTON_0_LABEL                 "Switch 1"
#define DT_ALIAS_SW2_LABEL                          DT_GPIO_KEYS_BUTTON_0_LABEL
#define DT_GPIO_KEYS_SW2_LABEL                      DT_GPIO_KEYS_BUTTON_0_LABEL

/*  Devicetree node: /buttons/button_1  */
/*  Binding (compatible = gpio-keys): $ZEPHYR_BASE\dts\bindings\gpio\gpio-keys.yaml  */
/*  Binding description: GPIO KEYS child node  */
#define DT_GPIO_KEYS_BUTTON_1_GPIOS_CONTROLLER      "GPIO_0"
#define DT_ALIAS_SW3_GPIOS_CONTROLLER               DT_GPIO_KEYS_BUTTON_1_GPIOS_CONTROLLER
#define DT_GPIO_KEYS_SW3_GPIOS_CONTROLLER           DT_GPIO_KEYS_BUTTON_1_GPIOS_CONTROLLER
#define DT_GPIO_KEYS_BUTTON_1_GPIOS_PIN             9
#define DT_ALIAS_SW3_GPIOS_PIN                      DT_GPIO_KEYS_BUTTON_1_GPIOS_PIN
#define DT_GPIO_KEYS_SW3_GPIOS_PIN                  DT_GPIO_KEYS_BUTTON_1_GPIOS_PIN
#define DT_GPIO_KEYS_BUTTON_1_GPIOS_FLAGS           256
#define DT_ALIAS_SW3_GPIOS_FLAGS                    DT_GPIO_KEYS_BUTTON_1_GPIOS_FLAGS
#define DT_GPIO_KEYS_SW3_GPIOS_FLAGS                DT_GPIO_KEYS_BUTTON_1_GPIOS_FLAGS
#define DT_GPIO_KEYS_BUTTON_1_GPIOS                 {"GPIO_0", 9, 256}
#define DT_ALIAS_SW3_GPIOS                          DT_GPIO_KEYS_BUTTON_1_GPIOS
#define DT_GPIO_KEYS_SW3_GPIOS                      DT_GPIO_KEYS_BUTTON_1_GPIOS
/*  Human readable string describing the device (used by Zephyr for API name)  */
#define DT_GPIO_KEYS_BUTTON_1_LABEL                 "Switch 2"
#define DT_ALIAS_SW3_LABEL                          DT_GPIO_KEYS_BUTTON_1_LABEL
#define DT_GPIO_KEYS_SW3_LABEL                      DT_GPIO_KEYS_BUTTON_1_LABEL

/*  Devicetree node: /buttons/button_2  */
/*  Binding (compatible = gpio-keys): $ZEPHYR_BASE\dts\bindings\gpio\gpio-keys.yaml  */
/*  Binding description: GPIO KEYS child node  */
#define DT_GPIO_KEYS_BUTTON_2_GPIOS_CONTROLLER      "GPIO_0"
#define DT_ALIAS_SW0_GPIOS_CONTROLLER               DT_GPIO_KEYS_BUTTON_2_GPIOS_CONTROLLER
#define DT_GPIO_KEYS_SW0_GPIOS_CONTROLLER           DT_GPIO_KEYS_BUTTON_2_GPIOS_CONTROLLER
#define DT_GPIO_KEYS_BUTTON_2_GPIOS_PIN             6
#define DT_ALIAS_SW0_GPIOS_PIN                      DT_GPIO_KEYS_BUTTON_2_GPIOS_PIN
#define DT_GPIO_KEYS_SW0_GPIOS_PIN                  DT_GPIO_KEYS_BUTTON_2_GPIOS_PIN
#define DT_GPIO_KEYS_BUTTON_2_GPIOS_FLAGS           256
#define DT_ALIAS_SW0_GPIOS_FLAGS                    DT_GPIO_KEYS_BUTTON_2_GPIOS_FLAGS
#define DT_GPIO_KEYS_SW0_GPIOS_FLAGS                DT_GPIO_KEYS_BUTTON_2_GPIOS_FLAGS
#define DT_GPIO_KEYS_BUTTON_2_GPIOS                 {"GPIO_0", 6, 256}
#define DT_ALIAS_SW0_GPIOS                          DT_GPIO_KEYS_BUTTON_2_GPIOS
#define DT_GPIO_KEYS_SW0_GPIOS                      DT_GPIO_KEYS_BUTTON_2_GPIOS
/*  Human readable string describing the device (used by Zephyr for API name)  */
#define DT_GPIO_KEYS_BUTTON_2_LABEL                 "Push button 1"
#define DT_ALIAS_SW0_LABEL                          DT_GPIO_KEYS_BUTTON_2_LABEL
#define DT_GPIO_KEYS_SW0_LABEL                      DT_GPIO_KEYS_BUTTON_2_LABEL

/*  Devicetree node: /buttons/button_3  */
/*  Binding (compatible = gpio-keys): $ZEPHYR_BASE\dts\bindings\gpio\gpio-keys.yaml  */
/*  Binding description: GPIO KEYS child node  */
#define DT_GPIO_KEYS_BUTTON_3_GPIOS_CONTROLLER      "GPIO_0"
#define DT_ALIAS_SW1_GPIOS_CONTROLLER               DT_GPIO_KEYS_BUTTON_3_GPIOS_CONTROLLER
#define DT_GPIO_KEYS_SW1_GPIOS_CONTROLLER           DT_GPIO_KEYS_BUTTON_3_GPIOS_CONTROLLER
#define DT_GPIO_KEYS_BUTTON_3_GPIOS_PIN             7
#define DT_ALIAS_SW1_GPIOS_PIN                      DT_GPIO_KEYS_BUTTON_3_GPIOS_PIN
#define DT_GPIO_KEYS_SW1_GPIOS_PIN                  DT_GPIO_KEYS_BUTTON_3_GPIOS_PIN
#define DT_GPIO_KEYS_BUTTON_3_GPIOS_FLAGS           256
#define DT_ALIAS_SW1_GPIOS_FLAGS                    DT_GPIO_KEYS_BUTTON_3_GPIOS_FLAGS
#define DT_GPIO_KEYS_SW1_GPIOS_FLAGS                DT_GPIO_KEYS_BUTTON_3_GPIOS_FLAGS
#define DT_GPIO_KEYS_BUTTON_3_GPIOS                 {"GPIO_0", 7, 256}
#define DT_ALIAS_SW1_GPIOS                          DT_GPIO_KEYS_BUTTON_3_GPIOS
#define DT_GPIO_KEYS_SW1_GPIOS                      DT_GPIO_KEYS_BUTTON_3_GPIOS
/*  Human readable string describing the device (used by Zephyr for API name)  */
#define DT_GPIO_KEYS_BUTTON_3_LABEL                 "Push button 2"
#define DT_ALIAS_SW1_LABEL                          DT_GPIO_KEYS_BUTTON_3_LABEL
#define DT_GPIO_KEYS_SW1_LABEL                      DT_GPIO_KEYS_BUTTON_3_LABEL

/*  Devicetree node: /memory@20010000  */
/*  Binding (compatible = mmio-sram): $ZEPHYR_BASE\dts\bindings\sram\mmio-sram.yaml  */
/*  Binding description: This binding gives a generic on-chip SRAM description  */
#define DT_MMIO_SRAM_20010000_BASE_ADDRESS          0x20010000
#define DT_INST_1_MMIO_SRAM_BASE_ADDRESS            DT_MMIO_SRAM_20010000_BASE_ADDRESS
#define DT_MMIO_SRAM_20010000_SIZE                  65536
#define DT_INST_1_MMIO_SRAM_SIZE                    DT_MMIO_SRAM_20010000_SIZE
#define DT_INST_1_MMIO_SRAM                         1

/*  Devicetree node: /memory@20020000  */
/*  Binding (compatible = mmio-sram): $ZEPHYR_BASE\dts\bindings\sram\mmio-sram.yaml  */
/*  Binding description: This binding gives a generic on-chip SRAM description  */
#define DT_MMIO_SRAM_20020000_BASE_ADDRESS          0x20020000
#define DT_INST_2_MMIO_SRAM_BASE_ADDRESS            DT_MMIO_SRAM_20020000_BASE_ADDRESS
#define DT_MMIO_SRAM_20020000_SIZE                  131072
#define DT_INST_2_MMIO_SRAM_SIZE                    DT_MMIO_SRAM_20020000_SIZE
#define DT_INST_2_MMIO_SRAM                         1

/*  Active compatibles (mentioned in DTS + binding found)  */
#define DT_COMPAT_ARM_ARMV8M_MPU                    1
#define DT_COMPAT_ARM_V8M_NVIC                      1
#define DT_COMPAT_GPIO_KEYS                         1
#define DT_COMPAT_GPIO_LEDS                         1
#define DT_COMPAT_MMIO_SRAM                         1
#define DT_COMPAT_NORDIC_NRF_CLOCK                  1
#define DT_COMPAT_NORDIC_NRF_DPPIC                  1
#define DT_COMPAT_NORDIC_NRF_EGU                    1
#define DT_COMPAT_NORDIC_NRF_FICR                   1
#define DT_COMPAT_NORDIC_NRF_GPIO                   1
#define DT_COMPAT_NORDIC_NRF_GPIOTE                 1
#define DT_COMPAT_NORDIC_NRF_KMU                    1
#define DT_COMPAT_NORDIC_NRF_POWER                  1
#define DT_COMPAT_NORDIC_NRF_PWM                    1
#define DT_COMPAT_NORDIC_NRF_REGULATORS             1
#define DT_COMPAT_NORDIC_NRF_RTC                    1
#define DT_COMPAT_NORDIC_NRF_SAADC                  1
#define DT_COMPAT_NORDIC_NRF_SPIM                   1
#define DT_COMPAT_NORDIC_NRF_SPU                    1
#define DT_COMPAT_NORDIC_NRF_TIMER                  1
#define DT_COMPAT_NORDIC_NRF_TWIM                   1
#define DT_COMPAT_NORDIC_NRF_UARTE                  1
#define DT_COMPAT_NORDIC_NRF_UICR                   1
#define DT_COMPAT_NORDIC_NRF_VMC                    1
#define DT_COMPAT_NORDIC_NRF_WATCHDOG               1
#define DT_COMPAT_NORDIC_NRF91_FLASH_CONTROLLER     1
#define DT_COMPAT_PWM_LEDS                          1
#define DT_COMPAT_SOC_NV_FLASH                      1

/*  /chosen/zephyr,sram (/soc/memory@20000000)  */
#define DT_SRAM_BASE_ADDRESS                        0x20000000
#define DT_SRAM_SIZE                                64

/*  /chosen/zephyr,flash (/soc/peripheral@50000000/flash-controller@39000/flash@0)  */
#define DT_FLASH_BASE_ADDRESS                       0x0
#define DT_FLASH_SIZE                               1024
#define DT_FLASH_ERASE_BLOCK_SIZE                   4096
#define DT_FLASH_WRITE_BLOCK_SIZE                   4

/*  /chosen/zephyr,code-partition (/soc/peripheral@50000000/flash-controller@39000/flash@0/partitions/partition@10000)  */
#define DT_CODE_PARTITION_OFFSET                    65536
#define DT_CODE_PARTITION_SIZE                      196608

/*  Flash partition at /soc/peripheral@50000000/flash-controller@39000/flash@0/partitions/partition@0  */
#define DT_FLASH_AREA_MCUBOOT_ID                    0
#define DT_FLASH_AREA_MCUBOOT_READ_ONLY             0
#define DT_FLASH_AREA_MCUBOOT_OFFSET_0              0
#define DT_FLASH_AREA_MCUBOOT_OFFSET                DT_FLASH_AREA_MCUBOOT_OFFSET_0
#define DT_FLASH_AREA_MCUBOOT_SIZE_0                65536
#define DT_FLASH_AREA_MCUBOOT_SIZE                  DT_FLASH_AREA_MCUBOOT_SIZE_0
#define DT_FLASH_AREA_MCUBOOT_DEV                   "NRF_FLASH_DRV_NAME"
#define DT_FLASH_AREA_0_ID                          0
#define DT_FLASH_AREA_0_READ_ONLY                   0
#define DT_FLASH_AREA_0_OFFSET_0                    0
#define DT_FLASH_AREA_0_OFFSET                      DT_FLASH_AREA_0_OFFSET_0
#define DT_FLASH_AREA_0_SIZE_0                      65536
#define DT_FLASH_AREA_0_SIZE                        DT_FLASH_AREA_0_SIZE_0
#define DT_FLASH_AREA_0_DEV                         "NRF_FLASH_DRV_NAME"

/*  Flash partition at /soc/peripheral@50000000/flash-controller@39000/flash@0/partitions/partition@10000  */
#define DT_FLASH_AREA_IMAGE_0_ID                    1
#define DT_FLASH_AREA_IMAGE_0_READ_ONLY             0
#define DT_FLASH_AREA_IMAGE_0_OFFSET_0              65536
#define DT_FLASH_AREA_IMAGE_0_OFFSET                DT_FLASH_AREA_IMAGE_0_OFFSET_0
#define DT_FLASH_AREA_IMAGE_0_SIZE_0                196608
#define DT_FLASH_AREA_IMAGE_0_SIZE                  DT_FLASH_AREA_IMAGE_0_SIZE_0
#define DT_FLASH_AREA_IMAGE_0_DEV                   "NRF_FLASH_DRV_NAME"
#define DT_FLASH_AREA_1_ID                          1
#define DT_FLASH_AREA_1_READ_ONLY                   0
#define DT_FLASH_AREA_1_OFFSET_0                    65536
#define DT_FLASH_AREA_1_OFFSET                      DT_FLASH_AREA_1_OFFSET_0
#define DT_FLASH_AREA_1_SIZE_0                      196608
#define DT_FLASH_AREA_1_SIZE                        DT_FLASH_AREA_1_SIZE_0
#define DT_FLASH_AREA_1_DEV                         "NRF_FLASH_DRV_NAME"

/*  Flash partition at /soc/peripheral@50000000/flash-controller@39000/flash@0/partitions/partition@40000  */
#define DT_FLASH_AREA_IMAGE_0_NONSECURE_ID          2
#define DT_FLASH_AREA_IMAGE_0_NONSECURE_READ_ONLY   0
#define DT_FLASH_AREA_IMAGE_0_NONSECURE_OFFSET_0    262144
#define DT_FLASH_AREA_IMAGE_0_NONSECURE_OFFSET      DT_FLASH_AREA_IMAGE_0_NONSECURE_OFFSET_0
#define DT_FLASH_AREA_IMAGE_0_NONSECURE_SIZE_0      262144
#define DT_FLASH_AREA_IMAGE_0_NONSECURE_SIZE        DT_FLASH_AREA_IMAGE_0_NONSECURE_SIZE_0
#define DT_FLASH_AREA_IMAGE_0_NONSECURE_DEV         "NRF_FLASH_DRV_NAME"
#define DT_FLASH_AREA_2_ID                          2
#define DT_FLASH_AREA_2_READ_ONLY                   0
#define DT_FLASH_AREA_2_OFFSET_0                    262144
#define DT_FLASH_AREA_2_OFFSET                      DT_FLASH_AREA_2_OFFSET_0
#define DT_FLASH_AREA_2_SIZE_0                      262144
#define DT_FLASH_AREA_2_SIZE                        DT_FLASH_AREA_2_SIZE_0
#define DT_FLASH_AREA_2_DEV                         "NRF_FLASH_DRV_NAME"

/*  Flash partition at /soc/peripheral@50000000/flash-controller@39000/flash@0/partitions/partition@80000  */
#define DT_FLASH_AREA_IMAGE_1_ID                    3
#define DT_FLASH_AREA_IMAGE_1_READ_ONLY             0
#define DT_FLASH_AREA_IMAGE_1_OFFSET_0              524288
#define DT_FLASH_AREA_IMAGE_1_OFFSET                DT_FLASH_AREA_IMAGE_1_OFFSET_0
#define DT_FLASH_AREA_IMAGE_1_SIZE_0                196608
#define DT_FLASH_AREA_IMAGE_1_SIZE                  DT_FLASH_AREA_IMAGE_1_SIZE_0
#define DT_FLASH_AREA_IMAGE_1_DEV                   "NRF_FLASH_DRV_NAME"
#define DT_FLASH_AREA_3_ID                          3
#define DT_FLASH_AREA_3_READ_ONLY                   0
#define DT_FLASH_AREA_3_OFFSET_0                    524288
#define DT_FLASH_AREA_3_OFFSET                      DT_FLASH_AREA_3_OFFSET_0
#define DT_FLASH_AREA_3_SIZE_0                      196608
#define DT_FLASH_AREA_3_SIZE                        DT_FLASH_AREA_3_SIZE_0
#define DT_FLASH_AREA_3_DEV                         "NRF_FLASH_DRV_NAME"

/*  Flash partition at /soc/peripheral@50000000/flash-controller@39000/flash@0/partitions/partition@b0000  */
#define DT_FLASH_AREA_IMAGE_1_NONSECURE_ID          4
#define DT_FLASH_AREA_IMAGE_1_NONSECURE_READ_ONLY   0
#define DT_FLASH_AREA_IMAGE_1_NONSECURE_OFFSET_0    720896
#define DT_FLASH_AREA_IMAGE_1_NONSECURE_OFFSET      DT_FLASH_AREA_IMAGE_1_NONSECURE_OFFSET_0
#define DT_FLASH_AREA_IMAGE_1_NONSECURE_SIZE_0      262144
#define DT_FLASH_AREA_IMAGE_1_NONSECURE_SIZE        DT_FLASH_AREA_IMAGE_1_NONSECURE_SIZE_0
#define DT_FLASH_AREA_IMAGE_1_NONSECURE_DEV         "NRF_FLASH_DRV_NAME"
#define DT_FLASH_AREA_4_ID                          4
#define DT_FLASH_AREA_4_READ_ONLY                   0
#define DT_FLASH_AREA_4_OFFSET_0                    720896
#define DT_FLASH_AREA_4_OFFSET                      DT_FLASH_AREA_4_OFFSET_0
#define DT_FLASH_AREA_4_SIZE_0                      262144
#define DT_FLASH_AREA_4_SIZE                        DT_FLASH_AREA_4_SIZE_0
#define DT_FLASH_AREA_4_DEV                         "NRF_FLASH_DRV_NAME"

/*  Flash partition at /soc/peripheral@50000000/flash-controller@39000/flash@0/partitions/partition@f0000  */
#define DT_FLASH_AREA_IMAGE_SCRATCH_ID              5
#define DT_FLASH_AREA_IMAGE_SCRATCH_READ_ONLY       0
#define DT_FLASH_AREA_IMAGE_SCRATCH_OFFSET_0        983040
#define DT_FLASH_AREA_IMAGE_SCRATCH_OFFSET          DT_FLASH_AREA_IMAGE_SCRATCH_OFFSET_0
#define DT_FLASH_AREA_IMAGE_SCRATCH_SIZE_0          40960
#define DT_FLASH_AREA_IMAGE_SCRATCH_SIZE            DT_FLASH_AREA_IMAGE_SCRATCH_SIZE_0
#define DT_FLASH_AREA_IMAGE_SCRATCH_DEV             "NRF_FLASH_DRV_NAME"
#define DT_FLASH_AREA_5_ID                          5
#define DT_FLASH_AREA_5_READ_ONLY                   0
#define DT_FLASH_AREA_5_OFFSET_0                    983040
#define DT_FLASH_AREA_5_OFFSET                      DT_FLASH_AREA_5_OFFSET_0
#define DT_FLASH_AREA_5_SIZE_0                      40960
#define DT_FLASH_AREA_5_SIZE                        DT_FLASH_AREA_5_SIZE_0
#define DT_FLASH_AREA_5_DEV                         "NRF_FLASH_DRV_NAME"

/*  Flash partition at /soc/peripheral@50000000/flash-controller@39000/flash@0/partitions/partition@fa000  */
#define DT_FLASH_AREA_STORAGE_ID                    6
#define DT_FLASH_AREA_STORAGE_READ_ONLY             0
#define DT_FLASH_AREA_STORAGE_OFFSET_0              1024000
#define DT_FLASH_AREA_STORAGE_OFFSET                DT_FLASH_AREA_STORAGE_OFFSET_0
#define DT_FLASH_AREA_STORAGE_SIZE_0                24576
#define DT_FLASH_AREA_STORAGE_SIZE                  DT_FLASH_AREA_STORAGE_SIZE_0
#define DT_FLASH_AREA_STORAGE_DEV                   "NRF_FLASH_DRV_NAME"
#define DT_FLASH_AREA_6_ID                          6
#define DT_FLASH_AREA_6_READ_ONLY                   0
#define DT_FLASH_AREA_6_OFFSET_0                    1024000
#define DT_FLASH_AREA_6_OFFSET                      DT_FLASH_AREA_6_OFFSET_0
#define DT_FLASH_AREA_6_SIZE_0                      24576
#define DT_FLASH_AREA_6_SIZE                        DT_FLASH_AREA_6_SIZE_0
#define DT_FLASH_AREA_6_DEV                         "NRF_FLASH_DRV_NAME"

/*  Number of flash partitions  */
#define DT_FLASH_AREA_NUM                           7
