Release 13.2 - xst O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Reading design: dlx_toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "dlx_toplevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "dlx_toplevel"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : dlx_toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_proc_fsm.vhd" in Library work.
Entity <rtg_proc_fsm> compiled.
Entity <rtg_proc_fsm> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_register_w1_00.vhd" in Library work.
Entity <rtg_register_w1_00> compiled.
Entity <rtg_register_w1_00> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_register_w1_01.vhd" in Library work.
Entity <rtg_register_w1_01> compiled.
Entity <rtg_register_w1_01> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_register_w32.vhd" in Library work.
Entity <rtg_register_w32> compiled.
Entity <rtg_register_w32> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_register_w34.vhd" in Library work.
Entity <rtg_register_w34> compiled.
Entity <rtg_register_w34> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_register_w12.vhd" in Library work.
Entity <rtg_register_w12> compiled.
Entity <rtg_register_w12> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_register_w7.vhd" in Library work.
Entity <rtg_register_w7> compiled.
Entity <rtg_register_w7> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/AudioOut_Types.vhd" in Library work.
Package <AudioOut_types> compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/DigitalAnalogConverter.vhd" in Library work.
Entity <DigitalAnalogConverter> compiled.
Entity <DigitalAnalogConverter> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/audio_out_fifo.vhd" in Library work.
Entity <audio_out_fifo> compiled.
Entity <audio_out_fifo> (Architecture <audio_out_fifo_a>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fifo_generator_v2_1.vhd" in Library work.
Entity <fifo_generator_v2_1> compiled.
Entity <fifo_generator_v2_1> (Architecture <fifo_generator_v2_1_a>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/i2c_multiclock_latch.vhd" in Library work.
Entity <multiclock_latch> compiled.
Entity <multiclock_latch> (Architecture <multiclock_latch_arch>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/i2c_arbiter.vhd" in Library work.
Entity <i2c_arbiter> compiled.
Entity <i2c_arbiter> (Architecture <i2c_arbiter_arch>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/pca9564_interface_state.vhd" in Library work.
Entity <pca9564_interface> compiled.
Entity <pca9564_interface> (Architecture <pca9564_interface_arch>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/MemoryMapperTypes.vhd" in Library work.
Package <MemoryMapperTypes> compiled.
Package body <MemoryMapperTypes> compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_pcu_w32.vhd" in Library work.
Entity <fhm_pcu_w32_add32_fa> compiled.
Entity <fhm_pcu_w32_add32_fa> (Architecture <synthesis>) compiled.
Entity <fhm_pcu_w32_add32> compiled.
Entity <fhm_pcu_w32_add32> (Architecture <synthesis>) compiled.
Entity <fhm_pcu_w32_reg32> compiled.
Entity <fhm_pcu_w32_reg32> (Architecture <synthesis>) compiled.
Entity <fhm_pcu_w32> compiled.
Entity <fhm_pcu_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_register_w32.vhd" in Library work.
Entity <fhm_register_w32> compiled.
Entity <fhm_register_w32> (Architecture <logic>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_imau_w32.vhd" in Library work.
Entity <fhm_imau_w32> compiled.
Entity <fhm_imau_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_dmau_w32.vhd" in Library work.
Entity <fhm_dmau_w32_reg32> compiled.
Entity <fhm_dmau_w32_reg32> (Architecture <synthesis>) compiled.
Entity <fhm_dmau_w32> compiled.
Entity <fhm_dmau_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_registerfile_w32.vhd" in Library work.
Entity <fhm_registerfile_w32_reg32> compiled.
Entity <fhm_registerfile_w32_reg32> (Architecture <synthesis>) compiled.
Entity <fhm_registerfile_w32> compiled.
Entity <fhm_registerfile_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_alu_w32.vhd" in Library work.
Entity <fhm_alu_w32_add4> compiled.
Entity <fhm_alu_w32_add4> (Architecture <synthesis>) compiled.
Entity <fhm_alu_w32_add16> compiled.
Entity <fhm_alu_w32_add16> (Architecture <synthesis>) compiled.
Entity <fhm_alu_w32_add> compiled.
Entity <fhm_alu_w32_add> (Architecture <synthesis>) compiled.
Entity <fhm_alu_w32> compiled.
Entity <fhm_alu_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_extender_w16.vhd" in Library work.
Entity <fhm_extender_w16> compiled.
Entity <fhm_extender_w16> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_multiplier_w32.vhd" in Library work.
Entity <fhm_multiplier_w32_reg1> compiled.
Entity <fhm_multiplier_w32_reg1> (Architecture <synthesis>) compiled.
Entity <fhm_multiplier_w32_cla4> compiled.
Entity <fhm_multiplier_w32_cla4> (Architecture <synthesis>) compiled.
Entity <fhm_multiplier_w32_cla16> compiled.
Entity <fhm_multiplier_w32_cla16> (Architecture <synthesis>) compiled.
Entity <fhm_multiplier_w32_cla64> compiled.
Entity <fhm_multiplier_w32_cla64> (Architecture <synthesis>) compiled.
Entity <fhm_multiplier_w32_add32> compiled.
Entity <fhm_multiplier_w32_add32> (Architecture <synthesis>) compiled.
Entity <fhm_multiplier_w32_add64> compiled.
Entity <fhm_multiplier_w32_add64> (Architecture <synthesis>) compiled.
Entity <fhm_multiplier_w32_reg32> compiled.
Entity <fhm_multiplier_w32_reg32> (Architecture <synthesis>) compiled.
Entity <fhm_multiplier_w32_reg64> compiled.
Entity <fhm_multiplier_w32_reg64> (Architecture <synthesis>) compiled.
Entity <fhm_multiplier_w32_smul> compiled.
Entity <fhm_multiplier_w32_smul> (Architecture <synthesis>) compiled.
Entity <fhm_multiplier_w32_tconv32> compiled.
Entity <fhm_multiplier_w32_tconv32> (Architecture <synthesis>) compiled.
Entity <fhm_multiplier_w32_tconv64> compiled.
Entity <fhm_multiplier_w32_tconv64> (Architecture <synthesis>) compiled.
Entity <fhm_multiplier_w32> compiled.
Entity <fhm_multiplier_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_divider_w32.vhd" in Library work.
Entity <fhm_divider_w32_add32_cla4> compiled.
Entity <fhm_divider_w32_add32_cla4> (Architecture <synthesis>) compiled.
Entity <fhm_divider_w32_add32_cla16> compiled.
Entity <fhm_divider_w32_add32_cla16> (Architecture <synthesis>) compiled.
Entity <fhm_divider_w32_add32> compiled.
Entity <fhm_divider_w32_add32> (Architecture <synthesis>) compiled.
Entity <fhm_divider_w32_reg32> compiled.
Entity <fhm_divider_w32_reg32> (Architecture <synthesis>) compiled.
Entity <fhm_divider_w32_reg1> compiled.
Entity <fhm_divider_w32_reg1> (Architecture <synthesis>) compiled.
Entity <fhm_divider_w32_lsftreg32> compiled.
Entity <fhm_divider_w32_lsftreg32> (Architecture <synthesis>) compiled.
Entity <fhm_divider_w32_sdiv32> compiled.
Entity <fhm_divider_w32_sdiv32> (Architecture <synthesis>) compiled.
Entity <fhm_divider_w32_tconv32> compiled.
Entity <fhm_divider_w32_tconv32> (Architecture <synthesis>) compiled.
Entity <fhm_divider_w32> compiled.
Entity <fhm_divider_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_shifter_w32.vhd" in Library work.
Entity <fhm_shifter_w32> compiled.
Entity <fhm_shifter_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_extender_w28.vhd" in Library work.
Entity <fhm_extender_w28> compiled.
Entity <fhm_extender_w28> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_controller.vhd" in Library work.
Entity <rtg_controller> compiled.
Entity <rtg_controller> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_mux2to1_w32.vhd" in Library work.
Entity <rtg_mux2to1_w32> compiled.
Entity <rtg_mux2to1_w32> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_mux3to1_w5.vhd" in Library work.
Entity <rtg_mux3to1_w5> compiled.
Entity <rtg_mux3to1_w5> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_mux14to1_w32.vhd" in Library work.
Entity <rtg_mux14to1_w32> compiled.
Entity <rtg_mux14to1_w32> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_mux2to1_w5.vhd" in Library work.
Entity <rtg_mux2to1_w5> compiled.
Entity <rtg_mux2to1_w5> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_mux3to1_w32.vhd" in Library work.
Entity <rtg_mux3to1_w32> compiled.
Entity <rtg_mux3to1_w32> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_mux4to1_w32.vhd" in Library work.
Entity <rtg_mux4to1_w32> compiled.
Entity <rtg_mux4to1_w32> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_register_w4.vhd" in Library work.
Entity <rtg_register_w4> compiled.
Entity <rtg_register_w4> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_register_w5.vhd" in Library work.
Entity <rtg_register_w5> compiled.
Entity <rtg_register_w5> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/dlxTypes.vhd" in Library work.
Package <dlxTypes> compiled.
Package body <dlxTypes> compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/Debouncer.vhd" in Library work.
Entity <Debouncer> compiled.
Entity <Debouncer> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/CPU.vhd" in Library work.
Entity <CPU> compiled.
Entity <CPU> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/brom_im.vhd" in Library work.
Entity <brom_im> compiled.
Entity <brom_im> (Architecture <brom_im_a>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/bram_dm.vhd" in Library work.
Entity <bram_dm> compiled.
Entity <bram_dm> (Architecture <bram_dm_a>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/MemoryMapper.vhd" in Library work.
Entity <MemoryMapper> compiled.
Entity <MemoryMapper> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/interface_asipmeister_i2c.vhd" in Library work.
Entity <interface_asipmeister_i2c> compiled.
Entity <interface_asipmeister_i2c> (Architecture <interface_asipmeister_i2c_arch>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/i2c_toplevel.vhd" in Library work.
Entity <i2c_toplevel> compiled.
Entity <i2c_toplevel> (Architecture <i2c_toplevel_arch>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/AudioOut_TopLevel.vhd" in Library work.
Entity <AudioOut_TopLevel> compiled.
Entity <AudioOut_TopLevel> (Architecture <STRUCTURE>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/clk_div.vhd" in Library work.
Entity <clk_div> compiled.
Entity <clk_div> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/kcuart_tx.vhd" in Library work.
Entity <kcuart_tx> compiled.
Entity <kcuart_tx> (Architecture <low_level_definition>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/kcuart_rx.vhd" in Library work.
Entity <kcuart_rx> compiled.
Entity <kcuart_rx> (Architecture <low_level_definition>) compiled.
Compiling vhdl file "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/dlx_toplevel.vhd" in Library work.
Entity <dlx_toplevel> compiled.
Entity <dlx_toplevel> (Architecture <Behavioral>) compiled.
Compiling verilog file "DCM_100.v" in library work
Module <DCM_100> compiled
No errors in compilation
Analysis of file <"dlx_toplevel.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <dlx_toplevel> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Debouncer> in library <work> (architecture <Behavioral>) with generics.
	bitwidth = 4
	maxCount = 100000000

Analyzing hierarchy for module <DCM_100> in library <work>.

Analyzing hierarchy for entity <CPU> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <MemoryMapper> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <interface_asipmeister_i2c> in library <work> (architecture <interface_asipmeister_i2c_arch>).

Analyzing hierarchy for entity <i2c_toplevel> in library <work> (architecture <i2c_toplevel_arch>) with generics.
	devcount = 1

Analyzing hierarchy for entity <AudioOut_TopLevel> in library <work> (architecture <STRUCTURE>) with generics.
	FIFO_READ_CLOCK_SPEED_IN_KHZ = 33000
	KSAMPLES_PER_SECOND = 96
	NUMBER_OF_PORTS = 2

Analyzing hierarchy for entity <AudioOut_TopLevel> in library <work> (architecture <STRUCTURE>) with generics.
	FIFO_READ_CLOCK_SPEED_IN_KHZ = 33000
	KSAMPLES_PER_SECOND = 96
	NUMBER_OF_PORTS = 1

Analyzing hierarchy for entity <clk_div> in library <work> (architecture <Behavioral>) with generics.
	count = 54

Analyzing hierarchy for entity <kcuart_tx> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <kcuart_rx> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <fhm_pcu_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_register_w32> in library <work> (architecture <logic>).

Analyzing hierarchy for entity <fhm_imau_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_dmau_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_registerfile_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_alu_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_extender_w16> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_shifter_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_extender_w28> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <rtg_controller> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_mux2to1_w32> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_mux3to1_w5> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_mux14to1_w32> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_mux2to1_w5> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_mux3to1_w32> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_mux4to1_w32> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_register_w32> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_register_w4> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_register_w5> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <multiclock_latch> in library <work> (architecture <multiclock_latch_arch>).

Analyzing hierarchy for entity <i2c_arbiter> in library <work> (architecture <i2c_arbiter_arch>) with generics.
	devcount = 1

Analyzing hierarchy for entity <pca9564_interface> in library <work> (architecture <pca9564_interface_arch>).

Analyzing hierarchy for entity <DigitalAnalogConverter> in library <work> (architecture <Behavioral>) with generics.
	FIFO_READ_CLOCK_SPEED_IN_KHZ = 33000
	KSAMPLES_PER_SECOND = 96
	SAMPLE_BIT_WIDTH = 16

Analyzing hierarchy for entity <fhm_pcu_w32_add32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_pcu_w32_reg32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_dmau_w32_reg32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_registerfile_w32_reg32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_alu_w32_add> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_reg1> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_tconv32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_smul> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_tconv64> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_tconv32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_sdiv32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_reg1> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <rtg_proc_fsm> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_register_w1_00> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_register_w1_01> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_register_w34> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_register_w12> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_register_w7> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <fhm_pcu_w32_add32_fa> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_alu_w32_add16> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_add32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_reg32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_add64> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_reg64> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_add32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_lsftreg32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_reg32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_alu_w32_add4> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_cla16> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_cla64> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_add32_cla16> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_reg1> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_cla4> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_cla16> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_add32_cla4> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_cla4> in library <work> (architecture <synthesis>).

WARNING:Xst:2591 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/kcuart_tx.vhd" line 217: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/kcuart_tx.vhd" line 266: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/kcuart_tx.vhd" line 314: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/kcuart_rx.vhd" line 250: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/kcuart_tx.vhd" line 129: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/kcuart_tx.vhd" line 277: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/kcuart_tx.vhd" line 296: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/kcuart_tx.vhd" line 350: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/kcuart_rx.vhd" line 232: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/kcuart_tx.vhd" line 329: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <dlx_toplevel> in library <work> (Architecture <Behavioral>).
WARNING:Xst:2211 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/dlx_toplevel.vhd" line 411: Instantiating black box module <brom_im>.
WARNING:Xst:2211 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/dlx_toplevel.vhd" line 418: Instantiating black box module <bram_dm>.
WARNING:Xst:753 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/dlx_toplevel.vhd" line 445: Unconnected output port 'asip_full' of component 'interface_asipmeister_i2c'.
WARNING:Xst:753 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/dlx_toplevel.vhd" line 445: Unconnected output port 'interface_state' of component 'interface_asipmeister_i2c'.
WARNING:Xst:753 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/dlx_toplevel.vhd" line 445: Unconnected output port 'interface_fifo_data' of component 'interface_asipmeister_i2c'.
WARNING:Xst:753 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/dlx_toplevel.vhd" line 445: Unconnected output port 'interface_fifo_rd_en' of component 'interface_asipmeister_i2c'.
WARNING:Xst:753 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/dlx_toplevel.vhd" line 445: Unconnected output port 'interface_fifo_valid' of component 'interface_asipmeister_i2c'.
WARNING:Xst:753 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/dlx_toplevel.vhd" line 477: Unconnected output port 'debug_pca9564_registers' of component 'i2c_toplevel'.
WARNING:Xst:753 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/dlx_toplevel.vhd" line 477: Unconnected output port 'debug_statemachine_state' of component 'i2c_toplevel'.
WARNING:Xst:753 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/dlx_toplevel.vhd" line 509: Unconnected output port 'fifoDataCount' of component 'AudioOut_TopLevel'.
WARNING:Xst:753 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/dlx_toplevel.vhd" line 526: Unconnected output port 'fifoDataCount' of component 'AudioOut_TopLevel'.
INFO:Xst:2679 - Register <AudioR_Req<1>> in unit <dlx_toplevel> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><31>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><30>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><29>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><28>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><27>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><26>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><25>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><24>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><23>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><22>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><21>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><20>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><19>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><18>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><17>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><16>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><15>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><14>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><13>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><12>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><11>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><10>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><9>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><8>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
Entity <dlx_toplevel> analyzed. Unit <dlx_toplevel> generated.

Analyzing generic Entity <Debouncer> in library <work> (Architecture <Behavioral>).
	bitwidth = 4
	maxCount = 100000000
Entity <Debouncer> analyzed. Unit <Debouncer> generated.

Analyzing module <DCM_100> in library <work>.
Module <DCM_100> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <DCM_100>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <DCM_100>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <DCM_100>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <DCM_100>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_ADV_INST> in unit <DCM_100>.
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKFBOUT_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKFBOUT_MULT =  4" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKFBOUT_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKIN1_PERIOD =  10.000000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKIN2_PERIOD =  10.000000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT0_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT0_DIVIDE =  4" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT0_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT1_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT1_DIVIDE =  5" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT1_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT2_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT2_DIVIDE =  6" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT2_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT3_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT3_DIVIDE =  8" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT3_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT4_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT4_DIVIDE =  10" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT4_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT5_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT5_DIVIDE =  16" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLKOUT5_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "CLK_FEEDBACK =  CLKFBOUT" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "COMPENSATION =  DCM2PLL" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "DIVCLK_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "EN_REL =  FALSE" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "PLL_PMCD_MODE =  FALSE" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "REF_JITTER =  0.000000" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "RST_DEASSERT_CLK =  CLKIN1" for instance <PLL_ADV_INST> in unit <DCM_100>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <PLL_ADV_INST> in unit <DCM_100>.
Analyzing Entity <CPU> in library <work> (Architecture <RTL>).
Entity <CPU> analyzed. Unit <CPU> generated.

Analyzing Entity <fhm_pcu_w32> in library <work> (Architecture <synthesis>).
WARNING:Xst:753 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_pcu_w32.vhd" line 207: Unconnected output port 'cout' of component 'fhm_pcu_w32_add32'.
Entity <fhm_pcu_w32> analyzed. Unit <fhm_pcu_w32> generated.

Analyzing Entity <fhm_pcu_w32_add32> in library <work> (Architecture <synthesis>).
Entity <fhm_pcu_w32_add32> analyzed. Unit <fhm_pcu_w32_add32> generated.

Analyzing Entity <fhm_pcu_w32_add32_fa> in library <work> (Architecture <synthesis>).
Entity <fhm_pcu_w32_add32_fa> analyzed. Unit <fhm_pcu_w32_add32_fa> generated.

Analyzing Entity <fhm_pcu_w32_reg32> in library <work> (Architecture <synthesis>).
Entity <fhm_pcu_w32_reg32> analyzed. Unit <fhm_pcu_w32_reg32> generated.

Analyzing Entity <fhm_register_w32> in library <work> (Architecture <logic>).
Entity <fhm_register_w32> analyzed. Unit <fhm_register_w32> generated.

Analyzing Entity <fhm_imau_w32> in library <work> (Architecture <synthesis>).
Entity <fhm_imau_w32> analyzed. Unit <fhm_imau_w32> generated.

Analyzing Entity <fhm_dmau_w32> in library <work> (Architecture <synthesis>).
Entity <fhm_dmau_w32> analyzed. Unit <fhm_dmau_w32> generated.

Analyzing Entity <fhm_dmau_w32_reg32> in library <work> (Architecture <synthesis>).
Entity <fhm_dmau_w32_reg32> analyzed. Unit <fhm_dmau_w32_reg32> generated.

Analyzing Entity <fhm_registerfile_w32> in library <work> (Architecture <synthesis>).
Entity <fhm_registerfile_w32> analyzed. Unit <fhm_registerfile_w32> generated.

Analyzing Entity <fhm_registerfile_w32_reg32> in library <work> (Architecture <synthesis>).
Entity <fhm_registerfile_w32_reg32> analyzed. Unit <fhm_registerfile_w32_reg32> generated.

Analyzing Entity <fhm_alu_w32> in library <work> (Architecture <synthesis>).
Entity <fhm_alu_w32> analyzed. Unit <fhm_alu_w32> generated.

Analyzing Entity <fhm_alu_w32_add> in library <work> (Architecture <synthesis>).
Entity <fhm_alu_w32_add> analyzed. Unit <fhm_alu_w32_add> generated.

Analyzing Entity <fhm_alu_w32_add16> in library <work> (Architecture <synthesis>).
Entity <fhm_alu_w32_add16> analyzed. Unit <fhm_alu_w32_add16> generated.

Analyzing Entity <fhm_alu_w32_add4> in library <work> (Architecture <synthesis>).
Entity <fhm_alu_w32_add4> analyzed. Unit <fhm_alu_w32_add4> generated.

Analyzing Entity <fhm_extender_w16> in library <work> (Architecture <synthesis>).
Entity <fhm_extender_w16> analyzed. Unit <fhm_extender_w16> generated.

Analyzing Entity <fhm_multiplier_w32> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplier_w32> analyzed. Unit <fhm_multiplier_w32> generated.

Analyzing Entity <fhm_multiplier_w32_reg1> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplier_w32_reg1> analyzed. Unit <fhm_multiplier_w32_reg1> generated.

Analyzing Entity <fhm_multiplier_w32_tconv32> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplier_w32_tconv32> analyzed. Unit <fhm_multiplier_w32_tconv32> generated.

Analyzing Entity <fhm_multiplier_w32_add32> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplier_w32_add32> analyzed. Unit <fhm_multiplier_w32_add32> generated.

Analyzing Entity <fhm_multiplier_w32_cla16> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplier_w32_cla16> analyzed. Unit <fhm_multiplier_w32_cla16> generated.

Analyzing Entity <fhm_multiplier_w32_cla4> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplier_w32_cla4> analyzed. Unit <fhm_multiplier_w32_cla4> generated.

Analyzing Entity <fhm_multiplier_w32_smul> in library <work> (Architecture <synthesis>).
WARNING:Xst:753 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_multiplier_w32.vhd" line 612: Unconnected output port 'cout' of component 'fhm_multiplier_w32_add64'.
Entity <fhm_multiplier_w32_smul> analyzed. Unit <fhm_multiplier_w32_smul> generated.

Analyzing Entity <fhm_multiplier_w32_reg32> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplier_w32_reg32> analyzed. Unit <fhm_multiplier_w32_reg32> generated.

Analyzing Entity <fhm_multiplier_w32_add64> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplier_w32_add64> analyzed. Unit <fhm_multiplier_w32_add64> generated.

Analyzing Entity <fhm_multiplier_w32_cla64> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplier_w32_cla64> analyzed. Unit <fhm_multiplier_w32_cla64> generated.

Analyzing Entity <fhm_multiplier_w32_reg64> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplier_w32_reg64> analyzed. Unit <fhm_multiplier_w32_reg64> generated.

Analyzing Entity <fhm_multiplier_w32_tconv64> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplier_w32_tconv64> analyzed. Unit <fhm_multiplier_w32_tconv64> generated.

Analyzing Entity <fhm_divider_w32> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32> analyzed. Unit <fhm_divider_w32> generated.

Analyzing Entity <fhm_divider_w32_tconv32> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32_tconv32> analyzed. Unit <fhm_divider_w32_tconv32> generated.

Analyzing Entity <fhm_divider_w32_add32> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32_add32> analyzed. Unit <fhm_divider_w32_add32> generated.

Analyzing Entity <fhm_divider_w32_add32_cla16> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32_add32_cla16> analyzed. Unit <fhm_divider_w32_add32_cla16> generated.

Analyzing Entity <fhm_divider_w32_add32_cla4> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32_add32_cla4> analyzed. Unit <fhm_divider_w32_add32_cla4> generated.

Analyzing Entity <fhm_divider_w32_sdiv32> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32_sdiv32> analyzed. Unit <fhm_divider_w32_sdiv32> generated.

Analyzing Entity <fhm_divider_w32_lsftreg32> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32_lsftreg32> analyzed. Unit <fhm_divider_w32_lsftreg32> generated.

Analyzing Entity <fhm_divider_w32_reg32> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32_reg32> analyzed. Unit <fhm_divider_w32_reg32> generated.

Analyzing Entity <fhm_divider_w32_reg1> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32_reg1> analyzed. Unit <fhm_divider_w32_reg1> generated.

Analyzing Entity <fhm_shifter_w32> in library <work> (Architecture <synthesis>).
Entity <fhm_shifter_w32> analyzed. Unit <fhm_shifter_w32> generated.

Analyzing Entity <fhm_extender_w28> in library <work> (Architecture <synthesis>).
Entity <fhm_extender_w28> analyzed. Unit <fhm_extender_w28> generated.

Analyzing Entity <rtg_controller> in library <work> (Architecture <RTL>).
Entity <rtg_controller> analyzed. Unit <rtg_controller> generated.

Analyzing Entity <rtg_proc_fsm> in library <work> (Architecture <RTL>).
INFO:Xst:1561 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_proc_fsm.vhd" line 73: Mux is complete : default of case is discarded
Entity <rtg_proc_fsm> analyzed. Unit <rtg_proc_fsm> generated.

Analyzing Entity <rtg_register_w1_00> in library <work> (Architecture <RTL>).
Entity <rtg_register_w1_00> analyzed. Unit <rtg_register_w1_00> generated.

Analyzing Entity <rtg_register_w1_01> in library <work> (Architecture <RTL>).
Entity <rtg_register_w1_01> analyzed. Unit <rtg_register_w1_01> generated.

Analyzing Entity <rtg_register_w34> in library <work> (Architecture <RTL>).
Entity <rtg_register_w34> analyzed. Unit <rtg_register_w34> generated.

Analyzing Entity <rtg_register_w12> in library <work> (Architecture <RTL>).
Entity <rtg_register_w12> analyzed. Unit <rtg_register_w12> generated.

Analyzing Entity <rtg_register_w7> in library <work> (Architecture <RTL>).
Entity <rtg_register_w7> analyzed. Unit <rtg_register_w7> generated.

Analyzing Entity <rtg_mux2to1_w32> in library <work> (Architecture <RTL>).
Entity <rtg_mux2to1_w32> analyzed. Unit <rtg_mux2to1_w32> generated.

Analyzing Entity <rtg_mux3to1_w5> in library <work> (Architecture <RTL>).
Entity <rtg_mux3to1_w5> analyzed. Unit <rtg_mux3to1_w5> generated.

Analyzing Entity <rtg_mux14to1_w32> in library <work> (Architecture <RTL>).
Entity <rtg_mux14to1_w32> analyzed. Unit <rtg_mux14to1_w32> generated.

Analyzing Entity <rtg_mux2to1_w5> in library <work> (Architecture <RTL>).
Entity <rtg_mux2to1_w5> analyzed. Unit <rtg_mux2to1_w5> generated.

Analyzing Entity <rtg_mux3to1_w32> in library <work> (Architecture <RTL>).
Entity <rtg_mux3to1_w32> analyzed. Unit <rtg_mux3to1_w32> generated.

Analyzing Entity <rtg_mux4to1_w32> in library <work> (Architecture <RTL>).
Entity <rtg_mux4to1_w32> analyzed. Unit <rtg_mux4to1_w32> generated.

Analyzing Entity <rtg_register_w32> in library <work> (Architecture <RTL>).
Entity <rtg_register_w32> analyzed. Unit <rtg_register_w32> generated.

Analyzing Entity <rtg_register_w4> in library <work> (Architecture <RTL>).
Entity <rtg_register_w4> analyzed. Unit <rtg_register_w4> generated.

Analyzing Entity <rtg_register_w5> in library <work> (Architecture <RTL>).
Entity <rtg_register_w5> analyzed. Unit <rtg_register_w5> generated.

Analyzing Entity <MemoryMapper> in library <work> (Architecture <Behavioral>).
Entity <MemoryMapper> analyzed. Unit <MemoryMapper> generated.

Analyzing Entity <interface_asipmeister_i2c> in library <work> (Architecture <interface_asipmeister_i2c_arch>).
WARNING:Xst:2211 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/interface_asipmeister_i2c.vhd" line 126: Instantiating black box module <fifo_generator_v2_1>.
Entity <interface_asipmeister_i2c> analyzed. Unit <interface_asipmeister_i2c> generated.

Analyzing generic Entity <i2c_toplevel> in library <work> (Architecture <i2c_toplevel_arch>).
	devcount = 1
WARNING:Xst:2211 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/i2c_toplevel.vhd" line 245: Instantiating black box module <fifo_generator_v2_1>.
WARNING:Xst:2211 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/i2c_toplevel.vhd" line 262: Instantiating black box module <fifo_generator_v2_1>.
WARNING:Xst:2211 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/i2c_toplevel.vhd" line 361: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/i2c_toplevel.vhd" line 365: Instantiating black box module <BUFG>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_toplevel> in unit <i2c_toplevel>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_toplevel> in unit <i2c_toplevel>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_toplevel> in unit <i2c_toplevel>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_toplevel> in unit <i2c_toplevel>.
    Set user-defined property "CLKIN_PERIOD =  0.0000000000000000" for instance <DCM_toplevel> in unit <i2c_toplevel>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_toplevel> in unit <i2c_toplevel>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_toplevel> in unit <i2c_toplevel>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_toplevel> in unit <i2c_toplevel>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_toplevel> in unit <i2c_toplevel>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_toplevel> in unit <i2c_toplevel>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_toplevel> in unit <i2c_toplevel>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_toplevel> in unit <i2c_toplevel>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_toplevel> in unit <i2c_toplevel>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_toplevel> in unit <i2c_toplevel>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_toplevel> in unit <i2c_toplevel>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_toplevel> in unit <i2c_toplevel>.
Entity <i2c_toplevel> analyzed. Unit <i2c_toplevel> generated.

Analyzing Entity <multiclock_latch> in library <work> (Architecture <multiclock_latch_arch>).
Entity <multiclock_latch> analyzed. Unit <multiclock_latch> generated.

Analyzing generic Entity <i2c_arbiter> in library <work> (Architecture <i2c_arbiter_arch>).
	devcount = 1
Entity <i2c_arbiter> analyzed. Unit <i2c_arbiter> generated.

Analyzing Entity <pca9564_interface> in library <work> (Architecture <pca9564_interface_arch>).
INFO:Xst:2679 - Register <pca9564_ce> in unit <pca9564_interface> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <pca9564_interface> analyzed. Unit <pca9564_interface> generated.

Analyzing generic Entity <AudioOut_TopLevel.1> in library <work> (Architecture <STRUCTURE>).
	FIFO_READ_CLOCK_SPEED_IN_KHZ = 33000
	KSAMPLES_PER_SECOND = 96
	NUMBER_OF_PORTS = 2
WARNING:Xst:2211 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/AudioOut_TopLevel.vhd" line 91: Instantiating black box module <audio_out_fifo>.
WARNING:Xst:790 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/AudioOut_TopLevel.vhd" line 133: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/AudioOut_TopLevel.vhd" line 136: Index value(s) does not match array range, simulation mismatch.
Entity <AudioOut_TopLevel.1> analyzed. Unit <AudioOut_TopLevel.1> generated.

Analyzing generic Entity <DigitalAnalogConverter> in library <work> (Architecture <Behavioral>).
	FIFO_READ_CLOCK_SPEED_IN_KHZ = 33000
	KSAMPLES_PER_SECOND = 96
	SAMPLE_BIT_WIDTH = 16
Entity <DigitalAnalogConverter> analyzed. Unit <DigitalAnalogConverter> generated.

Analyzing generic Entity <AudioOut_TopLevel.2> in library <work> (Architecture <STRUCTURE>).
	FIFO_READ_CLOCK_SPEED_IN_KHZ = 33000
	KSAMPLES_PER_SECOND = 96
	NUMBER_OF_PORTS = 1
WARNING:Xst:2211 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/AudioOut_TopLevel.vhd" line 91: Instantiating black box module <audio_out_fifo>.
WARNING:Xst:790 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/AudioOut_TopLevel.vhd" line 133: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/AudioOut_TopLevel.vhd" line 136: Index value(s) does not match array range, simulation mismatch.
Entity <AudioOut_TopLevel.2> analyzed. Unit <AudioOut_TopLevel.2> generated.

Analyzing generic Entity <clk_div> in library <work> (Architecture <Behavioral>).
	count = 54
Entity <clk_div> analyzed. Unit <clk_div> generated.

Analyzing Entity <kcuart_tx> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  E4FF" for instance <mux1_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  E4FF" for instance <mux2_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  E4FF" for instance <mux3_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  E4FF" for instance <mux4_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <pipeline_serial> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[0].register_bit> in unit <kcuart_tx>.
    Set user-defined property "INIT =  8" for instance <count_width_loop[0].count_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[1].register_bit> in unit <kcuart_tx>.
    Set user-defined property "INIT =  8" for instance <count_width_loop[1].count_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[2].register_bit> in unit <kcuart_tx>.
    Set user-defined property "INIT =  8" for instance <count_width_loop[2].count_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  10" for instance <ready_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0190" for instance <start_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_start_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  1540" for instance <run_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_run_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  94" for instance <hot_state_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <hot_state_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0000" for instance <delay14_srl> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_bit_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0180" for instance <stop_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_stop_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  8" for instance <complete_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_complete_reg> in unit <kcuart_tx>.
Entity <kcuart_tx> analyzed. Unit <kcuart_tx> generated.

Analyzing Entity <kcuart_rx> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  0" for instance <sync_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <stop_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[0].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[0].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[1].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[1].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[2].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[2].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[3].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[3].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[4].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[4].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[5].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[5].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[6].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[6].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[7].msb.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[7].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <start_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <start_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <edge_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <edge_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0040" for instance <valid_lut> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  54" for instance <purge_lut> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <purge_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[0].lsb.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[0].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[1].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[1].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[2].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[2].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[3].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[3].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[4].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[4].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[5].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[5].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[6].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[6].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[7].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[7].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[8].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[8].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  8" for instance <strobe_lut> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <strobe_reg> in unit <kcuart_rx>.
Entity <kcuart_rx> analyzed. Unit <kcuart_rx> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Debouncer>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/Debouncer.vhd".
    Found 4-bit register for signal <dataDebounced>.
    Found 32-bit register for signal <counter>.
    Found 32-bit adder for signal <counter$add0000> created at line 40.
    Found 4-bit comparator not equal for signal <counter$cmp_ne0000> created at line 33.
    Found 4-bit register for signal <lastDataSource>.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <MemoryMapper>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/MemoryMapper.vhd".
    Found 1-bit 8-to-1 multiplexer for signal <DataAck_master>.
    Found 32-bit tristate buffer for signal <DataDB_master>.
    Found 32-bit 8-to-1 multiplexer for signal <DataDB_master_write>.
    Found 32-bit tristate buffer for signal <DataDB_memAndPorts_write>.
    Found 33-bit comparator greatequal for signal <selector_isInRangeOfSpecificPort_0$cmp_ge0000> created at line 122.
    Found 33-bit comparator lessequal for signal <selector_isInRangeOfSpecificPort_0$cmp_ge0001> created at line 122.
    Found 33-bit comparator greatequal for signal <selector_isInRangeOfSpecificPort_1$cmp_ge0000> created at line 122.
    Found 33-bit comparator lessequal for signal <selector_isInRangeOfSpecificPort_1$cmp_ge0001> created at line 122.
    Found 33-bit comparator greatequal for signal <selector_isInRangeOfSpecificPort_2$cmp_ge0000> created at line 122.
    Found 33-bit comparator lessequal for signal <selector_isInRangeOfSpecificPort_2$cmp_ge0001> created at line 122.
    Found 33-bit comparator greatequal for signal <selector_isInRangeOfSpecificPort_3$cmp_ge0000> created at line 122.
    Found 33-bit comparator lessequal for signal <selector_isInRangeOfSpecificPort_3$cmp_ge0001> created at line 122.
    Found 33-bit comparator greatequal for signal <selector_isInRangeOfSpecificPort_4$cmp_ge0000> created at line 122.
    Found 33-bit comparator lessequal for signal <selector_isInRangeOfSpecificPort_4$cmp_ge0001> created at line 122.
    Found 33-bit comparator greatequal for signal <selector_isInRangeOfSpecificPort_5$cmp_ge0000> created at line 122.
    Found 33-bit comparator lessequal for signal <selector_isInRangeOfSpecificPort_5$cmp_ge0001> created at line 122.
    Found 33-bit comparator greatequal for signal <selector_isInRangeOfSpecificPort_6$cmp_ge0000> created at line 122.
    Found 33-bit comparator lessequal for signal <selector_isInRangeOfSpecificPort_6$cmp_ge0001> created at line 122.
    Summary:
	inferred  14 Comparator(s).
	inferred  33 Multiplexer(s).
	inferred  64 Tristate(s).
Unit <MemoryMapper> synthesized.


Synthesizing Unit <clk_div>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/clk_div.vhd".
    Found 1-bit register for signal <reduced_clk>.
    Found 32-bit up counter for signal <i>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clk_div> synthesized.


Synthesizing Unit <fhm_register_w32>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_register_w32.vhd".
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <fhm_register_w32> synthesized.


Synthesizing Unit <fhm_imau_w32>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_imau_w32.vhd".
Unit <fhm_imau_w32> synthesized.


Synthesizing Unit <fhm_extender_w16>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_extender_w16.vhd".
Unit <fhm_extender_w16> synthesized.


Synthesizing Unit <fhm_shifter_w32>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_shifter_w32.vhd".
Unit <fhm_shifter_w32> synthesized.


Synthesizing Unit <fhm_extender_w28>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_extender_w28.vhd".
Unit <fhm_extender_w28> synthesized.


Synthesizing Unit <rtg_mux2to1_w32>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_mux2to1_w32.vhd".
Unit <rtg_mux2to1_w32> synthesized.


Synthesizing Unit <rtg_mux3to1_w5>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_mux3to1_w5.vhd".
Unit <rtg_mux3to1_w5> synthesized.


Synthesizing Unit <rtg_mux14to1_w32>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_mux14to1_w32.vhd".
    Found 32-bit 14-to-1 multiplexer for signal <DOUT>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <rtg_mux14to1_w32> synthesized.


Synthesizing Unit <rtg_mux2to1_w5>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_mux2to1_w5.vhd".
Unit <rtg_mux2to1_w5> synthesized.


Synthesizing Unit <rtg_mux3to1_w32>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_mux3to1_w32.vhd".
Unit <rtg_mux3to1_w32> synthesized.


Synthesizing Unit <rtg_mux4to1_w32>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_mux4to1_w32.vhd".
Unit <rtg_mux4to1_w32> synthesized.


Synthesizing Unit <rtg_register_w32>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_register_w32.vhd".
    Found 32-bit register for signal <DOUT>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <rtg_register_w32> synthesized.


Synthesizing Unit <rtg_register_w4>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_register_w4.vhd".
    Found 4-bit register for signal <DOUT>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <rtg_register_w4> synthesized.


Synthesizing Unit <rtg_register_w5>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_register_w5.vhd".
    Found 5-bit register for signal <DOUT>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <rtg_register_w5> synthesized.


Synthesizing Unit <fhm_pcu_w32_reg32>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_pcu_w32.vhd".
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <fhm_pcu_w32_reg32> synthesized.


Synthesizing Unit <fhm_pcu_w32_add32_fa>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_pcu_w32.vhd".
Unit <fhm_pcu_w32_add32_fa> synthesized.


Synthesizing Unit <fhm_dmau_w32_reg32>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_dmau_w32.vhd".
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <fhm_dmau_w32_reg32> synthesized.


Synthesizing Unit <fhm_registerfile_w32_reg32>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_registerfile_w32.vhd".
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <fhm_registerfile_w32_reg32> synthesized.


Synthesizing Unit <fhm_alu_w32_add4>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_alu_w32.vhd".
    Found 4-bit xor2 for signal <result>.
    Found 4-bit xor2 for signal <p>.
Unit <fhm_alu_w32_add4> synthesized.


Synthesizing Unit <fhm_multiplier_w32_reg1>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_multiplier_w32.vhd".
    Found 1-bit register for signal <data_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fhm_multiplier_w32_reg1> synthesized.


Synthesizing Unit <fhm_multiplier_w32_cla4>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_multiplier_w32.vhd".
    Found 4-bit xor2 for signal <result>.
    Found 4-bit xor2 for signal <p>.
Unit <fhm_multiplier_w32_cla4> synthesized.


Synthesizing Unit <fhm_multiplier_w32_reg32>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_multiplier_w32.vhd".
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <fhm_multiplier_w32_reg32> synthesized.


Synthesizing Unit <fhm_multiplier_w32_reg64>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_multiplier_w32.vhd".
    Found 64-bit register for signal <data_out>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <fhm_multiplier_w32_reg64> synthesized.


Synthesizing Unit <fhm_divider_w32_reg1>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_divider_w32.vhd".
    Found 1-bit register for signal <data_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fhm_divider_w32_reg1> synthesized.


Synthesizing Unit <fhm_divider_w32_add32_cla4>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_divider_w32.vhd".
    Found 4-bit xor2 for signal <result>.
    Found 4-bit xor2 for signal <p>.
Unit <fhm_divider_w32_add32_cla4> synthesized.


Synthesizing Unit <fhm_divider_w32_reg32>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_divider_w32.vhd".
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <fhm_divider_w32_reg32> synthesized.


Synthesizing Unit <rtg_proc_fsm>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_proc_fsm.vhd".
    Found finite state machine <FSM_0> for signal <cur_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <rtg_proc_fsm> synthesized.


Synthesizing Unit <rtg_register_w1_00>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_register_w1_00.vhd".
    Found 1-bit register for signal <DOUT>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <rtg_register_w1_00> synthesized.


Synthesizing Unit <rtg_register_w1_01>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_register_w1_01.vhd".
    Found 1-bit register for signal <DOUT<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <rtg_register_w1_01> synthesized.


Synthesizing Unit <rtg_register_w34>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_register_w34.vhd".
    Found 34-bit register for signal <DOUT>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <rtg_register_w34> synthesized.


Synthesizing Unit <rtg_register_w12>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_register_w12.vhd".
    Found 12-bit register for signal <DOUT>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <rtg_register_w12> synthesized.


Synthesizing Unit <rtg_register_w7>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_register_w7.vhd".
    Found 7-bit register for signal <DOUT>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <rtg_register_w7> synthesized.


Synthesizing Unit <multiclock_latch>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/i2c_multiclock_latch.vhd".
    Found 1-bit register for signal <o_rw>.
    Found 1-bit register for signal <o_request>.
    Found 1-bit register for signal <o_data_valid>.
    Found 8-bit register for signal <o_bytes_to_read>.
    Found 1-bit register for signal <o_done>.
    Found 7-bit register for signal <o_address>.
    Found 1-bit register for signal <o_acknowledge>.
    Found 1-bit register for signal <acknowledge_i>.
    Found 7-bit register for signal <address_i>.
    Found 8-bit register for signal <bytes_to_read_i>.
    Found 1-bit register for signal <data_valid_i>.
    Found 1-bit register for signal <done_i>.
    Found 1-bit register for signal <request_i>.
    Found 1-bit register for signal <rw_i>.
    Summary:
	inferred  40 D-type flip-flop(s).
Unit <multiclock_latch> synthesized.


Synthesizing Unit <i2c_arbiter>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/i2c_arbiter.vhd".
    Found 8-bit register for signal <mport_data_out>.
    Found 1-bit register for signal <acknowledge<0>>.
    Found 1-bit register for signal <sport_wr_ack>.
    Found 1-bit register for signal <sport_reset>.
    Found 8-bit register for signal <sport_bytes_to_read>.
    Found 1-bit register for signal <sport_empty>.
    Found 1-bit register for signal <sport_rw>.
    Found 1-bit register for signal <mport_rd_en<0>>.
    Found 1-bit register for signal <sport_full>.
    Found 1-bit register for signal <mport_done<0>>.
    Found 1-bit register for signal <sport_rd_valid>.
    Found 1-bit register for signal <sport_data_valid>.
    Found 1-bit register for signal <mport_wr_en<0>>.
    Found 8-bit register for signal <sport_data_out>.
    Found 7-bit register for signal <sport_address>.
    Found 29-bit adder for signal <$add0000> created at line 145.
    Found 32-bit up counter for signal <sel_input>.
    Found 32-bit adder for signal <sel_input$addsub0000> created at line 132.
    Found 32-bit comparator greatequal for signal <sel_input$cmp_ge0000> created at line 133.
    Found 1-bit register for signal <waitcount>.
    Summary:
	inferred   1 Counter(s).
	inferred  43 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <i2c_arbiter> synthesized.


Synthesizing Unit <pca9564_interface>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/pca9564_interface_state.vhd".
    Using one-hot encoding for signal <state>.
    Using one-hot encoding for signal <returnstate>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 179 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 1-bit register for signal <fifo_rd_en>.
    Found 8-bit register for signal <fifo_data_out>.
    Found 1-bit register for signal <fifo_wr_en>.
    Found 8-bit tristate buffer for signal <pca9564_data>.
    Found 2-bit tristate buffer for signal <pca9564_address>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <pca9564_rd>.
    Found 1-bit register for signal <pca9564_reset>.
    Found 1-bit register for signal <pca9564_wr>.
    Found 2-bit register for signal <address>.
    Found 32-bit register for signal <bytecounter>.
    Found 32-bit subtractor for signal <bytecounter$addsub0000> created at line 633.
    Found 32-bit register for signal <cycles_to_wait>.
    Found 32-bit subtractor for signal <cycles_to_wait$addsub0000> created at line 716.
    Found 32-bit comparator greater for signal <cycles_to_wait$cmp_gt0000> created at line 715.
    Found 8-bit register for signal <dataval>.
    Found 32-bit comparator greater for signal <dataval$cmp_gt0000> created at line 580.
    Found 32-bit register for signal <debug_led_extern_state>.
    Found 8-bit register for signal <debug_led_intern_state>.
    Found 32-bit register for signal <errorcount_mr13>.
    Found 32-bit adder for signal <errorcount_mr13$addsub0000> created at line 942.
    Found 32-bit comparator less for signal <errorcount_mr13$cmp_lt0000> created at line 941.
    Found 32-bit register for signal <errorcount_mr2>.
    Found 32-bit adder for signal <errorcount_mr2$addsub0000> created at line 930.
    Found 32-bit comparator less for signal <errorcount_mr2$cmp_lt0000> created at line 929.
    Found 32-bit register for signal <errorcount_mr5>.
    Found 32-bit adder for signal <errorcount_mr5$addsub0000> created at line 936.
    Found 32-bit comparator less for signal <errorcount_mr5$cmp_lt0000> created at line 935.
    Found 32-bit register for signal <errorcount_mt11>.
    Found 32-bit adder for signal <errorcount_mt11$addsub0000> created at line 924.
    Found 32-bit comparator less for signal <errorcount_mt11$cmp_lt0000> created at line 923.
    Found 2-bit register for signal <Mtridata_pca9564_address> created at line 167.
    Found 8-bit register for signal <Mtridata_pca9564_data> created at line 168.
    Found 1-bit register for signal <Mtrien_pca9564_address> created at line 167.
    Found 1-bit register for signal <Mtrien_pca9564_data> created at line 168.
    Found 1-bit register for signal <pca9564_interrupt>.
    Found 54-bit register for signal <returnstate>.
    Found 54-bit register for signal <state>.
    Found 54-bit register for signal <temp>.
    Summary:
	inferred 261 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred  10 Tristate(s).
Unit <pca9564_interface> synthesized.


Synthesizing Unit <DigitalAnalogConverter>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/DigitalAnalogConverter.vhd".
WARNING:Xst:646 - Signal <digitalData<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clkFifoRead               (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <analogOut>.
    Found 1-bit register for signal <fifoReadEnable>.
    Found 8-bit comparator equal for signal <analogOut$cmp_eq0000> created at line 108.
    Found 32-bit register for signal <counter>.
    Found 8-bit up counter for signal <counter0>.
    Found 8-bit register for signal <currentDigitalData>.
    Found 8-bit adder for signal <currentDigitalData$add0000> created at line 105.
    Found 16-bit register for signal <digitalData>.
    Found 32-bit adder for signal <state$add0000> created at line 81.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  58 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <DigitalAnalogConverter> synthesized.


Synthesizing Unit <DCM_100>.
    Related source file is "DCM_100.v".
Unit <DCM_100> synthesized.


Synthesizing Unit <interface_asipmeister_i2c>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/interface_asipmeister_i2c.vhd".
WARNING:Xst:647 - Input <i2c_wr_ack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i2c_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 23                                             |
    | Inputs             | 10                                             |
    | Outputs            | 11                                             |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <i2c_rw>.
    Found 8-bit register for signal <i2c_bus_data_out>.
    Found 1-bit register for signal <i2c_request>.
    Found 1-bit register for signal <i2c_data_valid>.
    Found 4-bit register for signal <interface_state>.
    Found 8-bit register for signal <i2c_bytes_to_read>.
    Found 1-bit register for signal <i2c_wr_en>.
    Found 7-bit register for signal <i2c_address>.
    Found 32-bit register for signal <bytes_to_read>.
    Found 32-bit subtractor for signal <bytes_to_read$addsub0000> created at line 274.
    Found 1-bit register for signal <fifo_rd_en_i>.
    Found 32-bit comparator greater for signal <state$cmp_gt0000> created at line 259.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  64 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <interface_asipmeister_i2c> synthesized.


Synthesizing Unit <i2c_toplevel>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/i2c_toplevel.vhd".
Unit <i2c_toplevel> synthesized.


Synthesizing Unit <AudioOut_TopLevel_1>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/AudioOut_TopLevel.vhd".
    Register <selectedAck> equivalent to <fifoWriteEnable> has been removed
    Register <sentAck> equivalent to <fifoWriteEnable> has been removed
    Found 16-bit register for signal <AudioData_sampled>.
    Found 16-bit register for signal <fifoDataIn>.
    Found 1-bit register for signal <fifoWriteEnable>.
    Found 1-bit register for signal <req_sampled>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <AudioOut_TopLevel_1> synthesized.


Synthesizing Unit <AudioOut_TopLevel_2>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/AudioOut_TopLevel.vhd".
    Register <selectedAck> equivalent to <fifoWriteEnable> has been removed
    Register <sentAck> equivalent to <fifoWriteEnable> has been removed
    Found 16-bit register for signal <AudioData_sampled>.
    Found 16-bit register for signal <fifoDataIn>.
    Found 1-bit register for signal <fifoWriteEnable>.
    Found 1-bit register for signal <req_sampled>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <AudioOut_TopLevel_2> synthesized.


Synthesizing Unit <kcuart_tx>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/kcuart_tx.vhd".
Unit <kcuart_tx> synthesized.


Synthesizing Unit <kcuart_rx>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/kcuart_rx.vhd".
Unit <kcuart_rx> synthesized.


Synthesizing Unit <fhm_dmau_w32>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_dmau_w32.vhd".
    Found 32-bit tristate buffer for signal <data_bus>.
    Found 24-bit tristate buffer for signal <data_in_tmp2<23:0>>.
    Found 24-bit tristate buffer for signal <data_in_tmp3<31:8>>.
    Found 24-bit tristate buffer for signal <data_out_tmp1<23:0>>.
    Summary:
	inferred 104 Tristate(s).
Unit <fhm_dmau_w32> synthesized.


Synthesizing Unit <fhm_registerfile_w32>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_registerfile_w32.vhd".
    Found 32-bit 32-to-1 multiplexer for signal <data_out0>.
    Found 32-bit 32-to-1 multiplexer for signal <data_out1>.
    Found 32-bit tristate buffer for signal <data_in_tmp0>.
    Found 32-bit tristate buffer for signal <data_in_tmp1>.
    Found 32-bit tristate buffer for signal <data_in_tmp10>.
    Found 32-bit tristate buffer for signal <data_in_tmp11>.
    Found 32-bit tristate buffer for signal <data_in_tmp12>.
    Found 32-bit tristate buffer for signal <data_in_tmp13>.
    Found 32-bit tristate buffer for signal <data_in_tmp14>.
    Found 32-bit tristate buffer for signal <data_in_tmp15>.
    Found 32-bit tristate buffer for signal <data_in_tmp16>.
    Found 32-bit tristate buffer for signal <data_in_tmp17>.
    Found 32-bit tristate buffer for signal <data_in_tmp18>.
    Found 32-bit tristate buffer for signal <data_in_tmp19>.
    Found 32-bit tristate buffer for signal <data_in_tmp2>.
    Found 32-bit tristate buffer for signal <data_in_tmp20>.
    Found 32-bit tristate buffer for signal <data_in_tmp21>.
    Found 32-bit tristate buffer for signal <data_in_tmp22>.
    Found 32-bit tristate buffer for signal <data_in_tmp23>.
    Found 32-bit tristate buffer for signal <data_in_tmp24>.
    Found 32-bit tristate buffer for signal <data_in_tmp25>.
    Found 32-bit tristate buffer for signal <data_in_tmp26>.
    Found 32-bit tristate buffer for signal <data_in_tmp27>.
    Found 32-bit tristate buffer for signal <data_in_tmp28>.
    Found 32-bit tristate buffer for signal <data_in_tmp29>.
    Found 32-bit tristate buffer for signal <data_in_tmp3>.
    Found 32-bit tristate buffer for signal <data_in_tmp30>.
    Found 32-bit tristate buffer for signal <data_in_tmp31>.
    Found 32-bit tristate buffer for signal <data_in_tmp4>.
    Found 32-bit tristate buffer for signal <data_in_tmp5>.
    Found 32-bit tristate buffer for signal <data_in_tmp6>.
    Found 32-bit tristate buffer for signal <data_in_tmp7>.
    Found 32-bit tristate buffer for signal <data_in_tmp8>.
    Found 32-bit tristate buffer for signal <data_in_tmp9>.
    Summary:
	inferred  64 Multiplexer(s).
	inferred 1024 Tristate(s).
Unit <fhm_registerfile_w32> synthesized.


Synthesizing Unit <rtg_controller>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/rtg_controller.vhd".
WARNING:Xst:1780 - Signal <pipereg_enb_IF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <intrpipe_saved_pc_in_IF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <intrpipe_saved_pc_IF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <intrpipe_req_in_IF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <intrpipe_req_IF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <intrpipe_code_in_IF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <intrpipe_code_IF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <branch_acc_IF> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <branch_acc_ID> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <rtg_controller> synthesized.


Synthesizing Unit <fhm_pcu_w32_add32>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_pcu_w32.vhd".
Unit <fhm_pcu_w32_add32> synthesized.


Synthesizing Unit <fhm_alu_w32_add16>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_alu_w32.vhd".
Unit <fhm_alu_w32_add16> synthesized.


Synthesizing Unit <fhm_multiplier_w32_cla16>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_multiplier_w32.vhd".
Unit <fhm_multiplier_w32_cla16> synthesized.


Synthesizing Unit <fhm_divider_w32_add32_cla16>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_divider_w32.vhd".
Unit <fhm_divider_w32_add32_cla16> synthesized.


Synthesizing Unit <fhm_divider_w32_lsftreg32>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_divider_w32.vhd".
Unit <fhm_divider_w32_lsftreg32> synthesized.


Synthesizing Unit <fhm_pcu_w32>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_pcu_w32.vhd".
WARNING:Xst:1780 - Signal <cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <fhm_pcu_w32> synthesized.


Synthesizing Unit <fhm_alu_w32_add>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_alu_w32.vhd".
Unit <fhm_alu_w32_add> synthesized.


Synthesizing Unit <fhm_multiplier_w32_add32>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_multiplier_w32.vhd".
Unit <fhm_multiplier_w32_add32> synthesized.


Synthesizing Unit <fhm_multiplier_w32_cla64>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_multiplier_w32.vhd".
Unit <fhm_multiplier_w32_cla64> synthesized.


Synthesizing Unit <fhm_divider_w32_add32>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_divider_w32.vhd".
Unit <fhm_divider_w32_add32> synthesized.


Synthesizing Unit <fhm_alu_w32>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_alu_w32.vhd".
WARNING:Xst:646 - Signal <signed_min_value> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <signed_max_value> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit xor2 for signal <pre_result$xor0000> created at line 348.
    Found 1-bit xor2 for signal <unsigned_clipped>.
Unit <fhm_alu_w32> synthesized.


Synthesizing Unit <fhm_multiplier_w32_tconv32>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_multiplier_w32.vhd".
WARNING:Xst:646 - Signal <tmp_cout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <fhm_multiplier_w32_tconv32> synthesized.


Synthesizing Unit <fhm_multiplier_w32_add64>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_multiplier_w32.vhd".
Unit <fhm_multiplier_w32_add64> synthesized.


Synthesizing Unit <fhm_divider_w32_tconv32>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_divider_w32.vhd".
WARNING:Xst:646 - Signal <tmp_cout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <fhm_divider_w32_tconv32> synthesized.


Synthesizing Unit <fhm_divider_w32_sdiv32>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_divider_w32.vhd".
    Found finite state machine <FSM_3> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 35                                             |
    | Transitions        | 70                                             |
    | Inputs             | 2                                              |
    | Outputs            | 37                                             |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | st0                                            |
    | Power Up State     | st0                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <fhm_divider_w32_sdiv32> synthesized.


Synthesizing Unit <fhm_divider_w32>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_divider_w32.vhd".
    Found 1-bit xor2 for signal <q_tconv_conv>.
Unit <fhm_divider_w32> synthesized.


Synthesizing Unit <fhm_multiplier_w32_smul>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_multiplier_w32.vhd".
    Found finite state machine <FSM_4> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 35                                             |
    | Transitions        | 70                                             |
    | Inputs             | 2                                              |
    | Outputs            | 36                                             |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | st0                                            |
    | Power Up State     | st0                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <fhm_multiplier_w32_smul> synthesized.


Synthesizing Unit <fhm_multiplier_w32_tconv64>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_multiplier_w32.vhd".
WARNING:Xst:646 - Signal <tmp_cout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <fhm_multiplier_w32_tconv64> synthesized.


Synthesizing Unit <fhm_multiplier_w32>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/fhm_multiplier_w32.vhd".
WARNING:Xst:653 - Signal <vss> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Found 1-bit xor2 for signal <result_tconv_conv>.
Unit <fhm_multiplier_w32> synthesized.


Synthesizing Unit <CPU>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/CPU.vhd".
WARNING:Xst:646 - Signal <unused_02> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <unused_01> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <unused_00> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <uf_mul0_result<63:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <uf_ext1_data_out<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ua_preg31_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ua_preg30_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ua_preg29_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ua_preg28_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ua_preg27_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ua_preg26_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ua_preg25_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ua_preg24_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <ua_preg24_dout<31:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ua_preg23_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ua_preg22_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ua_preg21_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ua_preg20_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ua_preg19_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ua_preg18_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ua_preg17_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ua_preg16_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ua_preg15_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ua_preg14_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ua_preg13_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ua_preg12_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ua_preg11_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ua_preg10_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ua_preg09_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ua_preg08_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ua_preg07_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ua_preg06_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ua_preg05_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ua_preg04_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ua_preg03_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ua_preg02_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ua_preg01_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ua_preg00_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <CPU> synthesized.


Synthesizing Unit <dlx_toplevel>.
    Related source file is "/home/asip04/WS16/Session8/ASIPMeisterProjects/dlx_basis/ISE_Framework/dlx_toplevel.vhd".
WARNING:Xst:1780 - Signal <temp2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <temp1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <switch> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <resetforclkdiv> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <rd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <port4_req_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <port3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <port2_req_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <port2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <locked_sig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <led_internal> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <instrab<31:14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fifo_getc0_empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <datareq_ports<6:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <dataack_ports<6:5>> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:1780 - Signal <clock_audio_uart> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clkout_ip> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clkout_audio_uart> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clkout_33> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_33> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Reg_Debuging_temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <LOCKED_OUT1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <LOCKED_OUT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CLKIN_IBUFG_OUT1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CLKIN_IBUFG_OUT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_5> for signal <state0>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | state0$or0000             (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <state1>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <state2>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 11                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <AudioR_Data<1>>.
    Found 8-bit tristate buffer for signal <data_out>.
    Found 1-bit register for signal <dataack_mem>.
    Found 1-bit register for signal <dataack_ports<4>>.
    Found 1-bit register for signal <dataack_ports<2>>.
    Found 1-bit register for signal <dataack_ports<0>>.
    Found 32-bit tristate buffer for signal <datadb_mem>.
    Found 64-bit tristate buffer for signal <datadb_ports<3:2>>.
    Found 32-bit up counter for signal <delay_counter>.
    Found 8-bit register for signal <fifo_putc0_data_in>.
    Found 1-bit register for signal <finish>.
    Found 1-bit register for signal <i2c_read_en>.
    Found 1-bit register for signal <i2c_write_en>.
    Found 16-bit register for signal <increment>.
    Found 8-bit register for signal <Mtridata_data_out> created at line 759.
    Found 32-bit register for signal <Mtridata_datadb_ports<2>> created at line 757.
    Found 1-bit register for signal <Mtridata_datadb_ports<4><0>> created at line 814.
    Found 1-bit register for signal <Mtridata_datadb_ports<4><1>> created at line 814.
    Found 1-bit register for signal <Mtridata_datadb_ports<4><2>> created at line 814.
    Found 1-bit register for signal <Mtridata_datadb_ports<4><3>> created at line 814.
    Found 1-bit register for signal <Mtridata_datadb_ports<4><4>> created at line 814.
    Found 1-bit register for signal <Mtridata_datadb_ports<4><5>> created at line 814.
    Found 1-bit register for signal <Mtridata_datadb_ports<4><6>> created at line 814.
    Found 1-bit register for signal <Mtridata_datadb_ports<4><7>> created at line 814.
    Found 1-bit register for signal <Mtrien_data_out> created at line 759.
    Found 1-bit register for signal <Mtrien_datadb_ports<2>> created at line 757.
    Found 1-bit register for signal <Mtrien_datadb_ports<4><0>> created at line 814.
    Found 1-bit register for signal <Mtrien_datadb_ports<4><1>> created at line 814.
    Found 1-bit register for signal <Mtrien_datadb_ports<4><2>> created at line 814.
    Found 1-bit register for signal <Mtrien_datadb_ports<4><3>> created at line 814.
    Found 1-bit register for signal <Mtrien_datadb_ports<4><4>> created at line 814.
    Found 1-bit register for signal <Mtrien_datadb_ports<4><5>> created at line 814.
    Found 1-bit register for signal <Mtrien_datadb_ports<4><6>> created at line 814.
    Found 1-bit register for signal <Mtrien_datadb_ports<4><7>> created at line 814.
    Found 32-bit up counter for signal <port3_counter>.
    Found 1-bit register for signal <port3_req_d>.
    Found 1-bit register for signal <reset_finish>.
    Found 1-bit register for signal <reset_switch>.
    Found 8-bit register for signal <sampledData>.
    Found 1-bit register for signal <send_character>.
    Found 16-bit register for signal <soundData>.
    Found 16-bit adder for signal <soundData$addsub0000> created at line 676.
    Found 32-bit comparator greatequal for signal <soundData$cmp_ge0000> created at line 674.
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred 134 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred 136 Tristate(s).
Unit <dlx_toplevel> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 15
 16-bit adder                                          : 1
 29-bit adder                                          : 1
 32-bit adder                                          : 8
 32-bit subtractor                                     : 3
 8-bit adder                                           : 2
# Counters                                             : 6
 32-bit up counter                                     : 4
 8-bit up counter                                      : 2
# Registers                                            : 274
 1-bit register                                        : 147
 12-bit register                                       : 1
 16-bit register                                       : 9
 2-bit register                                        : 2
 32-bit register                                       : 81
 34-bit register                                       : 1
 4-bit register                                        : 4
 5-bit register                                        : 6
 54-bit register                                       : 3
 64-bit register                                       : 1
 7-bit register                                        : 5
 8-bit register                                        : 14
# Comparators                                          : 26
 32-bit comparator greatequal                          : 2
 32-bit comparator greater                             : 3
 32-bit comparator less                                : 4
 33-bit comparator greatequal                          : 7
 33-bit comparator lessequal                           : 7
 4-bit comparator not equal                            : 1
 8-bit comparator equal                                : 2
# Multiplexers                                         : 5
 1-bit 8-to-1 multiplexer                              : 1
 32-bit 14-to-1 multiplexer                            : 1
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
# Tristates                                            : 145
 1-bit tristate buffer                                 : 104
 2-bit tristate buffer                                 : 1
 32-bit tristate buffer                                : 38
 8-bit tristate buffer                                 : 2
# Xors                                                 : 772
 1-bit xor2                                            : 771
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_8> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <state2/FSM> on signal <state2[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000100
 0010  | 000001000
 0011  | 000010000
 0100  | 000100000
 0101  | 000000010
 0110  | 001000000
 0111  | 010000000
 1000  | 100000000
--------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <state1/FSM> on signal <state1[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <state0/FSM> on signal <state0[1:5]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00001
 001   | 00010
 010   | 00100
 011   | 01000
 100   | 10000
-------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <CPU0/UF_MUL0/mulu/current_state/FSM> on signal <current_state[1:35]> with one-hot encoding.
----------------------------------------------
 State | Encoding
----------------------------------------------
 st0   | 00000000000000000000000000000000001
 st1   | 00000000000000000000000000000000010
 st2   | 00000000000000000000000000000000100
 st3   | 00000000000000000000000000000001000
 st4   | 00000000000000000000000000000010000
 st5   | 00000000000000000000000000000100000
 st6   | 00000000000000000000000000001000000
 st7   | 00000000000000000000000000010000000
 st8   | 00000000000000000000000000100000000
 st9   | 00000000000000000000000001000000000
 st10  | 00000000000000000000000010000000000
 st11  | 00000000000000000000000100000000000
 st12  | 00000000000000000000001000000000000
 st13  | 00000000000000000000010000000000000
 st14  | 00000000000000000000100000000000000
 st15  | 00000000000000000001000000000000000
 st16  | 00000000000000000010000000000000000
 st17  | 00000000000000000100000000000000000
 st18  | 00000000000000001000000000000000000
 st19  | 00000000000000010000000000000000000
 st20  | 00000000000000100000000000000000000
 st21  | 00000000000001000000000000000000000
 st22  | 00000000000010000000000000000000000
 st23  | 00000000000100000000000000000000000
 st24  | 00000000001000000000000000000000000
 st25  | 00000000010000000000000000000000000
 st26  | 00000000100000000000000000000000000
 st27  | 00000001000000000000000000000000000
 st28  | 00000010000000000000000000000000000
 st29  | 00000100000000000000000000000000000
 st30  | 00001000000000000000000000000000000
 st31  | 00010000000000000000000000000000000
 st32  | 00100000000000000000000000000000000
 st33  | 01000000000000000000000000000000000
 st34  | 10000000000000000000000000000000000
----------------------------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <CPU0/UF_DIV0/divu/current_state/FSM> on signal <current_state[1:35]> with one-hot encoding.
----------------------------------------------
 State | Encoding
----------------------------------------------
 st0   | 00000000000000000000000000000000001
 st1   | 00000000000000000000000000000000010
 st2   | 00000000000000000000000000000000100
 st3   | 00000000000000000000000000000001000
 st4   | 00000000000000000000000000000010000
 st5   | 00000000000000000000000000000100000
 st6   | 00000000000000000000000000001000000
 st7   | 00000000000000000000000000010000000
 st8   | 00000000000000000000000000100000000
 st9   | 00000000000000000000000001000000000
 st10  | 00000000000000000000000010000000000
 st11  | 00000000000000000000000100000000000
 st12  | 00000000000000000000001000000000000
 st13  | 00000000000000000000010000000000000
 st14  | 00000000000000000000100000000000000
 st15  | 00000000000000000001000000000000000
 st16  | 00000000000000000010000000000000000
 st17  | 00000000000000000100000000000000000
 st18  | 00000000000000001000000000000000000
 st19  | 00000000000000010000000000000000000
 st20  | 00000000000000100000000000000000000
 st21  | 00000000000001000000000000000000000
 st22  | 00000000000010000000000000000000000
 st23  | 00000000000100000000000000000000000
 st24  | 00000000001000000000000000000000000
 st25  | 00000000010000000000000000000000000
 st26  | 00000000100000000000000000000000000
 st27  | 00000001000000000000000000000000000
 st28  | 00000010000000000000000000000000000
 st29  | 00000100000000000000000000000000000
 st30  | 00001000000000000000000000000000000
 st31  | 00010000000000000000000000000000000
 st32  | 00100000000000000000000000000000000
 st33  | 01000000000000000000000000000000000
 stend | 10000000000000000000000000000000000
----------------------------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <i2c_interface/state/FSM> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
 101   | 111
 110   | 101
 111   | 100
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <AudioR/DigitalAnalogConverter_Instance/state/FSM> on signal <state[1:2]> with user encoding.
Optimizing FSM <AudioL/DigitalAnalogConverter_Instance/state/FSM> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <CPU0/UA_CTRL/UA_PROCFSM/cur_state/FSM> on signal <cur_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Reading core <brom_im.ngc>.
Reading core <bram_dm.ngc>.
Reading core <fifo_generator_v2_1.ngc>.
Reading core <audio_out_fifo.ngc>.
Loading core <brom_im> for timing and area information for instance <BROM_instance>.
Loading core <bram_dm> for timing and area information for instance <BRAM_instance>.
Loading core <fifo_generator_v2_1> for timing and area information for instance <input_fifo>.
Loading core <audio_out_fifo> for timing and area information for instance <AudioOutFIFO_Instance>.
Loading core <audio_out_fifo> for timing and area information for instance <AudioOutFIFO_Instance>.
Loading core <fifo_generator_v2_1> for timing and area information for instance <input_fifo[1].input_fifo_asynch>.
Loading core <fifo_generator_v2_1> for timing and area information for instance <output_fifo[1].output_fifo_asynch>.
WARNING:Xst:1290 - Hierarchical block <u2> is unconnected in block <u64_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u3> is unconnected in block <u64_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_SAVEDPC_ID> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_SAVEDPC_EXE> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_SAVEDPC_MEM> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_SAVEDPC_WB> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_SAVEDPC_LAST> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadb_ports<2>_10> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadb_ports<2>_9> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadb_ports<2>_8> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_15> (without init value) has a constant value of 0 in block <UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_14> (without init value) has a constant value of 0 in block <UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_13> (without init value) has a constant value of 0 in block <UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_12> (without init value) has a constant value of 0 in block <UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_11> (without init value) has a constant value of 0 in block <UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_10> (without init value) has a constant value of 0 in block <UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_9> (without init value) has a constant value of 0 in block <UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_8> (without init value) has a constant value of 0 in block <UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_7> (without init value) has a constant value of 0 in block <UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_6> (without init value) has a constant value of 0 in block <UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_5> (without init value) has a constant value of 0 in block <UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_4> (without init value) has a constant value of 0 in block <UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_3> (without init value) has a constant value of 0 in block <UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_2> (without init value) has a constant value of 0 in block <UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_1> (without init value) has a constant value of 0 in block <UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_0> (without init value) has a constant value of 0 in block <UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_15> (without init value) has a constant value of 0 in block <UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadb_ports<2>_31> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadb_ports<2>_30> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadb_ports<2>_29> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadb_ports<2>_28> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadb_ports<2>_27> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadb_ports<2>_26> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadb_ports<2>_25> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadb_ports<2>_24> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadb_ports<2>_23> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadb_ports<2>_22> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadb_ports<2>_21> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadb_ports<2>_20> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadb_ports<2>_19> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadb_ports<2>_18> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadb_ports<2>_17> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadb_ports<2>_16> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadb_ports<2>_15> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadb_ports<2>_14> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadb_ports<2>_13> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadb_ports<2>_12> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_datadb_ports<2>_11> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_9> (without init value) has a constant value of 0 in block <UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_8> (without init value) has a constant value of 0 in block <UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_7> (without init value) has a constant value of 0 in block <UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_6> (without init value) has a constant value of 0 in block <UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_5> (without init value) has a constant value of 0 in block <UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_4> (without init value) has a constant value of 0 in block <UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_3> (without init value) has a constant value of 0 in block <UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_2> (without init value) has a constant value of 0 in block <UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_1> (without init value) has a constant value of 0 in block <UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_0> (without init value) has a constant value of 0 in block <UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_31> (without init value) has a constant value of 0 in block <UA_CW_EXE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT> (without init value) has a constant value of 0 in block <UA_INTRPIPE_REQ_WB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT> (without init value) has a constant value of 0 in block <UA_INTRPIPE_REQ_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT> (without init value) has a constant value of 0 in block <UA_INTRPIPE_REQ_EXE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT> (without init value) has a constant value of 0 in block <UA_INTRPIPE_REQ_ID>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_0> (without init value) has a constant value of 0 in block <UA_INTRPIPE_CODE_LAST>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_0> (without init value) has a constant value of 0 in block <UA_INTRPIPE_CODE_WB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_0> (without init value) has a constant value of 0 in block <UA_INTRPIPE_CODE_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_0> (without init value) has a constant value of 0 in block <UA_INTRPIPE_CODE_EXE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_0> (without init value) has a constant value of 0 in block <UA_INTRPIPE_CODE_ID>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_14> (without init value) has a constant value of 0 in block <UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_13> (without init value) has a constant value of 0 in block <UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_12> (without init value) has a constant value of 0 in block <UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_11> (without init value) has a constant value of 0 in block <UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_10> (without init value) has a constant value of 0 in block <UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_9> (without init value) has a constant value of 0 in block <UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_8> (without init value) has a constant value of 0 in block <UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_7> (without init value) has a constant value of 0 in block <UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_6> (without init value) has a constant value of 0 in block <UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_5> (without init value) has a constant value of 0 in block <UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_4> (without init value) has a constant value of 0 in block <UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_3> (without init value) has a constant value of 0 in block <UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_2> (without init value) has a constant value of 0 in block <UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_1> (without init value) has a constant value of 0 in block <UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_0> (without init value) has a constant value of 0 in block <UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_15> (without init value) has a constant value of 0 in block <UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_14> (without init value) has a constant value of 0 in block <UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_13> (without init value) has a constant value of 0 in block <UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_12> (without init value) has a constant value of 0 in block <UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_11> (without init value) has a constant value of 0 in block <UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_10> (without init value) has a constant value of 0 in block <UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1290 - Hierarchical block <u2> is unconnected in block <u64_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u3> is unconnected in block <u64_0>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <data_out_32> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_33> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_34> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_35> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_36> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_37> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_38> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_39> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_40> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_41> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_42> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_43> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_44> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_45> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_46> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_47> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_48> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_49> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_50> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_51> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_52> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_53> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_54> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_55> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_56> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_57> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_58> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_59> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_60> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_61> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_62> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_63> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <DOUT_5> of sequential type is unconnected in block <UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_6> of sequential type is unconnected in block <UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_7> of sequential type is unconnected in block <UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_8> of sequential type is unconnected in block <UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_9> of sequential type is unconnected in block <UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_10> of sequential type is unconnected in block <UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_11> of sequential type is unconnected in block <UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_12> of sequential type is unconnected in block <UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_13> of sequential type is unconnected in block <UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_14> of sequential type is unconnected in block <UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_15> of sequential type is unconnected in block <UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_16> of sequential type is unconnected in block <UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_17> of sequential type is unconnected in block <UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_18> of sequential type is unconnected in block <UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_19> of sequential type is unconnected in block <UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_20> of sequential type is unconnected in block <UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_21> of sequential type is unconnected in block <UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_22> of sequential type is unconnected in block <UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_23> of sequential type is unconnected in block <UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_24> of sequential type is unconnected in block <UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_25> of sequential type is unconnected in block <UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_26> of sequential type is unconnected in block <UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_27> of sequential type is unconnected in block <UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_28> of sequential type is unconnected in block <UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_29> of sequential type is unconnected in block <UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_30> of sequential type is unconnected in block <UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_31> of sequential type is unconnected in block <UA_PREG24>.
WARNING:Xst:2677 - Node <digitalData_0> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:2677 - Node <digitalData_1> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:2677 - Node <digitalData_2> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:2677 - Node <digitalData_3> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:2677 - Node <digitalData_4> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:2677 - Node <digitalData_5> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:2677 - Node <digitalData_6> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:2677 - Node <digitalData_7> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:2677 - Node <digitalData_0> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:2677 - Node <digitalData_1> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:2677 - Node <digitalData_2> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:2677 - Node <digitalData_3> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:2677 - Node <digitalData_4> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:2677 - Node <digitalData_5> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:2677 - Node <digitalData_6> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:2677 - Node <digitalData_7> of sequential type is unconnected in block <DigitalAnalogConverter_Instance>.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadb_ports<2><8> and Mtridata_datadb_ports<2><9> Mtridata_datadb_ports<2><9> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadb_ports<2><8> and Mtridata_datadb_ports<2><10> Mtridata_datadb_ports<2><10> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadb_ports<2><10> and Mtridata_datadb_ports<2><11> Mtridata_datadb_ports<2><11> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadb_ports<2><10> and Mtridata_datadb_ports<2><12> Mtridata_datadb_ports<2><12> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadb_ports<2><10> and Mtridata_datadb_ports<2><13> Mtridata_datadb_ports<2><13> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadb_ports<2><10> and Mtridata_datadb_ports<2><14> Mtridata_datadb_ports<2><14> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadb_ports<2><10> and Mtridata_datadb_ports<2><15> Mtridata_datadb_ports<2><15> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadb_ports<2><10> and Mtridata_datadb_ports<2><16> Mtridata_datadb_ports<2><16> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadb_ports<2><10> and Mtridata_datadb_ports<2><17> Mtridata_datadb_ports<2><17> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadb_ports<2><10> and Mtridata_datadb_ports<2><18> Mtridata_datadb_ports<2><18> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadb_ports<2><10> and Mtridata_datadb_ports<2><19> Mtridata_datadb_ports<2><19> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadb_ports<2><10> and Mtridata_datadb_ports<2><20> Mtridata_datadb_ports<2><20> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadb_ports<2><10> and Mtridata_datadb_ports<2><21> Mtridata_datadb_ports<2><21> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadb_ports<2><10> and Mtridata_datadb_ports<2><22> Mtridata_datadb_ports<2><22> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadb_ports<2><10> and Mtridata_datadb_ports<2><23> Mtridata_datadb_ports<2><23> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadb_ports<2><10> and Mtridata_datadb_ports<2><24> Mtridata_datadb_ports<2><24> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadb_ports<2><10> and Mtridata_datadb_ports<2><25> Mtridata_datadb_ports<2><25> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadb_ports<2><10> and Mtridata_datadb_ports<2><26> Mtridata_datadb_ports<2><26> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadb_ports<2><10> and Mtridata_datadb_ports<2><27> Mtridata_datadb_ports<2><27> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadb_ports<2><10> and Mtridata_datadb_ports<2><28> Mtridata_datadb_ports<2><28> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadb_ports<2><10> and Mtridata_datadb_ports<2><29> Mtridata_datadb_ports<2><29> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadb_ports<2><10> and Mtridata_datadb_ports<2><30> Mtridata_datadb_ports<2><30> signal will be lost.
WARNING:Xst:638 - in unit dlx_toplevel Conflict on KEEP property on signal Mtridata_datadb_ports<2><10> and Mtridata_datadb_ports<2><31> Mtridata_datadb_ports<2><31> signal will be lost.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_CODE_ID> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_CODE_EXE> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_CODE_MEM> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_CODE_WB> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_CODE_LAST> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_REQ_ID> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_REQ_EXE> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_REQ_MEM> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_REQ_WB> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:2404 -  FFs/Latches <Mtridata_datadb_ports<2><31:8>> (without init value) have a constant value of 0 in block <dlx_toplevel>.

Synthesizing (advanced) Unit <dlx_toplevel>.
The following registers are absorbed into accumulator <soundData>: 1 register on signal <soundData>.
Unit <dlx_toplevel> synthesized (advanced).
WARNING:Xst:2677 - Node <digitalData_0> of sequential type is unconnected in block <DigitalAnalogConverter>.
WARNING:Xst:2677 - Node <digitalData_1> of sequential type is unconnected in block <DigitalAnalogConverter>.
WARNING:Xst:2677 - Node <digitalData_2> of sequential type is unconnected in block <DigitalAnalogConverter>.
WARNING:Xst:2677 - Node <digitalData_3> of sequential type is unconnected in block <DigitalAnalogConverter>.
WARNING:Xst:2677 - Node <digitalData_4> of sequential type is unconnected in block <DigitalAnalogConverter>.
WARNING:Xst:2677 - Node <digitalData_5> of sequential type is unconnected in block <DigitalAnalogConverter>.
WARNING:Xst:2677 - Node <digitalData_6> of sequential type is unconnected in block <DigitalAnalogConverter>.
WARNING:Xst:2677 - Node <digitalData_7> of sequential type is unconnected in block <DigitalAnalogConverter>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 9
# Adders/Subtractors                                   : 15
 16-bit adder                                          : 1
 29-bit adder                                          : 1
 32-bit adder                                          : 8
 32-bit subtractor                                     : 3
 8-bit adder                                           : 2
# Counters                                             : 6
 32-bit up counter                                     : 4
 8-bit up counter                                      : 2
# Accumulators                                         : 1
 16-bit up loadable accumulator                        : 1
# Registers                                            : 3330
 Flip-Flops                                            : 3330
# Comparators                                          : 26
 32-bit comparator greatequal                          : 2
 32-bit comparator greater                             : 3
 32-bit comparator less                                : 4
 33-bit comparator greatequal                          : 7
 33-bit comparator lessequal                           : 7
 4-bit comparator not equal                            : 1
 8-bit comparator equal                                : 2
# Multiplexers                                         : 5
 1-bit 8-to-1 multiplexer                              : 1
 32-bit 14-to-1 multiplexer                            : 1
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
# Xors                                                 : 772
 1-bit xor2                                            : 771
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <increment_0> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <increment_1> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <increment_2> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance DCM_toplevel in unit i2c_toplevel of type DCM has been replaced by DCM_ADV
WARNING:Xst:2042 - Unit dlx_toplevel: 8 internal tristates are replaced by logic (pull-up yes): data_out<0>, data_out<1>, data_out<2>, data_out<3>, data_out<4>, data_out<5>, data_out<6>, data_out<7>.
WARNING:Xst:2040 - Unit dlx_toplevel: 104 multi-source signals are replaced by logic (pull-up yes): datadb_mem<0>, datadb_mem<10>, datadb_mem<11>, datadb_mem<12>, datadb_mem<13>, datadb_mem<14>, datadb_mem<15>, datadb_mem<16>, datadb_mem<17>, datadb_mem<18>, datadb_mem<19>, datadb_mem<1>, datadb_mem<20>, datadb_mem<21>, datadb_mem<22>, datadb_mem<23>, datadb_mem<24>, datadb_mem<25>, datadb_mem<26>, datadb_mem<27>, datadb_mem<28>, datadb_mem<29>, datadb_mem<2>, datadb_mem<30>, datadb_mem<31>, datadb_mem<3>, datadb_mem<4>, datadb_mem<5>, datadb_mem<6>, datadb_mem<7>, datadb_mem<8>, datadb_mem<9>, datadb_ports<2><0>, datadb_ports<2><10>, datadb_ports<2><11>, datadb_ports<2><12>, datadb_ports<2><13>, datadb_ports<2><14>, datadb_ports<2><15>, datadb_ports<2><16>, datadb_ports<2><17>, datadb_ports<2><18>, datadb_ports<2><19>, datadb_ports<2><1>, datadb_ports<2><20>, datadb_ports<2><21>, datadb_ports<2><22>, datadb_ports<2><23>, datadb_ports<2><24>, datadb_ports<2><25>, datadb_ports<2><26>, datadb_ports<2><27>, datadb_ports<2><28>, datadb_ports<2><29>, datadb_ports<2><2>, datadb_ports<2><30>, datadb_ports<2><31>, datadb_ports<2><3>, datadb_ports<2><4>, datadb_ports<2><5>, datadb_ports<2><6>, datadb_ports<2><7>, datadb_ports<2><8>, datadb_ports<2><9>, datadb_ports<3><0>, datadb_ports<3><10>, datadb_ports<3><11>, datadb_ports<3><12>, datadb_ports<3><13>, datadb_ports<3><14>, datadb_ports<3><15>, datadb_ports<3><16>, datadb_ports<3><17>, datadb_ports<3><18>, datadb_ports<3><19>, datadb_ports<3><1>, datadb_ports<3><20>, datadb_ports<3><21>, datadb_ports<3><22>, datadb_ports<3><23>, datadb_ports<3><24>, datadb_ports<3><25>, datadb_ports<3><26>, datadb_ports<3><27>, datadb_ports<3><28>, datadb_ports<3><29>, datadb_ports<3><2>, datadb_ports<3><30>, datadb_ports<3><31>, datadb_ports<3><3>, datadb_ports<3><4>, datadb_ports<3><5>, datadb_ports<3><6>, datadb_ports<3><7>, datadb_ports<3><8>, datadb_ports<3><9>, datadb_ports<4><0>, datadb_ports<4><1>, datadb_ports<4><2>, datadb_ports<4><3>, datadb_ports<4><4>, datadb_ports<4><5>, datadb_ports<4><6>, datadb_ports<4><7>.
WARNING:Xst:2042 - Unit MemoryMapper: 64 internal tristates are replaced by logic (pull-up yes): DataDB_master<0>, DataDB_master<10>, DataDB_master<11>, DataDB_master<12>, DataDB_master<13>, DataDB_master<14>, DataDB_master<15>, DataDB_master<16>, DataDB_master<17>, DataDB_master<18>, DataDB_master<19>, DataDB_master<1>, DataDB_master<20>, DataDB_master<21>, DataDB_master<22>, DataDB_master<23>, DataDB_master<24>, DataDB_master<25>, DataDB_master<26>, DataDB_master<27>, DataDB_master<28>, DataDB_master<29>, DataDB_master<2>, DataDB_master<30>, DataDB_master<31>, DataDB_master<3>, DataDB_master<4>, DataDB_master<5>, DataDB_master<6>, DataDB_master<7>, DataDB_master<8>, DataDB_master<9>, DataDB_memAndPorts_write<0>, DataDB_memAndPorts_write<10>, DataDB_memAndPorts_write<11>, DataDB_memAndPorts_write<12>, DataDB_memAndPorts_write<13>, DataDB_memAndPorts_write<14>, DataDB_memAndPorts_write<15>, DataDB_memAndPorts_write<16>, DataDB_memAndPorts_write<17>, DataDB_memAndPorts_write<18>, DataDB_memAndPorts_write<19>, DataDB_memAndPorts_write<1>, DataDB_memAndPorts_write<20>, DataDB_memAndPorts_write<21>, DataDB_memAndPorts_write<22>, DataDB_memAndPorts_write<23>, DataDB_memAndPorts_write<24>, DataDB_memAndPorts_write<25>, DataDB_memAndPorts_write<26>, DataDB_memAndPorts_write<27>, DataDB_memAndPorts_write<28>, DataDB_memAndPorts_write<29>, DataDB_memAndPorts_write<2>, DataDB_memAndPorts_write<30>, DataDB_memAndPorts_write<31>, DataDB_memAndPorts_write<3>, DataDB_memAndPorts_write<4>, DataDB_memAndPorts_write<5>, DataDB_memAndPorts_write<6>, DataDB_memAndPorts_write<7>, DataDB_memAndPorts_write<8>, DataDB_memAndPorts_write<9>.
WARNING:Xst:2042 - Unit fhm_registerfile_w32: 1024 internal tristates are replaced by logic (pull-up yes): data_in_tmp0<0>, data_in_tmp0<10>, data_in_tmp0<11>, data_in_tmp0<12>, data_in_tmp0<13>, data_in_tmp0<14>, data_in_tmp0<15>, data_in_tmp0<16>, data_in_tmp0<17>, data_in_tmp0<18>, data_in_tmp0<19>, data_in_tmp0<1>, data_in_tmp0<20>, data_in_tmp0<21>, data_in_tmp0<22>, data_in_tmp0<23>, data_in_tmp0<24>, data_in_tmp0<25>, data_in_tmp0<26>, data_in_tmp0<27>, data_in_tmp0<28>, data_in_tmp0<29>, data_in_tmp0<2>, data_in_tmp0<30>, data_in_tmp0<31>, data_in_tmp0<3>, data_in_tmp0<4>, data_in_tmp0<5>, data_in_tmp0<6>, data_in_tmp0<7>, data_in_tmp0<8>, data_in_tmp0<9>, data_in_tmp10<0>, data_in_tmp10<10>, data_in_tmp10<11>, data_in_tmp10<12>, data_in_tmp10<13>, data_in_tmp10<14>, data_in_tmp10<15>, data_in_tmp10<16>, data_in_tmp10<17>, data_in_tmp10<18>, data_in_tmp10<19>, data_in_tmp10<1>, data_in_tmp10<20>, data_in_tmp10<21>, data_in_tmp10<22>, data_in_tmp10<23>, data_in_tmp10<24>, data_in_tmp10<25>, data_in_tmp10<26>, data_in_tmp10<27>, data_in_tmp10<28>, data_in_tmp10<29>, data_in_tmp10<2>, data_in_tmp10<30>, data_in_tmp10<31>, data_in_tmp10<3>, data_in_tmp10<4>, data_in_tmp10<5>, data_in_tmp10<6>, data_in_tmp10<7>, data_in_tmp10<8>, data_in_tmp10<9>, data_in_tmp11<0>, data_in_tmp11<10>, data_in_tmp11<11>, data_in_tmp11<12>, data_in_tmp11<13>, data_in_tmp11<14>, data_in_tmp11<15>, data_in_tmp11<16>, data_in_tmp11<17>, data_in_tmp11<18>, data_in_tmp11<19>, data_in_tmp11<1>, data_in_tmp11<20>, data_in_tmp11<21>, data_in_tmp11<22>, data_in_tmp11<23>, data_in_tmp11<24>, data_in_tmp11<25>, data_in_tmp11<26>, data_in_tmp11<27>, data_in_tmp11<28>, data_in_tmp11<29>, data_in_tmp11<2>, data_in_tmp11<30>, data_in_tmp11<31>, data_in_tmp11<3>, data_in_tmp11<4>, data_in_tmp11<5>, data_in_tmp11<6>, data_in_tmp11<7>, data_in_tmp11<8>, data_in_tmp11<9>, data_in_tmp12<0>, data_in_tmp12<10>, data_in_tmp12<11>, data_in_tmp12<12>, data_in_tmp12<13>, data_in_tmp12<14>, data_in_tmp12<15>, data_in_tmp12<16>, data_in_tmp12<17>, data_in_tmp12<18>, data_in_tmp12<19>, data_in_tmp12<1>, data_in_tmp12<20>, data_in_tmp12<21>, data_in_tmp12<22>, data_in_tmp12<23>, data_in_tmp12<24>, data_in_tmp12<25>, data_in_tmp12<26>, data_in_tmp12<27>, data_in_tmp12<28>, data_in_tmp12<29>, data_in_tmp12<2>, data_in_tmp12<30>, data_in_tmp12<31>, data_in_tmp12<3>, data_in_tmp12<4>, data_in_tmp12<5>, data_in_tmp12<6>, data_in_tmp12<7>, data_in_tmp12<8>, data_in_tmp12<9>, data_in_tmp13<0>, data_in_tmp13<10>, data_in_tmp13<11>, data_in_tmp13<12>, data_in_tmp13<13>, data_in_tmp13<14>, data_in_tmp13<15>, data_in_tmp13<16>, data_in_tmp13<17>, data_in_tmp13<18>, data_in_tmp13<19>, data_in_tmp13<1>, data_in_tmp13<20>, data_in_tmp13<21>, data_in_tmp13<22>, data_in_tmp13<23>, data_in_tmp13<24>, data_in_tmp13<25>, data_in_tmp13<26>, data_in_tmp13<27>, data_in_tmp13<28>, data_in_tmp13<29>, data_in_tmp13<2>, data_in_tmp13<30>, data_in_tmp13<31>, data_in_tmp13<3>, data_in_tmp13<4>, data_in_tmp13<5>, data_in_tmp13<6>, data_in_tmp13<7>, data_in_tmp13<8>, data_in_tmp13<9>, data_in_tmp14<0>, data_in_tmp14<10>, data_in_tmp14<11>, data_in_tmp14<12>, data_in_tmp14<13>, data_in_tmp14<14>, data_in_tmp14<15>, data_in_tmp14<16>, data_in_tmp14<17>, data_in_tmp14<18>, data_in_tmp14<19>, data_in_tmp14<1>, data_in_tmp14<20>, data_in_tmp14<21>, data_in_tmp14<22>, data_in_tmp14<23>, data_in_tmp14<24>, data_in_tmp14<25>, data_in_tmp14<26>, data_in_tmp14<27>, data_in_tmp14<28>, data_in_tmp14<29>, data_in_tmp14<2>, data_in_tmp14<30>, data_in_tmp14<31>, data_in_tmp14<3>, data_in_tmp14<4>, data_in_tmp14<5>, data_in_tmp14<6>, data_in_tmp14<7>, data_in_tmp14<8>, data_in_tmp14<9>, data_in_tmp15<0>, data_in_tmp15<10>, data_in_tmp15<11>, data_in_tmp15<12>, data_in_tmp15<13>, data_in_tmp15<14>, data_in_tmp15<15>, data_in_tmp15<16>, data_in_tmp15<17>, data_in_tmp15<18>, data_in_tmp15<19>, data_in_tmp15<1>, data_in_tmp15<20>, data_in_tmp15<21>, data_in_tmp15<22>, data_in_tmp15<23>, data_in_tmp15<24>, data_in_tmp15<25>, data_in_tmp15<26>, data_in_tmp15<27>, data_in_tmp15<28>, data_in_tmp15<29>, data_in_tmp15<2>, data_in_tmp15<30>, data_in_tmp15<31>, data_in_tmp15<3>, data_in_tmp15<4>, data_in_tmp15<5>, data_in_tmp15<6>, data_in_tmp15<7>, data_in_tmp15<8>, data_in_tmp15<9>, data_in_tmp16<0>, data_in_tmp16<10>, data_in_tmp16<11>, data_in_tmp16<12>, data_in_tmp16<13>, data_in_tmp16<14>, data_in_tmp16<15>, data_in_tmp16<16>, data_in_tmp16<17>, data_in_tmp16<18>, data_in_tmp16<19>, data_in_tmp16<1>, data_in_tmp16<20>, data_in_tmp16<21>, data_in_tmp16<22>, data_in_tmp16<23>, data_in_tmp16<24>, data_in_tmp16<25>, data_in_tmp16<26>, data_in_tmp16<27>, data_in_tmp16<28>, data_in_tmp16<29>, data_in_tmp16<2>, data_in_tmp16<30>, data_in_tmp16<31>, data_in_tmp16<3>, data_in_tmp16<4>, data_in_tmp16<5>, data_in_tmp16<6>, data_in_tmp16<7>, data_in_tmp16<8>, data_in_tmp16<9>, data_in_tmp17<0>, data_in_tmp17<10>, data_in_tmp17<11>, data_in_tmp17<12>, data_in_tmp17<13>, data_in_tmp17<14>, data_in_tmp17<15>, data_in_tmp17<16>, data_in_tmp17<17>, data_in_tmp17<18>, data_in_tmp17<19>, data_in_tmp17<1>, data_in_tmp17<20>, data_in_tmp17<21>, data_in_tmp17<22>, data_in_tmp17<23>, data_in_tmp17<24>, data_in_tmp17<25>, data_in_tmp17<26>, data_in_tmp17<27>, data_in_tmp17<28>, data_in_tmp17<29>, data_in_tmp17<2>, data_in_tmp17<30>, data_in_tmp17<31>, data_in_tmp17<3>, data_in_tmp17<4>, data_in_tmp17<5>, data_in_tmp17<6>, data_in_tmp17<7>, data_in_tmp17<8>, data_in_tmp17<9>, data_in_tmp18<0>, data_in_tmp18<10>, data_in_tmp18<11>, data_in_tmp18<12>, data_in_tmp18<13>, data_in_tmp18<14>, data_in_tmp18<15>, data_in_tmp18<16>, data_in_tmp18<17>, data_in_tmp18<18>, data_in_tmp18<19>, data_in_tmp18<1>, data_in_tmp18<20>, data_in_tmp18<21>, data_in_tmp18<22>, data_in_tmp18<23>, data_in_tmp18<24>, data_in_tmp18<25>, data_in_tmp18<26>, data_in_tmp18<27>, data_in_tmp18<28>, data_in_tmp18<29>, data_in_tmp18<2>, data_in_tmp18<30>, data_in_tmp18<31>, data_in_tmp18<3>, data_in_tmp18<4>, data_in_tmp18<5>, data_in_tmp18<6>, data_in_tmp18<7>, data_in_tmp18<8>, data_in_tmp18<9>, data_in_tmp19<0>, data_in_tmp19<10>, data_in_tmp19<11>, data_in_tmp19<12>, data_in_tmp19<13>, data_in_tmp19<14>, data_in_tmp19<15>, data_in_tmp19<16>, data_in_tmp19<17>, data_in_tmp19<18>, data_in_tmp19<19>, data_in_tmp19<1>, data_in_tmp19<20>, data_in_tmp19<21>, data_in_tmp19<22>, data_in_tmp19<23>, data_in_tmp19<24>, data_in_tmp19<25>, data_in_tmp19<26>, data_in_tmp19<27>, data_in_tmp19<28>, data_in_tmp19<29>, data_in_tmp19<2>, data_in_tmp19<30>, data_in_tmp19<31>, data_in_tmp19<3>, data_in_tmp19<4>, data_in_tmp19<5>, data_in_tmp19<6>, data_in_tmp19<7>, data_in_tmp19<8>, data_in_tmp19<9>, data_in_tmp1<0>, data_in_tmp1<10>, data_in_tmp1<11>, data_in_tmp1<12>, data_in_tmp1<13>, data_in_tmp1<14>, data_in_tmp1<15>, data_in_tmp1<16>, data_in_tmp1<17>, data_in_tmp1<18>, data_in_tmp1<19>, data_in_tmp1<1>, data_in_tmp1<20>, data_in_tmp1<21>, data_in_tmp1<22>, data_in_tmp1<23>, data_in_tmp1<24>, data_in_tmp1<25>, data_in_tmp1<26>, data_in_tmp1<27>, data_in_tmp1<28>, data_in_tmp1<29>, data_in_tmp1<2>, data_in_tmp1<30>, data_in_tmp1<31>, data_in_tmp1<3>, data_in_tmp1<4>, data_in_tmp1<5>, data_in_tmp1<6>, data_in_tmp1<7>, data_in_tmp1<8>, data_in_tmp1<9>, data_in_tmp20<0>, data_in_tmp20<10>, data_in_tmp20<11>, data_in_tmp20<12>, data_in_tmp20<13>, data_in_tmp20<14>, data_in_tmp20<15>, data_in_tmp20<16>, data_in_tmp20<17>, data_in_tmp20<18>, data_in_tmp20<19>, data_in_tmp20<1>, data_in_tmp20<20>, data_in_tmp20<21>, data_in_tmp20<22>, data_in_tmp20<23>, data_in_tmp20<24>, data_in_tmp20<25>, data_in_tmp20<26>, data_in_tmp20<27>, data_in_tmp20<28>, data_in_tmp20<29>, data_in_tmp20<2>, data_in_tmp20<30>, data_in_tmp20<31>, data_in_tmp20<3>, data_in_tmp20<4>, data_in_tmp20<5>, data_in_tmp20<6>, data_in_tmp20<7>, data_in_tmp20<8>, data_in_tmp20<9>, data_in_tmp21<0>, data_in_tmp21<10>, data_in_tmp21<11>, data_in_tmp21<12>, data_in_tmp21<13>, data_in_tmp21<14>, data_in_tmp21<15>, data_in_tmp21<16>, data_in_tmp21<17>, data_in_tmp21<18>, data_in_tmp21<19>, data_in_tmp21<1>, data_in_tmp21<20>, data_in_tmp21<21>, data_in_tmp21<22>, data_in_tmp21<23>, data_in_tmp21<24>, data_in_tmp21<25>, data_in_tmp21<26>, data_in_tmp21<27>, data_in_tmp21<28>, data_in_tmp21<29>, data_in_tmp21<2>, data_in_tmp21<30>, data_in_tmp21<31>, data_in_tmp21<3>, data_in_tmp21<4>, data_in_tmp21<5>, data_in_tmp21<6>, data_in_tmp21<7>, data_in_tmp21<8>, data_in_tmp21<9>, data_in_tmp22<0>, data_in_tmp22<10>, data_in_tmp22<11>, data_in_tmp22<12>, data_in_tmp22<13>, data_in_tmp22<14>, data_in_tmp22<15>, data_in_tmp22<16>, data_in_tmp22<17>, data_in_tmp22<18>, data_in_tmp22<19>, data_in_tmp22<1>, data_in_tmp22<20>, data_in_tmp22<21>, data_in_tmp22<22>, data_in_tmp22<23>, data_in_tmp22<24>, data_in_tmp22<25>, data_in_tmp22<26>, data_in_tmp22<27>, data_in_tmp22<28>, data_in_tmp22<29>, data_in_tmp22<2>, data_in_tmp22<30>, data_in_tmp22<31>, data_in_tmp22<3>, data_in_tmp22<4>, data_in_tmp22<5>, data_in_tmp22<6>, data_in_tmp22<7>, data_in_tmp22<8>, data_in_tmp22<9>, data_in_tmp23<0>, data_in_tmp23<10>, data_in_tmp23<11>, data_in_tmp23<12>, data_in_tmp23<13>, data_in_tmp23<14>, data_in_tmp23<15>, data_in_tmp23<16>, data_in_tmp23<17>, data_in_tmp23<18>, data_in_tmp23<19>, data_in_tmp23<1>, data_in_tmp23<20>, data_in_tmp23<21>, data_in_tmp23<22>, data_in_tmp23<23>, data_in_tmp23<24>, data_in_tmp23<25>, data_in_tmp23<26>, data_in_tmp23<27>, data_in_tmp23<28>, data_in_tmp23<29>, data_in_tmp23<2>, data_in_tmp23<30>, data_in_tmp23<31>, data_in_tmp23<3>, data_in_tmp23<4>, data_in_tmp23<5>, data_in_tmp23<6>, data_in_tmp23<7>, data_in_tmp23<8>, data_in_tmp23<9>, data_in_tmp24<0>, data_in_tmp24<10>, data_in_tmp24<11>, data_in_tmp24<12>, data_in_tmp24<13>, data_in_tmp24<14>, data_in_tmp24<15>, data_in_tmp24<16>, data_in_tmp24<17>, data_in_tmp24<18>, data_in_tmp24<19>, data_in_tmp24<1>, data_in_tmp24<20>, data_in_tmp24<21>, data_in_tmp24<22>, data_in_tmp24<23>, data_in_tmp24<24>, data_in_tmp24<25>, data_in_tmp24<26>, data_in_tmp24<27>, data_in_tmp24<28>, data_in_tmp24<29>, data_in_tmp24<2>, data_in_tmp24<30>, data_in_tmp24<31>, data_in_tmp24<3>, data_in_tmp24<4>, data_in_tmp24<5>, data_in_tmp24<6>, data_in_tmp24<7>, data_in_tmp24<8>, data_in_tmp24<9>, data_in_tmp25<0>, data_in_tmp25<10>, data_in_tmp25<11>, data_in_tmp25<12>, data_in_tmp25<13>, data_in_tmp25<14>, data_in_tmp25<15>, data_in_tmp25<16>, data_in_tmp25<17>, data_in_tmp25<18>, data_in_tmp25<19>, data_in_tmp25<1>, data_in_tmp25<20>, data_in_tmp25<21>, data_in_tmp25<22>, data_in_tmp25<23>, data_in_tmp25<24>, data_in_tmp25<25>, data_in_tmp25<26>, data_in_tmp25<27>, data_in_tmp25<28>, data_in_tmp25<29>, data_in_tmp25<2>, data_in_tmp25<30>, data_in_tmp25<31>, data_in_tmp25<3>, data_in_tmp25<4>, data_in_tmp25<5>, data_in_tmp25<6>, data_in_tmp25<7>, data_in_tmp25<8>, data_in_tmp25<9>, data_in_tmp26<0>, data_in_tmp26<10>, data_in_tmp26<11>, data_in_tmp26<12>, data_in_tmp26<13>, data_in_tmp26<14>, data_in_tmp26<15>, data_in_tmp26<16>, data_in_tmp26<17>, data_in_tmp26<18>, data_in_tmp26<19>, data_in_tmp26<1>, data_in_tmp26<20>, data_in_tmp26<21>, data_in_tmp26<22>, data_in_tmp26<23>, data_in_tmp26<24>, data_in_tmp26<25>, data_in_tmp26<26>, data_in_tmp26<27>, data_in_tmp26<28>, data_in_tmp26<29>, data_in_tmp26<2>, data_in_tmp26<30>, data_in_tmp26<31>, data_in_tmp26<3>, data_in_tmp26<4>, data_in_tmp26<5>, data_in_tmp26<6>, data_in_tmp26<7>, data_in_tmp26<8>, data_in_tmp26<9>, data_in_tmp27<0>, data_in_tmp27<10>, data_in_tmp27<11>, data_in_tmp27<12>, data_in_tmp27<13>, data_in_tmp27<14>, data_in_tmp27<15>, data_in_tmp27<16>, data_in_tmp27<17>, data_in_tmp27<18>, data_in_tmp27<19>, data_in_tmp27<1>, data_in_tmp27<20>, data_in_tmp27<21>, data_in_tmp27<22>, data_in_tmp27<23>, data_in_tmp27<24>, data_in_tmp27<25>, data_in_tmp27<26>, data_in_tmp27<27>, data_in_tmp27<28>, data_in_tmp27<29>, data_in_tmp27<2>, data_in_tmp27<30>, data_in_tmp27<31>, data_in_tmp27<3>, data_in_tmp27<4>, data_in_tmp27<5>, data_in_tmp27<6>, data_in_tmp27<7>, data_in_tmp27<8>, data_in_tmp27<9>, data_in_tmp28<0>, data_in_tmp28<10>, data_in_tmp28<11>, data_in_tmp28<12>, data_in_tmp28<13>, data_in_tmp28<14>, data_in_tmp28<15>, data_in_tmp28<16>, data_in_tmp28<17>, data_in_tmp28<18>, data_in_tmp28<19>, data_in_tmp28<1>, data_in_tmp28<20>, data_in_tmp28<21>, data_in_tmp28<22>, data_in_tmp28<23>, data_in_tmp28<24>, data_in_tmp28<25>, data_in_tmp28<26>, data_in_tmp28<27>, data_in_tmp28<28>, data_in_tmp28<29>, data_in_tmp28<2>, data_in_tmp28<30>, data_in_tmp28<31>, data_in_tmp28<3>, data_in_tmp28<4>, data_in_tmp28<5>, data_in_tmp28<6>, data_in_tmp28<7>, data_in_tmp28<8>, data_in_tmp28<9>, data_in_tmp29<0>, data_in_tmp29<10>, data_in_tmp29<11>, data_in_tmp29<12>, data_in_tmp29<13>, data_in_tmp29<14>, data_in_tmp29<15>, data_in_tmp29<16>, data_in_tmp29<17>, data_in_tmp29<18>, data_in_tmp29<19>, data_in_tmp29<1>, data_in_tmp29<20>, data_in_tmp29<21>, data_in_tmp29<22>, data_in_tmp29<23>, data_in_tmp29<24>, data_in_tmp29<25>, data_in_tmp29<26>, data_in_tmp29<27>, data_in_tmp29<28>, data_in_tmp29<29>, data_in_tmp29<2>, data_in_tmp29<30>, data_in_tmp29<31>, data_in_tmp29<3>, data_in_tmp29<4>, data_in_tmp29<5>, data_in_tmp29<6>, data_in_tmp29<7>, data_in_tmp29<8>, data_in_tmp29<9>, data_in_tmp2<0>, data_in_tmp2<10>, data_in_tmp2<11>, data_in_tmp2<12>, data_in_tmp2<13>, data_in_tmp2<14>, data_in_tmp2<15>, data_in_tmp2<16>, data_in_tmp2<17>, data_in_tmp2<18>, data_in_tmp2<19>, data_in_tmp2<1>, data_in_tmp2<20>, data_in_tmp2<21>, data_in_tmp2<22>, data_in_tmp2<23>, data_in_tmp2<24>, data_in_tmp2<25>, data_in_tmp2<26>, data_in_tmp2<27>, data_in_tmp2<28>, data_in_tmp2<29>, data_in_tmp2<2>, data_in_tmp2<30>, data_in_tmp2<31>, data_in_tmp2<3>, data_in_tmp2<4>, data_in_tmp2<5>, data_in_tmp2<6>, data_in_tmp2<7>, data_in_tmp2<8>, data_in_tmp2<9>, data_in_tmp30<0>, data_in_tmp30<10>, data_in_tmp30<11>, data_in_tmp30<12>, data_in_tmp30<13>, data_in_tmp30<14>, data_in_tmp30<15>, data_in_tmp30<16>, data_in_tmp30<17>, data_in_tmp30<18>, data_in_tmp30<19>, data_in_tmp30<1>, data_in_tmp30<20>, data_in_tmp30<21>, data_in_tmp30<22>, data_in_tmp30<23>, data_in_tmp30<24>, data_in_tmp30<25>, data_in_tmp30<26>, data_in_tmp30<27>, data_in_tmp30<28>, data_in_tmp30<29>, data_in_tmp30<2>, data_in_tmp30<30>, data_in_tmp30<31>, data_in_tmp30<3>, data_in_tmp30<4>, data_in_tmp30<5>, data_in_tmp30<6>, data_in_tmp30<7>, data_in_tmp30<8>, data_in_tmp30<9>, data_in_tmp31<0>, data_in_tmp31<10>, data_in_tmp31<11>, data_in_tmp31<12>, data_in_tmp31<13>, data_in_tmp31<14>, data_in_tmp31<15>, data_in_tmp31<16>, data_in_tmp31<17>, data_in_tmp31<18>, data_in_tmp31<19>, data_in_tmp31<1>, data_in_tmp31<20>, data_in_tmp31<21>, data_in_tmp31<22>, data_in_tmp31<23>, data_in_tmp31<24>, data_in_tmp31<25>, data_in_tmp31<26>, data_in_tmp31<27>, data_in_tmp31<28>, data_in_tmp31<29>, data_in_tmp31<2>, data_in_tmp31<30>, data_in_tmp31<31>, data_in_tmp31<3>, data_in_tmp31<4>, data_in_tmp31<5>, data_in_tmp31<6>, data_in_tmp31<7>, data_in_tmp31<8>, data_in_tmp31<9>, data_in_tmp3<0>, data_in_tmp3<10>, data_in_tmp3<11>, data_in_tmp3<12>, data_in_tmp3<13>, data_in_tmp3<14>, data_in_tmp3<15>, data_in_tmp3<16>, data_in_tmp3<17>, data_in_tmp3<18>, data_in_tmp3<19>, data_in_tmp3<1>, data_in_tmp3<20>, data_in_tmp3<21>, data_in_tmp3<22>, data_in_tmp3<23>, data_in_tmp3<24>, data_in_tmp3<25>, data_in_tmp3<26>, data_in_tmp3<27>, data_in_tmp3<28>, data_in_tmp3<29>, data_in_tmp3<2>, data_in_tmp3<30>, data_in_tmp3<31>, data_in_tmp3<3>, data_in_tmp3<4>, data_in_tmp3<5>, data_in_tmp3<6>, data_in_tmp3<7>, data_in_tmp3<8>, data_in_tmp3<9>, data_in_tmp4<0>, data_in_tmp4<10>, data_in_tmp4<11>, data_in_tmp4<12>, data_in_tmp4<13>, data_in_tmp4<14>, data_in_tmp4<15>, data_in_tmp4<16>, data_in_tmp4<17>, data_in_tmp4<18>, data_in_tmp4<19>, data_in_tmp4<1>, data_in_tmp4<20>, data_in_tmp4<21>, data_in_tmp4<22>, data_in_tmp4<23>, data_in_tmp4<24>, data_in_tmp4<25>, data_in_tmp4<26>, data_in_tmp4<27>, data_in_tmp4<28>, data_in_tmp4<29>, data_in_tmp4<2>, data_in_tmp4<30>, data_in_tmp4<31>, data_in_tmp4<3>, data_in_tmp4<4>, data_in_tmp4<5>, data_in_tmp4<6>, data_in_tmp4<7>, data_in_tmp4<8>, data_in_tmp4<9>, data_in_tmp5<0>, data_in_tmp5<10>, data_in_tmp5<11>, data_in_tmp5<12>, data_in_tmp5<13>, data_in_tmp5<14>, data_in_tmp5<15>, data_in_tmp5<16>, data_in_tmp5<17>, data_in_tmp5<18>, data_in_tmp5<19>, data_in_tmp5<1>, data_in_tmp5<20>, data_in_tmp5<21>, data_in_tmp5<22>, data_in_tmp5<23>, data_in_tmp5<24>, data_in_tmp5<25>, data_in_tmp5<26>, data_in_tmp5<27>, data_in_tmp5<28>, data_in_tmp5<29>, data_in_tmp5<2>, data_in_tmp5<30>, data_in_tmp5<31>, data_in_tmp5<3>, data_in_tmp5<4>, data_in_tmp5<5>, data_in_tmp5<6>, data_in_tmp5<7>, data_in_tmp5<8>, data_in_tmp5<9>, data_in_tmp6<0>, data_in_tmp6<10>, data_in_tmp6<11>, data_in_tmp6<12>, data_in_tmp6<13>, data_in_tmp6<14>, data_in_tmp6<15>, data_in_tmp6<16>, data_in_tmp6<17>, data_in_tmp6<18>, data_in_tmp6<19>, data_in_tmp6<1>, data_in_tmp6<20>, data_in_tmp6<21>, data_in_tmp6<22>, data_in_tmp6<23>, data_in_tmp6<24>, data_in_tmp6<25>, data_in_tmp6<26>, data_in_tmp6<27>, data_in_tmp6<28>, data_in_tmp6<29>, data_in_tmp6<2>, data_in_tmp6<30>, data_in_tmp6<31>, data_in_tmp6<3>, data_in_tmp6<4>, data_in_tmp6<5>, data_in_tmp6<6>, data_in_tmp6<7>, data_in_tmp6<8>, data_in_tmp6<9>, data_in_tmp7<0>, data_in_tmp7<10>, data_in_tmp7<11>, data_in_tmp7<12>, data_in_tmp7<13>, data_in_tmp7<14>, data_in_tmp7<15>, data_in_tmp7<16>, data_in_tmp7<17>, data_in_tmp7<18>, data_in_tmp7<19>, data_in_tmp7<1>, data_in_tmp7<20>, data_in_tmp7<21>, data_in_tmp7<22>, data_in_tmp7<23>, data_in_tmp7<24>, data_in_tmp7<25>, data_in_tmp7<26>, data_in_tmp7<27>, data_in_tmp7<28>, data_in_tmp7<29>, data_in_tmp7<2>, data_in_tmp7<30>, data_in_tmp7<31>, data_in_tmp7<3>, data_in_tmp7<4>, data_in_tmp7<5>, data_in_tmp7<6>, data_in_tmp7<7>, data_in_tmp7<8>, data_in_tmp7<9>, data_in_tmp8<0>, data_in_tmp8<10>, data_in_tmp8<11>, data_in_tmp8<12>, data_in_tmp8<13>, data_in_tmp8<14>, data_in_tmp8<15>, data_in_tmp8<16>, data_in_tmp8<17>, data_in_tmp8<18>, data_in_tmp8<19>, data_in_tmp8<1>, data_in_tmp8<20>, data_in_tmp8<21>, data_in_tmp8<22>, data_in_tmp8<23>, data_in_tmp8<24>, data_in_tmp8<25>, data_in_tmp8<26>, data_in_tmp8<27>, data_in_tmp8<28>, data_in_tmp8<29>, data_in_tmp8<2>, data_in_tmp8<30>, data_in_tmp8<31>, data_in_tmp8<3>, data_in_tmp8<4>, data_in_tmp8<5>, data_in_tmp8<6>, data_in_tmp8<7>, data_in_tmp8<8>, data_in_tmp8<9>, data_in_tmp9<0>, data_in_tmp9<10>, data_in_tmp9<11>, data_in_tmp9<12>, data_in_tmp9<13>, data_in_tmp9<14>, data_in_tmp9<15>, data_in_tmp9<16>, data_in_tmp9<17>, data_in_tmp9<18>, data_in_tmp9<19>, data_in_tmp9<1>, data_in_tmp9<20>, data_in_tmp9<21>, data_in_tmp9<22>, data_in_tmp9<23>, data_in_tmp9<24>, data_in_tmp9<25>, data_in_tmp9<26>, data_in_tmp9<27>, data_in_tmp9<28>, data_in_tmp9<29>, data_in_tmp9<2>, data_in_tmp9<30>, data_in_tmp9<31>, data_in_tmp9<3>, data_in_tmp9<4>, data_in_tmp9<5>, data_in_tmp9<6>, data_in_tmp9<7>, data_in_tmp9<8>, data_in_tmp9<9>.
WARNING:Xst:2042 - Unit fhm_dmau_w32: 104 internal tristates are replaced by logic (pull-up yes): data_bus<0>, data_bus<10>, data_bus<11>, data_bus<12>, data_bus<13>, data_bus<14>, data_bus<15>, data_bus<16>, data_bus<17>, data_bus<18>, data_bus<19>, data_bus<1>, data_bus<20>, data_bus<21>, data_bus<22>, data_bus<23>, data_bus<24>, data_bus<25>, data_bus<26>, data_bus<27>, data_bus<28>, data_bus<29>, data_bus<2>, data_bus<30>, data_bus<31>, data_bus<3>, data_bus<4>, data_bus<5>, data_bus<6>, data_bus<7>, data_bus<8>, data_bus<9>, data_in_tmp2<0>, data_in_tmp2<10>, data_in_tmp2<11>, data_in_tmp2<12>, data_in_tmp2<13>, data_in_tmp2<14>, data_in_tmp2<15>, data_in_tmp2<16>, data_in_tmp2<17>, data_in_tmp2<18>, data_in_tmp2<19>, data_in_tmp2<1>, data_in_tmp2<20>, data_in_tmp2<21>, data_in_tmp2<22>, data_in_tmp2<23>, data_in_tmp2<2>, data_in_tmp2<3>, data_in_tmp2<4>, data_in_tmp2<5>, data_in_tmp2<6>, data_in_tmp2<7>, data_in_tmp2<8>, data_in_tmp2<9>, data_in_tmp3<10>, data_in_tmp3<11>, data_in_tmp3<12>, data_in_tmp3<13>, data_in_tmp3<14>, data_in_tmp3<15>, data_in_tmp3<16>, data_in_tmp3<17>, data_in_tmp3<18>, data_in_tmp3<19>, data_in_tmp3<20>, data_in_tmp3<21>, data_in_tmp3<22>, data_in_tmp3<23>, data_in_tmp3<24>, data_in_tmp3<25>, data_in_tmp3<26>, data_in_tmp3<27>, data_in_tmp3<28>, data_in_tmp3<29>, data_in_tmp3<30>, data_in_tmp3<31>, data_in_tmp3<8>, data_in_tmp3<9>, data_out_tmp1<0>, data_out_tmp1<10>, data_out_tmp1<11>, data_out_tmp1<12>, data_out_tmp1<13>, data_out_tmp1<14>, data_out_tmp1<15>, data_out_tmp1<16>, data_out_tmp1<17>, data_out_tmp1<18>, data_out_tmp1<19>, data_out_tmp1<1>, data_out_tmp1<20>, data_out_tmp1<21>, data_out_tmp1<22>, data_out_tmp1<23>, data_out_tmp1<2>, data_out_tmp1<3>, data_out_tmp1<4>, data_out_tmp1<5>, data_out_tmp1<6>, data_out_tmp1<7>, data_out_tmp1<8>, data_out_tmp1<9>.
WARNING:Xst:1906 - Unit MemoryMapper is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit CPU is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit fhm_dmau_w32 is merged (output ports from interface drive multi-sources)

Optimizing unit <dlx_toplevel> ...

Optimizing unit <fhm_imau_w32> ...

Optimizing unit <fhm_extender_w16> ...

Optimizing unit <fhm_shifter_w32> ...

Optimizing unit <fhm_extender_w28> ...

Optimizing unit <rtg_mux2to1_w32> ...

Optimizing unit <rtg_mux3to1_w5> ...

Optimizing unit <rtg_mux2to1_w5> ...

Optimizing unit <rtg_mux3to1_w32> ...

Optimizing unit <rtg_mux4to1_w32> ...

Optimizing unit <fhm_pcu_w32_add32_fa> ...

Optimizing unit <Debouncer> ...

Optimizing unit <clk_div> ...

Optimizing unit <fhm_register_w32> ...

Optimizing unit <rtg_mux14to1_w32> ...

Optimizing unit <rtg_register_w32> ...

Optimizing unit <rtg_register_w4> ...

Optimizing unit <rtg_register_w5> ...

Optimizing unit <fhm_pcu_w32_reg32> ...

Optimizing unit <fhm_dmau_w32_reg32> ...

Optimizing unit <fhm_registerfile_w32_reg32> ...

Optimizing unit <fhm_alu_w32_add4> ...

Optimizing unit <fhm_multiplier_w32_reg1> ...

Optimizing unit <fhm_multiplier_w32_cla4> ...

Optimizing unit <fhm_multiplier_w32_reg32> ...

Optimizing unit <fhm_multiplier_w32_reg64> ...

Optimizing unit <fhm_divider_w32_reg1> ...

Optimizing unit <fhm_divider_w32_add32_cla4> ...

Optimizing unit <fhm_divider_w32_reg32> ...

Optimizing unit <rtg_proc_fsm> ...

Optimizing unit <rtg_register_w1_00> ...

Optimizing unit <rtg_register_w1_01> ...

Optimizing unit <rtg_register_w34> ...

Optimizing unit <rtg_register_w12> ...

Optimizing unit <rtg_register_w7> ...

Optimizing unit <multiclock_latch> ...

Optimizing unit <i2c_arbiter> ...

Optimizing unit <DigitalAnalogConverter> ...

Optimizing unit <DCM_100> ...

Optimizing unit <interface_asipmeister_i2c> ...

Optimizing unit <kcuart_tx> ...

Optimizing unit <kcuart_rx> ...

Optimizing unit <fhm_pcu_w32_add32> ...

Optimizing unit <pca9564_interface> ...

Optimizing unit <AudioOut_TopLevel_1> ...

Optimizing unit <AudioOut_TopLevel_2> ...

Optimizing unit <fhm_registerfile_w32> ...

Optimizing unit <rtg_controller> ...

Optimizing unit <fhm_alu_w32_add16> ...

Optimizing unit <fhm_multiplier_w32_cla16> ...

Optimizing unit <fhm_divider_w32_add32_cla16> ...

Optimizing unit <fhm_divider_w32_lsftreg32> ...

Optimizing unit <fhm_pcu_w32> ...

Optimizing unit <i2c_toplevel> ...

Optimizing unit <fhm_alu_w32_add> ...

Optimizing unit <fhm_multiplier_w32_add32> ...

Optimizing unit <fhm_multiplier_w32_cla64> ...

Optimizing unit <fhm_divider_w32_add32> ...

Optimizing unit <fhm_alu_w32> ...

Optimizing unit <fhm_multiplier_w32_tconv32> ...

Optimizing unit <fhm_multiplier_w32_add64> ...

Optimizing unit <fhm_divider_w32_tconv32> ...

Optimizing unit <fhm_divider_w32_sdiv32> ...

Optimizing unit <fhm_divider_w32> ...

Optimizing unit <fhm_multiplier_w32_smul> ...

Optimizing unit <fhm_multiplier_w32_tconv64> ...

Optimizing unit <fhm_multiplier_w32> ...
WARNING:Xst:1710 - FF/Latch <DOUT_13> (without init value) has a constant value of 0 in block <CPU0/UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_14> (without init value) has a constant value of 0 in block <CPU0/UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_15> (without init value) has a constant value of 0 in block <CPU0/UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_0> (without init value) has a constant value of 0 in block <CPU0/UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_1> (without init value) has a constant value of 0 in block <CPU0/UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_2> (without init value) has a constant value of 0 in block <CPU0/UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_3> (without init value) has a constant value of 0 in block <CPU0/UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_4> (without init value) has a constant value of 0 in block <CPU0/UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_5> (without init value) has a constant value of 0 in block <CPU0/UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_6> (without init value) has a constant value of 0 in block <CPU0/UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_7> (without init value) has a constant value of 0 in block <CPU0/UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_8> (without init value) has a constant value of 0 in block <CPU0/UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_9> (without init value) has a constant value of 0 in block <CPU0/UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_10> (without init value) has a constant value of 0 in block <CPU0/UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_11> (without init value) has a constant value of 0 in block <CPU0/UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_12> (without init value) has a constant value of 0 in block <CPU0/UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_13> (without init value) has a constant value of 0 in block <CPU0/UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_14> (without init value) has a constant value of 0 in block <CPU0/UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_15> (without init value) has a constant value of 0 in block <CPU0/UA_PREG29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT> (without init value) has a constant value of 0 in block <UA_INTRPIPE_REQ_WB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT> (without init value) has a constant value of 0 in block <UA_INTRPIPE_REQ_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT> (without init value) has a constant value of 0 in block <UA_INTRPIPE_REQ_EXE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT> (without init value) has a constant value of 0 in block <UA_INTRPIPE_REQ_ID>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_0> (without init value) has a constant value of 0 in block <UA_INTRPIPE_CODE_LAST>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_0> (without init value) has a constant value of 0 in block <UA_INTRPIPE_CODE_WB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_0> (without init value) has a constant value of 0 in block <UA_INTRPIPE_CODE_MEM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_0> (without init value) has a constant value of 0 in block <UA_INTRPIPE_CODE_EXE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_0> (without init value) has a constant value of 0 in block <UA_INTRPIPE_CODE_ID>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_31> (without init value) has a constant value of 0 in block <UA_CW_EXE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_0> (without init value) has a constant value of 0 in block <CPU0/UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_1> (without init value) has a constant value of 0 in block <CPU0/UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_2> (without init value) has a constant value of 0 in block <CPU0/UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_3> (without init value) has a constant value of 0 in block <CPU0/UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_4> (without init value) has a constant value of 0 in block <CPU0/UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_5> (without init value) has a constant value of 0 in block <CPU0/UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_6> (without init value) has a constant value of 0 in block <CPU0/UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_7> (without init value) has a constant value of 0 in block <CPU0/UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_8> (without init value) has a constant value of 0 in block <CPU0/UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_9> (without init value) has a constant value of 0 in block <CPU0/UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_10> (without init value) has a constant value of 0 in block <CPU0/UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_11> (without init value) has a constant value of 0 in block <CPU0/UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_12> (without init value) has a constant value of 0 in block <CPU0/UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_13> (without init value) has a constant value of 0 in block <CPU0/UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_14> (without init value) has a constant value of 0 in block <CPU0/UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_15> (without init value) has a constant value of 0 in block <CPU0/UA_PREG27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_0> (without init value) has a constant value of 0 in block <CPU0/UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_1> (without init value) has a constant value of 0 in block <CPU0/UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_2> (without init value) has a constant value of 0 in block <CPU0/UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_3> (without init value) has a constant value of 0 in block <CPU0/UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_4> (without init value) has a constant value of 0 in block <CPU0/UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_5> (without init value) has a constant value of 0 in block <CPU0/UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_6> (without init value) has a constant value of 0 in block <CPU0/UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_7> (without init value) has a constant value of 0 in block <CPU0/UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_8> (without init value) has a constant value of 0 in block <CPU0/UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_9> (without init value) has a constant value of 0 in block <CPU0/UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_10> (without init value) has a constant value of 0 in block <CPU0/UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_11> (without init value) has a constant value of 0 in block <CPU0/UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_12> (without init value) has a constant value of 0 in block <CPU0/UA_PREG28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <AudioR_Data_1_0> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_1> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_2> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_3> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_4> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_5> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_6> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_7> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_8> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_9> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_10> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_11> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_12> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_13> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_14> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_15> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <increment_3> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <increment_4> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <increment_5> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <increment_6> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <increment_7> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <increment_8> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <increment_9> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <increment_10> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <increment_11> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <increment_12> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <increment_13> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <increment_14> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <increment_15> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_0> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_1> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_2> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_3> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_4> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_5> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_6> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_7> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_8> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_9> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_10> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_11> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_12> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_13> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_14> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_15> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <DOUT_5> of sequential type is unconnected in block <CPU0/UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_6> of sequential type is unconnected in block <CPU0/UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_7> of sequential type is unconnected in block <CPU0/UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_8> of sequential type is unconnected in block <CPU0/UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_9> of sequential type is unconnected in block <CPU0/UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_10> of sequential type is unconnected in block <CPU0/UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_11> of sequential type is unconnected in block <CPU0/UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_12> of sequential type is unconnected in block <CPU0/UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_13> of sequential type is unconnected in block <CPU0/UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_14> of sequential type is unconnected in block <CPU0/UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_15> of sequential type is unconnected in block <CPU0/UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_16> of sequential type is unconnected in block <CPU0/UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_17> of sequential type is unconnected in block <CPU0/UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_18> of sequential type is unconnected in block <CPU0/UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_19> of sequential type is unconnected in block <CPU0/UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_20> of sequential type is unconnected in block <CPU0/UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_21> of sequential type is unconnected in block <CPU0/UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_22> of sequential type is unconnected in block <CPU0/UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_23> of sequential type is unconnected in block <CPU0/UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_24> of sequential type is unconnected in block <CPU0/UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_25> of sequential type is unconnected in block <CPU0/UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_26> of sequential type is unconnected in block <CPU0/UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_27> of sequential type is unconnected in block <CPU0/UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_28> of sequential type is unconnected in block <CPU0/UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_29> of sequential type is unconnected in block <CPU0/UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_30> of sequential type is unconnected in block <CPU0/UA_PREG24>.
WARNING:Xst:2677 - Node <DOUT_31> of sequential type is unconnected in block <CPU0/UA_PREG24>.
WARNING:Xst:2677 - Node <interface_state_0> of sequential type is unconnected in block <i2c_interface>.
WARNING:Xst:2677 - Node <interface_state_1> of sequential type is unconnected in block <i2c_interface>.
WARNING:Xst:2677 - Node <interface_state_2> of sequential type is unconnected in block <i2c_interface>.
WARNING:Xst:2677 - Node <interface_state_3> of sequential type is unconnected in block <i2c_interface>.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_SAVEDPC_LAST> is unconnected in block <CPU0/UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_SAVEDPC_WB> is unconnected in block <CPU0/UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_SAVEDPC_MEM> is unconnected in block <CPU0/UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_SAVEDPC_EXE> is unconnected in block <CPU0/UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_SAVEDPC_ID> is unconnected in block <CPU0/UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <debug_led_extern_state_4> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_3> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_27> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_28> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_5> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_29> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_6> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_7> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_8> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_9> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_10> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_11> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_12> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_20> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_13> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_14> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_15> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_16> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_21> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_22> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_17> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_0> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_23> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_18> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_24> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_19> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_1> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_30> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_25> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_26> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_2> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_31> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_intern_state_7> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_intern_state_6> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_intern_state_5> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_intern_state_4> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_intern_state_3> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_intern_state_2> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_intern_state_1> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_intern_state_0> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <data_out_32> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_33> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_34> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_35> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_36> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_37> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_38> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_39> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_40> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_41> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_42> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_43> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_44> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_45> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_46> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_47> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_48> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_49> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_50> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_51> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_52> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_53> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_54> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_55> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_56> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_57> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_58> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_59> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_60> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_61> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_62> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_63> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:1290 - Hierarchical block <u3> is unconnected in block <u64_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u2> is unconnected in block <u64_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u3> is unconnected in block <u64_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u2> is unconnected in block <u64_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_REQ_WB> is unconnected in block <CPU0/UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_REQ_MEM> is unconnected in block <CPU0/UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_REQ_EXE> is unconnected in block <CPU0/UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_REQ_ID> is unconnected in block <CPU0/UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_CODE_LAST> is unconnected in block <CPU0/UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_CODE_WB> is unconnected in block <CPU0/UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_CODE_MEM> is unconnected in block <CPU0/UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_CODE_EXE> is unconnected in block <CPU0/UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_CODE_ID> is unconnected in block <CPU0/UA_CTRL>.
   It will be removed from the design.

Mapping all equations...
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dlx_toplevel/datadb_mem<31>, dlx_toplevel/datadb_cpu<31>, dina<31>.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dina<30>, dlx_toplevel/datadb_cpu<30>, dlx_toplevel/datadb_mem<30>.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dlx_toplevel/datadb_cpu<29>, dlx_toplevel/datadb_mem<29>, dina<29>.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dlx_toplevel/datadb_cpu<28>, dlx_toplevel/datadb_mem<28>, dina<28>.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dlx_toplevel/datadb_mem<27>, dina<27>, dlx_toplevel/datadb_cpu<27>.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dlx_toplevel/datadb_cpu<26>, dlx_toplevel/datadb_mem<26>, dina<26>.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dlx_toplevel/datadb_cpu<25>, dlx_toplevel/datadb_mem<25>, dina<25>.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dlx_toplevel/datadb_mem<24>, dina<24>, dlx_toplevel/datadb_cpu<24>.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dlx_toplevel/N101, dlx_toplevel/datadb_cpu<23>, dlx_toplevel/datadb_mem<23>, dina<23>.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dlx_toplevel/datadb_cpu<22>, dlx_toplevel/datadb_mem<22>, dina<22>, dlx_toplevel/N103.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dlx_toplevel/datadb_cpu<21>, dlx_toplevel/datadb_mem<21>, dina<21>, dlx_toplevel/N105.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dlx_toplevel/N107, dlx_toplevel/datadb_cpu<20>, dlx_toplevel/datadb_mem<20>, dina<20>.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dina<19>, dlx_toplevel/datadb_cpu<19>, dlx_toplevel/datadb_mem<19>, dlx_toplevel/N109.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dlx_toplevel/datadb_cpu<18>, dlx_toplevel/datadb_mem<18>, dlx_toplevel/N111, dina<18>.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dlx_toplevel/N113, dina<17>, dlx_toplevel/datadb_cpu<17>, dlx_toplevel/datadb_mem<17>.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dina<16>, dlx_toplevel/N115, dlx_toplevel/datadb_mem<16>, dlx_toplevel/datadb_cpu<16>.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dlx_toplevel/datadb_mem<15>, dlx_toplevel/datadb_cpu<15>LogicTrst2, dlx_toplevel/datadb_cpu<15>, dina<15>.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dlx_toplevel/datadb_mem<14>, dlx_toplevel/datadb_cpu<14>, dina<14>, dlx_toplevel/datadb_cpu<14>LogicTrst2.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dlx_toplevel/datadb_cpu<13>, dina<13>, dlx_toplevel/datadb_cpu<13>LogicTrst2, dlx_toplevel/datadb_mem<13>.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dlx_toplevel/datadb_cpu<12>LogicTrst2, dlx_toplevel/datadb_mem<12>, dlx_toplevel/datadb_cpu<12>, dina<12>.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dlx_toplevel/datadb_mem<11>, dina<11>, dlx_toplevel/datadb_cpu<11>LogicTrst2, dlx_toplevel/datadb_cpu<11>.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dlx_toplevel/datadb_cpu<10>LogicTrst2, dlx_toplevel/datadb_cpu<10>, dina<10>, dlx_toplevel/datadb_mem<10>.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dina<9>, dlx_toplevel/datadb_mem<9>, dlx_toplevel/datadb_cpu<9>LogicTrst2, dlx_toplevel/datadb_cpu<9>.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dlx_toplevel/datadb_mem<8>, dlx_toplevel/datadb_cpu<8>, dlx_toplevel/datadb_cpu<8>LogicTrst2, dina<8>.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dlx_toplevel/datadb_cpu<7>LogicTrst2, dlx_toplevel/datadb_cpu<7>, dina<7>, dlx_toplevel/datadb_mem<7>.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dlx_toplevel/datadb_cpu<6>, dina<6>, dlx_toplevel/datadb_cpu<6>LogicTrst2, dlx_toplevel/datadb_mem<6>.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dlx_toplevel/datadb_mem<5>, dlx_toplevel/datadb_cpu<5>LogicTrst2, dlx_toplevel/datadb_cpu<5>, dina<5>.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dlx_toplevel/datadb_cpu<4>LogicTrst2, dina<4>, dlx_toplevel/datadb_cpu<4>, dlx_toplevel/datadb_mem<4>.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dina<3>, dlx_toplevel/datadb_cpu<3>, dlx_toplevel/datadb_cpu<3>LogicTrst2, dlx_toplevel/datadb_mem<3>.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dlx_toplevel/datadb_cpu<2>, dina<2>, dlx_toplevel/datadb_mem<2>, dlx_toplevel/datadb_cpu<2>LogicTrst2.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dina<1>, dlx_toplevel/datadb_cpu<1>LogicTrst2, dlx_toplevel/datadb_cpu<1>, dlx_toplevel/datadb_mem<1>.
WARNING:Xst:2170 - Unit BRAM_instance : the following signal(s) form a combinatorial loop: dina<0>, dlx_toplevel/datadb_cpu<0>LogicTrst2, dlx_toplevel/datadb_cpu<0>, dlx_toplevel/datadb_mem<0>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block dlx_toplevel, actual ratio is 6.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <input_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <input_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <input_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <input_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <AudioOutFIFO_Instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <AudioOutFIFO_Instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <AudioOutFIFO_Instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <AudioOutFIFO_Instance> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <AudioOutFIFO_Instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <AudioOutFIFO_Instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <AudioOutFIFO_Instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <AudioOutFIFO_Instance> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <input_fifo[1].input_fifo_asynch> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <input_fifo[1].input_fifo_asynch> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <input_fifo[1].input_fifo_asynch> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <input_fifo[1].input_fifo_asynch> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <output_fifo[1].output_fifo_asynch> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <output_fifo[1].output_fifo_asynch> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <output_fifo[1].output_fifo_asynch> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <output_fifo[1].output_fifo_asynch> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <input_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <input_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <input_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <input_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <AudioOutFIFO_Instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <AudioOutFIFO_Instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <AudioOutFIFO_Instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <AudioOutFIFO_Instance> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <AudioOutFIFO_Instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <AudioOutFIFO_Instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <AudioOutFIFO_Instance> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <AudioOutFIFO_Instance> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <input_fifo[1].input_fifo_asynch> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <input_fifo[1].input_fifo_asynch> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <input_fifo[1].input_fifo_asynch> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <input_fifo[1].input_fifo_asynch> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <output_fifo[1].output_fifo_asynch> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <output_fifo[1].output_fifo_asynch> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <output_fifo[1].output_fifo_asynch> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <output_fifo[1].output_fifo_asynch> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 

Final Macro Processing ...

Processing Unit <divu> :
	Found 33-bit shift register for signal <current_state_FSM_FFd1>.
Unit <divu> processed.

Processing Unit <mulu> :
	Found 33-bit shift register for signal <current_state_FSM_FFd1>.
Unit <mulu> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3152
 Flip-Flops                                            : 3152
# Shift Registers                                      : 2
 33-bit shift register                                 : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : dlx_toplevel.ngr
Top Level Output File Name         : dlx_toplevel
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes

Design Statistics
# IOs                              : 30

Cell Usage :
# BELS                             : 8131
#      GND                         : 25
#      INV                         : 376
#      LUT1                        : 489
#      LUT2                        : 1652
#      LUT3                        : 866
#      LUT4                        : 553
#      LUT5                        : 755
#      LUT6                        : 1652
#      MULT_AND                    : 3
#      MUXCY                       : 838
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 253
#      VCC                         : 22
#      XORCY                       : 644
# FlipFlops/Latches                : 3990
#      FD                          : 73
#      FDC                         : 738
#      FDCE                        : 2393
#      FDCPE                       : 4
#      FDE                         : 401
#      FDP                         : 67
#      FDPE                        : 28
#      FDR                         : 152
#      FDRE                        : 123
#      FDRS                        : 8
#      FDS                         : 3
# RAMS                             : 149
#      RAMB18                      : 5
#      RAMB36_EXP                  : 144
# Shift Registers                  : 22
#      SRL16E                      : 20
#      SRLC32E                     : 2
# Clock Buffers                    : 13
#      BUFG                        : 13
# IO Buffers                       : 30
#      IBUF                        : 7
#      IBUFG                       : 2
#      IOBUF                       : 8
#      OBUF                        : 11
#      OBUFT                       : 2
# DCM_ADVs                         : 2
#      DCM_ADV                     : 2
# Others                           : 1
#      PLL_ADV                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            3990  out of  69120     5%  
 Number of Slice LUTs:                 6365  out of  69120     9%  
    Number used as Logic:              6343  out of  69120     9%  
    Number used as Memory:               22  out of  17920     0%  
       Number used as SRL:               22

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   9296
   Number with an unused Flip Flop:    5306  out of   9296    57%  
   Number with an unused LUT:          2931  out of   9296    31%  
   Number of fully used LUT-FF pairs:  1059  out of   9296    11%  
   Number of unique control sets:       239

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  29  out of    640     4%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:              147  out of    148    99%  
    Number using Block RAM only:        147
 Number of BUFG/BUFGCTRLs:               13  out of     32    40%  
 Number of DCM_ADVs:                      2  out of     12    16%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                    | Clock buffer(FF name)                                                                                                                       | Load  |
----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk1(clk:O)                                                     | BUFG(*)(BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP)| 3077  |
BROM_instance/N0                                                | NONE(BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP)   | 16    |
BRAM_instance/N0                                                | NONE(BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[127].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP)  | 128   |
Inst_DCM_100/CLKOUT0_BUF                                        | BUFG                                                                                                                                        | 127   |
dataack_cpu1(i_memorymapper/Mmux_DataAck_master_2_f7:O)         | BUFG(*)(CPU0/UF_DMAU/REG_DATA_OUT/data_out_0)                                                                                               | 32    |
CPU0/UA_CTRL/CTRLOUT_DMAU_REQ1(CPU0/UA_CTRL/CTRLOUT_DMAU_REQ1:O)| BUFG(*)(CPU0/UF_DMAU/REG_DATA_IN/data_out_0)                                                                                                | 32    |
clock_33                                                        | IBUFG+BUFG                                                                                                                                  | 258   |
clock_33                                                        | DCM_toplevel:CLKDV                                                                                                                          | 639   |
----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                       | Buffer(FF name)                                                                                                                             | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------+
CPU0/UA_CTRL/UA_PROCFSM/INTR_HANDLING(CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01:O)                                                                                                                                 | NONE(CPU0/UF_DIV0/divu/current_state_FSM_FFd1)                                                                                              | 1321  |
BRAM_instance/N0(BRAM_instance/XST_GND:G)                                                                                                                                                                            | NONE(BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP)    | 1024  |
N0(XST_GND:G)                                                                                                                                                                                                        | NONE(CPU0/UA_PREG00/DOUT_0)                                                                                                                 | 764   |
i2c_core/arbiter/sport_reset(i2c_core/arbiter/sport_reset:Q)                                                                                                                                                         | NONE(i2c_core/pca9564/Mtrien_pca9564_address)                                                                                               | 170   |
BROM_instance/N0(BROM_instance/XST_GND:G)                                                                                                                                                                            | NONE(BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP)    | 128   |
reset                                                                                                                                                                                                                | IBUF                                                                                                                                        | 96    |
CPU0/UF_MUL0/mulu/to_add_a<32>(CPU0/UF_MUL0/mulu/XST_GND:G)                                                                                                                                                          | NONE(CPU0/UF_MUL0/mulu/reg_32_a/data_out_0)                                                                                                 | 64    |
reset_cpu(reset_cpu1:O)                                                                                                                                                                                              | NONE(CPU0/UA_CTRL/UA_CW_EXE/DOUT_0)                                                                                                         | 61    |
AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)                            | NONE(AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                        | 40    |
AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                            | NONE(AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                       | 40    |
AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)                            | NONE(AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                        | 40    |
AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                            | NONE(AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                       | 40    |
i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)    | NONE(i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)            | 40    |
i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)    | NONE(i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)           | 40    |
i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)| NONE(i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)          | 40    |
i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)| NONE(i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)         | 40    |
i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)                                    | NONE(i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                            | 40    |
i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                                    | NONE(i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                           | 40    |
AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                            | NONE(AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2)      | 38    |
AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                            | NONE(AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2)      | 38    |
CPU0/UF_MUL0/mulu/current_state_FSM_FFd34(CPU0/UF_MUL0/mulu/current_state_FSM_FFd34:Q)                                                                                                                               | NONE(CPU0/UF_MUL0/mulu/reg_64/data_out_0)                                                                                                   | 32    |
i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)    | NONE(i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/WR_ACK)           | 31    |
i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/WR_ACK)         | 31    |
i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                    | NONE(i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/WR_ACK)                           | 31    |
i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)    | NONE(i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i)  | 23    |
i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i)| 23    |
i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                    | NONE(i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i)                  | 23    |
AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                            | NONE(AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i)              | 22    |
AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                            | NONE(AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i)              | 22    |
AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                              | NONE(AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                            | 3     |
AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                              | NONE(AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                            | 3     |
i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)      | NONE(i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                | 3     |
i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                              | 3     |
i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                      | NONE(i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                | 3     |
AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                         | NONE(AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)               | 2     |
AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                              | NONE(AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                            | 2     |
AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                         | NONE(AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)               | 2     |
AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                              | NONE(AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                            | 2     |
i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                 | NONE(i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)   | 2     |
i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)      | NONE(i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                | 2     |
i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i) | 2     |
i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                              | 2     |
i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                                 | NONE(i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)                   | 2     |
i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                      | NONE(i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                | 2     |
CPU0/UF_MUL0/vss(CPU0/UF_MUL0/XST_GND:G)                                                                                                                                                                             | NONE(CPU0/UF_MUL0/tconv_reg/data_out)                                                                                                       | 1     |
Debouncer1/lastDataSource_0_and0000(Debouncer1/lastDataSource_0_and00001:O)                                                                                                                                          | NONE(Debouncer1/lastDataSource_0)                                                                                                           | 1     |
Debouncer1/lastDataSource_0_and0001(Debouncer1/lastDataSource_0_and00011:O)                                                                                                                                          | NONE(Debouncer1/lastDataSource_0)                                                                                                           | 1     |
Debouncer1/lastDataSource_1_and0000(Debouncer1/lastDataSource_1_and00001:O)                                                                                                                                          | NONE(Debouncer1/lastDataSource_1)                                                                                                           | 1     |
Debouncer1/lastDataSource_1_and0001(Debouncer1/lastDataSource_1_and00011:O)                                                                                                                                          | NONE(Debouncer1/lastDataSource_1)                                                                                                           | 1     |
Debouncer1/lastDataSource_2_and0000(Debouncer1/lastDataSource_2_and00001:O)                                                                                                                                          | NONE(Debouncer1/lastDataSource_2)                                                                                                           | 1     |
Debouncer1/lastDataSource_2_and0001(Debouncer1/lastDataSource_2_and00011:O)                                                                                                                                          | NONE(Debouncer1/lastDataSource_2)                                                                                                           | 1     |
Debouncer1/lastDataSource_3_and0000(Debouncer1/lastDataSource_3_and00001:O)                                                                                                                                          | NONE(Debouncer1/lastDataSource_3)                                                                                                           | 1     |
Debouncer1/lastDataSource_3_and0001(Debouncer1/lastDataSource_3_and00011:O)                                                                                                                                          | NONE(Debouncer1/lastDataSource_3)                                                                                                           | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 19.208ns (Maximum Frequency: 52.061MHz)
   Minimum input arrival time before clock: 5.657ns
   Maximum output required time after clock: 3.297ns
   Maximum combinational path delay: 0.000ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1'
  Clock period: 19.208ns (frequency: 52.061MHz)
  Total number of paths / destination ports: 3465447 / 10554
-------------------------------------------------------------------------
Delay:               19.208ns (Levels of Logic = 65)
  Source:            CPU0/UF_PC/reg1/data_out_1 (FF)
  Destination:       CPU0/UF_PC/reg1/data_out_31 (FF)
  Source Clock:      clk1 rising
  Destination Clock: clk1 rising

  Data Path: CPU0/UF_PC/reg1/data_out_1 to CPU0/UF_PC/reg1/data_out_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             37   0.471   0.704  data_out_1 (data_out_1)
     end scope: 'reg1'
     begin scope: 'add1'
     begin scope: 'full_adder[1].fan'
     LUT2:I0->O            2   0.094   0.485  cout1 (cout)
     end scope: 'full_adder[1].fan'
     begin scope: 'full_adder[2].fan'
     LUT2:I1->O            2   0.094   0.485  cout1 (cout)
     end scope: 'full_adder[2].fan'
     begin scope: 'full_adder[3].fan'
     LUT2:I1->O            2   0.094   0.485  cout1 (cout)
     end scope: 'full_adder[3].fan'
     begin scope: 'full_adder[4].fan'
     LUT2:I1->O            2   0.094   0.485  cout1 (cout)
     end scope: 'full_adder[4].fan'
     begin scope: 'full_adder[5].fan'
     LUT2:I1->O            2   0.094   0.485  cout1 (cout)
     end scope: 'full_adder[5].fan'
     begin scope: 'full_adder[6].fan'
     LUT2:I1->O            2   0.094   0.485  cout1 (cout)
     end scope: 'full_adder[6].fan'
     begin scope: 'full_adder[7].fan'
     LUT2:I1->O            2   0.094   0.485  cout1 (cout)
     end scope: 'full_adder[7].fan'
     begin scope: 'full_adder[8].fan'
     LUT2:I1->O            2   0.094   0.485  cout1 (cout)
     end scope: 'full_adder[8].fan'
     begin scope: 'full_adder[9].fan'
     LUT2:I1->O            2   0.094   0.485  cout1 (cout)
     end scope: 'full_adder[9].fan'
     begin scope: 'full_adder[10].fan'
     LUT2:I1->O            2   0.094   0.485  cout1 (cout)
     end scope: 'full_adder[10].fan'
     begin scope: 'full_adder[11].fan'
     LUT2:I1->O            2   0.094   0.485  cout1 (cout)
     end scope: 'full_adder[11].fan'
     begin scope: 'full_adder[12].fan'
     LUT2:I1->O            2   0.094   0.485  cout1 (cout)
     end scope: 'full_adder[12].fan'
     begin scope: 'full_adder[13].fan'
     LUT2:I1->O            2   0.094   0.485  cout1 (cout)
     end scope: 'full_adder[13].fan'
     begin scope: 'full_adder[14].fan'
     LUT2:I1->O            2   0.094   0.485  cout1 (cout)
     end scope: 'full_adder[14].fan'
     begin scope: 'full_adder[15].fan'
     LUT2:I1->O            2   0.094   0.485  cout1 (cout)
     end scope: 'full_adder[15].fan'
     begin scope: 'full_adder[16].fan'
     LUT2:I1->O            2   0.094   0.485  cout1 (cout)
     end scope: 'full_adder[16].fan'
     begin scope: 'full_adder[17].fan'
     LUT2:I1->O            2   0.094   0.485  cout1 (cout)
     end scope: 'full_adder[17].fan'
     begin scope: 'full_adder[18].fan'
     LUT2:I1->O            2   0.094   0.485  cout1 (cout)
     end scope: 'full_adder[18].fan'
     begin scope: 'full_adder[19].fan'
     LUT2:I1->O            2   0.094   0.485  cout1 (cout)
     end scope: 'full_adder[19].fan'
     begin scope: 'full_adder[20].fan'
     LUT2:I1->O            2   0.094   0.485  cout1 (cout)
     end scope: 'full_adder[20].fan'
     begin scope: 'full_adder[21].fan'
     LUT2:I1->O            2   0.094   0.485  cout1 (cout)
     end scope: 'full_adder[21].fan'
     begin scope: 'full_adder[22].fan'
     LUT2:I1->O            2   0.094   0.485  cout1 (cout)
     end scope: 'full_adder[22].fan'
     begin scope: 'full_adder[23].fan'
     LUT2:I1->O            2   0.094   0.485  cout1 (cout)
     end scope: 'full_adder[23].fan'
     begin scope: 'full_adder[24].fan'
     LUT2:I1->O            2   0.094   0.485  cout1 (cout)
     end scope: 'full_adder[24].fan'
     begin scope: 'full_adder[25].fan'
     LUT2:I1->O            2   0.094   0.485  cout1 (cout)
     end scope: 'full_adder[25].fan'
     begin scope: 'full_adder[26].fan'
     LUT2:I1->O            2   0.094   0.485  cout1 (cout)
     end scope: 'full_adder[26].fan'
     begin scope: 'full_adder[27].fan'
     LUT2:I1->O            2   0.094   0.485  cout1 (cout)
     end scope: 'full_adder[27].fan'
     begin scope: 'full_adder[28].fan'
     LUT2:I1->O            2   0.094   0.485  cout1 (cout)
     end scope: 'full_adder[28].fan'
     begin scope: 'full_adder[29].fan'
     LUT2:I1->O            2   0.094   0.485  cout1 (cout)
     end scope: 'full_adder[29].fan'
     begin scope: 'full_adder[30].fan'
     LUT2:I1->O            1   0.094   0.480  cout1 (cout)
     end scope: 'full_adder[30].fan'
     begin scope: 'full_adder[31].fan'
     LUT2:I1->O            1   0.094   0.480  s1 (s)
     end scope: 'full_adder[31].fan'
     end scope: 'add1'
     LUT5:I4->O            1   0.094   0.000  next_pc<31>1 (next_pc<31>)
     begin scope: 'reg1'
     FDC:D                    -0.018          data_out_31
    ----------------------------------------
    Total                     19.208ns (3.479ns logic, 15.729ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_DCM_100/CLKOUT0_BUF'
  Clock period: 5.082ns (frequency: 196.754MHz)
  Total number of paths / destination ports: 21475 / 184
-------------------------------------------------------------------------
Delay:               5.082ns (Levels of Logic = 34)
  Source:            Debouncer1/counter_8 (FF)
  Destination:       Debouncer1/counter_31 (FF)
  Source Clock:      Inst_DCM_100/CLKOUT0_BUF rising
  Destination Clock: Inst_DCM_100/CLKOUT0_BUF rising

  Data Path: Debouncer1/counter_8 to Debouncer1/counter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.471   1.074  counter_8 (counter_8)
     LUT6:I0->O            1   0.094   1.069  counter_cmp_eq000010 (counter_cmp_eq000010)
     LUT6:I0->O           33   0.094   0.703  counter_cmp_eq0000196 (counter_cmp_eq0000)
     LUT3:I1->O            1   0.094   0.000  counter_mux0000<1>1 (counter_mux0000<1>)
     MUXCY:S->O            1   0.372   0.000  Madd_counter_add0000_cy<1> (Madd_counter_add0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<2> (Madd_counter_add0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<3> (Madd_counter_add0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<4> (Madd_counter_add0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<5> (Madd_counter_add0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<6> (Madd_counter_add0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<7> (Madd_counter_add0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<8> (Madd_counter_add0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<9> (Madd_counter_add0000_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<10> (Madd_counter_add0000_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<11> (Madd_counter_add0000_cy<11>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<12> (Madd_counter_add0000_cy<12>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<13> (Madd_counter_add0000_cy<13>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<14> (Madd_counter_add0000_cy<14>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<15> (Madd_counter_add0000_cy<15>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<16> (Madd_counter_add0000_cy<16>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<17> (Madd_counter_add0000_cy<17>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<18> (Madd_counter_add0000_cy<18>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<19> (Madd_counter_add0000_cy<19>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<20> (Madd_counter_add0000_cy<20>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<21> (Madd_counter_add0000_cy<21>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<22> (Madd_counter_add0000_cy<22>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<23> (Madd_counter_add0000_cy<23>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<24> (Madd_counter_add0000_cy<24>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<25> (Madd_counter_add0000_cy<25>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<26> (Madd_counter_add0000_cy<26>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<27> (Madd_counter_add0000_cy<27>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<28> (Madd_counter_add0000_cy<28>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<29> (Madd_counter_add0000_cy<29>)
     MUXCY:CI->O           0   0.026   0.000  Madd_counter_add0000_cy<30> (Madd_counter_add0000_cy<30>)
     XORCY:CI->O           1   0.357   0.000  Madd_counter_add0000_xor<31> (counter_add0000<31>)
     FDC:D                    -0.018          counter_31
    ----------------------------------------
    Total                      5.082ns (2.236ns logic, 2.846ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_33'
  Clock period: 4.620ns (frequency: 216.450MHz)
  Total number of paths / destination ports: 102208 / 1378
-------------------------------------------------------------------------
Delay:               4.620ns (Levels of Logic = 32)
  Source:            AudioR/DigitalAnalogConverter_Instance/counter_0 (FF)
  Destination:       AudioR/DigitalAnalogConverter_Instance/state_FSM_FFd1 (FF)
  Source Clock:      clock_33 rising
  Destination Clock: clock_33 rising

  Data Path: AudioR/DigitalAnalogConverter_Instance/counter_0 to AudioR/DigitalAnalogConverter_Instance/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  counter_0 (counter_0)
     INV:I->O              1   0.238   0.000  Madd_state_add0000_lut<0>_INV_0 (Madd_state_add0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Madd_state_add0000_cy<0> (Madd_state_add0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Madd_state_add0000_cy<1> (Madd_state_add0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Madd_state_add0000_cy<2> (Madd_state_add0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Madd_state_add0000_cy<3> (Madd_state_add0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Madd_state_add0000_cy<4> (Madd_state_add0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  Madd_state_add0000_cy<5> (Madd_state_add0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  Madd_state_add0000_cy<6> (Madd_state_add0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  Madd_state_add0000_cy<7> (Madd_state_add0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  Madd_state_add0000_cy<8> (Madd_state_add0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  Madd_state_add0000_cy<9> (Madd_state_add0000_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  Madd_state_add0000_cy<10> (Madd_state_add0000_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  Madd_state_add0000_cy<11> (Madd_state_add0000_cy<11>)
     MUXCY:CI->O           1   0.026   0.000  Madd_state_add0000_cy<12> (Madd_state_add0000_cy<12>)
     MUXCY:CI->O           1   0.026   0.000  Madd_state_add0000_cy<13> (Madd_state_add0000_cy<13>)
     MUXCY:CI->O           1   0.026   0.000  Madd_state_add0000_cy<14> (Madd_state_add0000_cy<14>)
     MUXCY:CI->O           1   0.026   0.000  Madd_state_add0000_cy<15> (Madd_state_add0000_cy<15>)
     MUXCY:CI->O           1   0.026   0.000  Madd_state_add0000_cy<16> (Madd_state_add0000_cy<16>)
     MUXCY:CI->O           1   0.026   0.000  Madd_state_add0000_cy<17> (Madd_state_add0000_cy<17>)
     MUXCY:CI->O           1   0.026   0.000  Madd_state_add0000_cy<18> (Madd_state_add0000_cy<18>)
     MUXCY:CI->O           1   0.026   0.000  Madd_state_add0000_cy<19> (Madd_state_add0000_cy<19>)
     MUXCY:CI->O           1   0.026   0.000  Madd_state_add0000_cy<20> (Madd_state_add0000_cy<20>)
     MUXCY:CI->O           1   0.026   0.000  Madd_state_add0000_cy<21> (Madd_state_add0000_cy<21>)
     MUXCY:CI->O           1   0.026   0.000  Madd_state_add0000_cy<22> (Madd_state_add0000_cy<22>)
     MUXCY:CI->O           1   0.026   0.000  Madd_state_add0000_cy<23> (Madd_state_add0000_cy<23>)
     MUXCY:CI->O           1   0.026   0.000  Madd_state_add0000_cy<24> (Madd_state_add0000_cy<24>)
     MUXCY:CI->O           1   0.026   0.000  Madd_state_add0000_cy<25> (Madd_state_add0000_cy<25>)
     MUXCY:CI->O           1   0.026   0.000  Madd_state_add0000_cy<26> (Madd_state_add0000_cy<26>)
     MUXCY:CI->O           1   0.026   0.000  Madd_state_add0000_cy<27> (Madd_state_add0000_cy<27>)
     XORCY:CI->O           2   0.357   0.978  Madd_state_add0000_xor<28> (state_add0000<28>)
     LUT6:I1->O            1   0.094   0.973  state_FSM_FFd1-In104 (state_FSM_FFd1-In104)
     LUT6:I1->O            1   0.094   0.000  state_FSM_FFd1-In134 (state_FSM_FFd1-In134)
     FDRS:D                   -0.018          state_FSM_FFd1
    ----------------------------------------
    Total                      4.620ns (2.328ns logic, 2.292ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk1'
  Total number of paths / destination ports: 231 / 230
-------------------------------------------------------------------------
Offset:              2.705ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       delay_counter_0 (FF)
  Destination Clock: clk1 rising

  Data Path: reset to delay_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           320   0.818   0.757  reset_IBUF (reset_IBUF)
     LUT2:I0->O           32   0.094   0.463  delay_counter_or00001 (delay_counter_or0000)
     FDRE:R                    0.573          delay_counter_0
    ----------------------------------------
    Total                      2.705ns (1.485ns logic, 1.220ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_DCM_100/CLKOUT0_BUF'
  Total number of paths / destination ports: 2149 / 45
-------------------------------------------------------------------------
Offset:              4.603ns (Levels of Logic = 37)
  Source:            knop<0> (PAD)
  Destination:       Debouncer1/counter_31 (FF)
  Destination Clock: Inst_DCM_100/CLKOUT0_BUF rising

  Data Path: knop<0> to Debouncer1/counter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.818   0.805  knop_0_IBUF (knop_0_IBUF)
     begin scope: 'Debouncer1'
     LUT4:I0->O            2   0.094   0.485  lastDataSource_3_not0001_inv_SW0 (N01)
     LUT5:I4->O           36   0.094   0.704  lastDataSource_3_not0001_inv (lastDataSource_3_not0001_inv)
     LUT3:I1->O            1   0.094   0.000  Madd_counter_add0000_lut<0> (Madd_counter_add0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Madd_counter_add0000_cy<0> (Madd_counter_add0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<1> (Madd_counter_add0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<2> (Madd_counter_add0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<3> (Madd_counter_add0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<4> (Madd_counter_add0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<5> (Madd_counter_add0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<6> (Madd_counter_add0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<7> (Madd_counter_add0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<8> (Madd_counter_add0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<9> (Madd_counter_add0000_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<10> (Madd_counter_add0000_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<11> (Madd_counter_add0000_cy<11>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<12> (Madd_counter_add0000_cy<12>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<13> (Madd_counter_add0000_cy<13>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<14> (Madd_counter_add0000_cy<14>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<15> (Madd_counter_add0000_cy<15>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<16> (Madd_counter_add0000_cy<16>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<17> (Madd_counter_add0000_cy<17>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<18> (Madd_counter_add0000_cy<18>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<19> (Madd_counter_add0000_cy<19>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<20> (Madd_counter_add0000_cy<20>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<21> (Madd_counter_add0000_cy<21>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<22> (Madd_counter_add0000_cy<22>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<23> (Madd_counter_add0000_cy<23>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<24> (Madd_counter_add0000_cy<24>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<25> (Madd_counter_add0000_cy<25>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<26> (Madd_counter_add0000_cy<26>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<27> (Madd_counter_add0000_cy<27>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<28> (Madd_counter_add0000_cy<28>)
     MUXCY:CI->O           1   0.026   0.000  Madd_counter_add0000_cy<29> (Madd_counter_add0000_cy<29>)
     MUXCY:CI->O           0   0.026   0.000  Madd_counter_add0000_cy<30> (Madd_counter_add0000_cy<30>)
     XORCY:CI->O           1   0.357   0.000  Madd_counter_add0000_xor<31> (counter_add0000<31>)
     FDC:D                    -0.018          counter_31
    ----------------------------------------
    Total                      4.603ns (2.609ns logic, 1.994ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_33'
  Total number of paths / destination ports: 256 / 224
-------------------------------------------------------------------------
Offset:              5.657ns (Levels of Logic = 6)
  Source:            reset (PAD)
  Destination:       i2c_core/arbiter/mport_data_out_0 (FF)
  Destination Clock: clock_33 rising 0.5X

  Data Path: reset to i2c_core/arbiter/mport_data_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           320   0.818   0.661  reset_IBUF (reset_IBUF)
     begin scope: 'i2c_core'
     begin scope: 'arbiter'
     LUT2:I1->O           20   0.094   1.173  sport_address_or00001 (sport_address_or0000)
     LUT6:I0->O            1   0.094   0.973  mport_data_out_0_not0001139 (mport_data_out_0_not0001139)
     LUT6:I1->O            1   0.094   1.069  mport_data_out_0_not0001141 (mport_data_out_0_not0001141)
     LUT6:I0->O            8   0.094   0.374  mport_data_out_0_not0001241 (mport_data_out_0_not0001)
     FDE:CE                    0.213          mport_data_out_0
    ----------------------------------------
    Total                      5.657ns (1.407ns logic, 4.250ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_33'
  Total number of paths / destination ports: 25 / 15
-------------------------------------------------------------------------
Offset:              3.297ns (Levels of Logic = 2)
  Source:            i2c_core/pca9564/Mtrien_pca9564_data (FF)
  Destination:       pca9564_data<7> (PAD)
  Source Clock:      clock_33 rising 0.5X

  Data Path: i2c_core/pca9564/Mtrien_pca9564_data to pca9564_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             8   0.471   0.374  Mtrien_pca9564_data (Mtrien_pca9564_data)
     IOBUF:T->IO               2.452          pca9564_data_7_IOBUF (pca9564_data<7>)
     end scope: 'pca9564'
     end scope: 'i2c_core'
    ----------------------------------------
    Total                      3.297ns (2.923ns logic, 0.374ns route)
                                       (88.7% logic, 11.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_DCM_100/CLKOUT0_BUF'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.270ns (Levels of Logic = 2)
  Source:            Debouncer1/dataDebounced_1 (FF)
  Destination:       led_buildin<1> (PAD)
  Source Clock:      Inst_DCM_100/CLKOUT0_BUF rising

  Data Path: Debouncer1/dataDebounced_1 to led_buildin<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.471   0.347  dataDebounced_1 (dataDebounced_1)
     end scope: 'Debouncer1'
     OBUF:I->O                 2.452          led_buildin_1_OBUF (led_buildin<1>)
    ----------------------------------------
    Total                      3.270ns (2.923ns logic, 0.347ns route)
                                       (89.4% logic, 10.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.000ns (Levels of Logic = 0)
  Source:            Inst_DCM_100/PLL_ADV_INST:CLKFBOUT (PAD)
  Destination:       Inst_DCM_100/PLL_ADV_INST:CLKFBIN (PAD)

  Data Path: Inst_DCM_100/PLL_ADV_INST:CLKFBOUT to Inst_DCM_100/PLL_ADV_INST:CLKFBIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PLL_ADV:CLKFBOUT       0   0.000   0.000  PLL_ADV_INST (CLKFBOUT_CLKFBIN)
    PLL_ADV:CLKFBIN            0.000          PLL_ADV_INST
    ----------------------------------------
    Total                      0.000ns (0.000ns logic, 0.000ns route)

=========================================================================


Total REAL time to Xst completion: 359.00 secs
Total CPU time to Xst completion: 327.95 secs
 
--> 


Total memory usage is 327036 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  590 (   0 filtered)
Number of infos    :   70 (   0 filtered)

