// Seed: 1816748962
module module_0 (
    input  logic id_0,
    input  logic id_1,
    output logic id_2
);
  assign id_2 = 1'h0;
  defparam id_3.id_4 = ~id_3; type_8(
      id_3 + 1, 1, 1'b0
  );
  assign id_2 = id_4;
  assign id_3 = id_0;
endmodule
