{
  "L1_data_stress_test": {
    "sut": "../bin/sut/L1_data_test",
    "stress": ["../bin/cache_stress/L1_data_stress", "../bin/cache_stress/L1_instr_stress", "../bin/cache_stress/L2_unified_stress", "../bin/mem_thrashing_stress/mem_thrashing_stress", "../bin/system_stress/system_calls_stress", "../bin/system_stress/simple.sh", "../bin/pipeline_stress/buble_pipeline_stress", "../bin/pipeline_stress/full_pipeline_stress"
    ],
    "cores": [1,2,3],
    "iterations": 50,
    "max_temperature": 70,
    "cooldown_time": 10
  },
  "L1_instr_stress_test": {
    "sut": "../bin/sut/L1_instr_test",
    "stress": ["../bin/cache_stress/L1_data_stress", "../bin/cache_stress/L1_instr_stress", "../bin/cache_stress/L2_unified_stress", "../bin/mem_thrashing_stress/mem_thrashing_stress", "../bin/system_stress/system_calls_stress", "../bin/system_stress/simple.sh", "../bin/pipeline_stress/buble_pipeline_stress", "../bin/pipeline_stress/full_pipeline_stress"
    ],
    "cores": [1,2,3],
    "iterations": 50,
    "max_temperature": 70,
    "cooldown_time": 10
  },
  "L2_unified_stress_test": {
    "sut": "../bin/sut/L2_unified_test" ,
    "stress": ["../bin/cache_stress/L1_data_stress", "../bin/cache_stress/L1_instr_stress", "../bin/cache_stress/L2_unified_stress", "../bin/mem_thrashing_stress/mem_thrashing_stress", "../bin/system_stress/system_calls_stress", "../bin/system_stress/simple.sh", "../bin/pipeline_stress/buble_pipeline_stress", "../bin/pipeline_stress/full_pipeline_stress"
    ],
    "cores": [1,2,3],
    "iterations": 50,
    "max_temperature": 70,
    "cooldown_time": 10
  }
}
