Quartus Prime Archive log --	D:/Projets_Quartus/rc4/__Lab2SigTap_M.auto.qarlog

Archive:	D:/Projets_Quartus/rc4/__Lab2SigTap_M.auto.qar
Date:		Mon Mar 27 17:12:26 2023
Quartus Prime		18.1.0 Build 625 09/12/2018 SJ Standard Edition

	=========== Files Selected: ===========
D:/Projets_Quartus/rc4/System2M/System2M.cmp
D:/Projets_Quartus/rc4/System2M/synthesis/System2M.qip
D:/Projets_Quartus/rc4/System2M/synthesis/System2M.v
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/HeadCypher.v
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU.v
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.sdc
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_sysclk.v
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_tck.v
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_wrapper.v
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_ociram_default_contents.mif
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_rf_ram_a.mif
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_rf_ram_b.mif
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_test_bench.v
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_OnChip_Mem.v
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_irq_mapper.sv
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_jtag_uart_0.v
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0.v
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_avalon_st_adapter.v
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_cmd_demux.sv
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_cmd_demux_001.sv
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_cmd_mux.sv
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_cmd_mux_003.sv
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router.sv
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router_001.sv
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router_002.sv
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router_005.sv
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_rsp_demux.sv
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_rsp_mux.sv
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_rsp_mux_001.sv
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_perf_counter.v
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_avalon_sc_fifo.v
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_merlin_arbitrator.sv
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_merlin_burst_uncompressor.sv
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_merlin_master_agent.sv
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_merlin_master_translator.sv
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_merlin_slave_agent.sv
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_merlin_slave_translator.sv
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_reset_controller.sdc
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_reset_controller.v
D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_reset_synchronizer.v
D:/Projets_Quartus/rc4/db/Lab2SigTap_M.cbx.xml
D:/Projets_Quartus/rc4/db/a_dpfifo_bb01.tdf
D:/Projets_Quartus/rc4/db/a_fefifo_7cf.tdf
D:/Projets_Quartus/rc4/db/altsyncram_08g1.tdf
D:/Projets_Quartus/rc4/db/altsyncram_0n61.tdf
D:/Projets_Quartus/rc4/db/altsyncram_6m14.tdf
D:/Projets_Quartus/rc4/db/altsyncram_7pc1.tdf
D:/Projets_Quartus/rc4/db/altsyncram_dtn1.tdf
D:/Projets_Quartus/rc4/db/altsyncram_plc1.tdf
D:/Projets_Quartus/rc4/db/altsyncram_s0c1.tdf
D:/Projets_Quartus/rc4/db/cmpr_drb.tdf
D:/Projets_Quartus/rc4/db/cmpr_hrb.tdf
D:/Projets_Quartus/rc4/db/cmpr_jrb.tdf
D:/Projets_Quartus/rc4/db/cntr_337.tdf
D:/Projets_Quartus/rc4/db/cntr_6rh.tdf
D:/Projets_Quartus/rc4/db/cntr_arh.tdf
D:/Projets_Quartus/rc4/db/cntr_cki.tdf
D:/Projets_Quartus/rc4/db/cntr_n2b.tdf
D:/Projets_Quartus/rc4/db/cntr_odi.tdf
D:/Projets_Quartus/rc4/db/decode_3af.tdf
D:/Projets_Quartus/rc4/db/decode_c7a.tdf
D:/Projets_Quartus/rc4/db/mux_93b.tdf
D:/Projets_Quartus/rc4/db/mux_j7c.tdf
D:/Projets_Quartus/rc4/db/rc4.qpf
D:/Projets_Quartus/rc4/db/scfifo_9621.tdf
D:/Projets_Quartus/rc4/db/stp2_auto_stripped.stp
D:/Projets_Quartus/rc4/output_files/Lab2SigTap_M.flow.rpt
D:/Projets_Quartus/rc4/output_files/Lab2SigTap_M.map.rpt
D:/Projets_Quartus/rc4/output_files/Lab2SigTap_M.map.smsg
D:/Projets_Quartus/rc4/output_files/Lab2SigTap_M.map.summary
D:/Projets_Quartus/rc4/output_files/rc4.asm.rpt
D:/Projets_Quartus/rc4/output_files/rc4.cdf
D:/Projets_Quartus/rc4/output_files/rc4.done
D:/Projets_Quartus/rc4/output_files/rc4.fit.rpt
D:/Projets_Quartus/rc4/output_files/rc4.fit.smsg
D:/Projets_Quartus/rc4/output_files/rc4.fit.summary
D:/Projets_Quartus/rc4/output_files/rc4.flow.rpt
D:/Projets_Quartus/rc4/output_files/rc4.jdi
D:/Projets_Quartus/rc4/output_files/rc4.map.rpt
D:/Projets_Quartus/rc4/output_files/rc4.map.smsg
D:/Projets_Quartus/rc4/output_files/rc4.map.summary
D:/Projets_Quartus/rc4/output_files/rc4.pin
D:/Projets_Quartus/rc4/output_files/rc4.pof
D:/Projets_Quartus/rc4/output_files/rc4.sld
D:/Projets_Quartus/rc4/output_files/rc4.sof
D:/Projets_Quartus/rc4/output_files/rc4.sta.rpt
D:/Projets_Quartus/rc4/output_files/rc4.sta.summary
HeadCypher.v
IP_Mem_hw.tcl
Lab2SigTap_M.qsf
Lab2SigTap_M.qws
Lab2SigTap_M.restore.rpt
Lab2SigTap_M.sdc
Lab2SigTap_M_assignment_defaults.qdf
System2M.qsys
assignment_defaults.qdf
cypher_hw.tcl
rc4.bdf
rc4_assignment_defaults.qdf
stp2.stp
	======= Total: 102 files to archive =======

	================ Status: ===============
All files archived successfully.
