#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2580384 on Sat Jun 29 08:12:21 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Sat Jul 27 08:13:08 2019
# Process ID: 44344
# Current directory: D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent43528 D:\Projects\Hipero\svn\dev\fpga\ip_projects\semicap_engine\semicap_engine.xpr
# Log file: D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/vivado.log
# Journal file: D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.xpr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'fifo_mon_cmd_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'fifo_mon_stat_synth_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 808.027 ; gain = 138.176
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
launch_runs synth_1 -jobs 4
[Sat Jul 27 08:14:09 2019] Launched fifo_mon_cmd_synth_1, fifo_mon_stat_synth_1...
Run output will be captured here:
fifo_mon_cmd_synth_1: D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.runs/fifo_mon_cmd_synth_1/runme.log
fifo_mon_stat_synth_1: D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.runs/fifo_mon_stat_synth_1/runme.log
[Sat Jul 27 08:14:09 2019] Launched synth_1...
Run output will be captured here: D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Jul 27 08:22:40 2019] Launched synth_1...
Run output will be captured here: D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.runs/synth_1/runme.log
ipx::open_ipxact_file {D:\Projects\Hipero\svn\dev\fpga\ip_projects\semicap_engine\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/ip/fifo_mon_cmd/fifo_mon_cmd.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/ip/fifo_mon_stat/fifo_mon_stat.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/new/icapArbiter.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/srcs/minority_voter_status_latch.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/srcs/sem_state_decoder.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/new/semicap_fsm.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/new/semicap_engine.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/ip/fifo_mon_cmd/fifo_mon_cmd.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/ip/fifo_mon_stat/fifo_mon_stat.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/new/icapArbiter.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/srcs/minority_voter_status_latch.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/srcs/sem_state_decoder.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/new/semicap_fsm.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/new/semicap_engine.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-4963] fifo_mon_cmd has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:kcu105:part0:1.5'
WARNING: [IP_Flow 19-5226] Project source file 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/component.xml' ignored by IP packager.
INFO: [filemgmt 56-101] Creating core container 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine_0.xcix' for IP 'semicap_engine_0'
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::unload_core d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/component.xml
ipx::open_ipxact_file D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/ip/fifo_mon_cmd/fifo_mon_cmd.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/ip/fifo_mon_stat/fifo_mon_stat.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/new/icapArbiter.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/srcs/minority_voter_status_latch.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/srcs/sem_state_decoder.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/new/semicap_fsm.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/new/semicap_engine.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/ip/fifo_mon_cmd/fifo_mon_cmd.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/ip/fifo_mon_stat/fifo_mon_stat.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/new/icapArbiter.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/srcs/minority_voter_status_latch.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/srcs/sem_state_decoder.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/new/semicap_fsm.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/new/semicap_engine.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-4963] fifo_mon_cmd has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:kcu105:part0:1.5'
WARNING: [IP_Flow 19-5226] Project source file 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/component.xml' ignored by IP packager.
INFO: [filemgmt 56-101] Creating core container 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine_0.xcix' for IP 'semicap_engine_0'
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {d:\Projects\Hipero\svn\dev\fpga\ip_projects\semicap_engine\cbkpan_hipero_semicap_engine_1.0.zip} [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine_0.xcix' for IP 'semicap_engine_0'
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul 27 08:28:06 2019...
