Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Fri Mar 11 00:57:55 2022
| Host         : chh-GF63-Thin-10UC running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xczu3eg
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1073 |
|    Minimum number of control sets                        |  1073 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1328 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1073 |
| >= 0 to < 4        |   235 |
| >= 4 to < 6        |    85 |
| >= 6 to < 8        |    53 |
| >= 8 to < 10       |    77 |
| >= 10 to < 12      |    88 |
| >= 12 to < 14      |    45 |
| >= 14 to < 16      |    22 |
| >= 16              |   468 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3357 |          865 |
| No           | No                    | Yes                    |             164 |           53 |
| No           | Yes                   | No                     |            2025 |          713 |
| Yes          | No                    | No                     |            9835 |         1533 |
| Yes          | No                    | Yes                    |             167 |           36 |
| Yes          | Yes                   | No                     |            9364 |         1831 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                   Clock Signal                                                                                   |                                                                                                                                    Enable Signal                                                                                                                                    |                                                                                                                               Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                          | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                          | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                               | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143/tmp_20_reg_242                                                                                                                            |                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                              |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/phecc_start_d1                                                                                                                                                                                                                    | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/SR[0]                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                       | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_cnt[0]_i_1_n_0                                                                                                                                                                                                    | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff[2]                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                   | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternDPColorSquare_fu_1489/DPtpgBarSelYuv_709_y_U/DPtpgBarSelRgb_CEA_b_ce0                                                                           | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternDPColorSquare_fu_1489/DPtpgBarArray_U/ap_enable_reg_pp0_iter1_reg_0                                                                      |                1 |              1 |         1.00 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff[2]                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1                                                                                                                                                  | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_div4clk_i_2_n_0                                                                                                            | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_div4clk_i_1_n_0                                                                                                     |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                        |                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/mm2s_soft_reset_clr                                                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/crc_partial_reg_0[0]                                                                                                                                                                                                              | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db1_i_1_n_0                                                                                                                                         |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                              | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/entry_proc_U0/ap_done_reg_reg_9[0]                                                                                                                                                                                                | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/CTRL_s_axi_U/int_ier10_out                                                                                                                                                                                                                                    | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_cdc/p_0_in                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config[1]_i_1_n_0                                                                                                                                                                                                | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/scndry_out                                                                                                                                                               |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/mdt_tr                                                                                                                                                                                                                       | system_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_0                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_cdc/dest_hsdata_en                                                                                                                                                                                                |                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db2_reg                                                                                                   |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_2_n_0                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_0                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/mdt_tr                                                                                                                                                                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/entry_proc_U0/ap_done_reg_reg_8[0]                                                                                                                                                                                                | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/entry_proc_U0/ap_done_reg_reg_0[0]                                                                                                                                                                                                | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/entry_proc_U0/E[0]                                                                                                                                                                                                                | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/entry_proc_U0/ap_done_reg_reg_1[0]                                                                                                                                                                                                | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/entry_proc_U0/ap_done_reg_reg_10[0]                                                                                                                                                                                               | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/entry_proc_U0/ap_done_reg_reg_2[0]                                                                                                                                                                                                | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/entry_proc_U0/ap_done_reg_reg_5[0]                                                                                                                                                                                                | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/entry_proc_U0/ap_done_reg_reg_6[0]                                                                                                                                                                                                | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/int_ap_start_reg                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/entry_proc_U0/ap_done_reg_reg_4[0]                                                                                                                                                                                                | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/entry_proc_U0/ap_done_reg_reg_3[0]                                                                                                                                                                                                | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/entry_proc_U0/ap_done_reg_reg_7[0]                                                                                                                                                                                                | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                           | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                             | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/ld_btt_cntr_reg10                                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_cntl_accept                                                                                                                  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/lsig_pushreg_full                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/ap_CS_fsm_reg[0]_0[0]                                                                                                                                                                                            | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/colorFormat_c_U/U_system_v_tpg_0_1_fifo_w8_d2_S_ram/ap_CS_fsm_reg[0]_0[0]                                                                                                                                                  |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                                                                                          |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                     |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/MultiPixStream2AXIvideo_U0/ap_done_reg_reg_0                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_2_n_0                                                                                                                                                                                              | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternDPColorSquare_fu_1489/DPtpgBarSelYuv_709_y_U/DPtpgBarSelRgb_CEA_b_ce0                                                                           | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternDPColorSquare_fu_1489/DPtpgBarArray_U/ap_enable_reg_pp0_iter1_reg                                                                        |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternDPColorSquare_fu_1489/DPtpgBarSelYuv_709_y_U/DPtpgBarSelRgb_CEA_b_ce0                                                                           | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternDPColorSquare_fu_1489/DPtpgBarSelYuv_709_u_U/q0_reg[2]                                                                                   |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                                             | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternDPColorSquare_fu_1489/DPtpgBarSelYuv_709_y_U/DPtpgBarSelRgb_CEA_b_ce0                                                                           | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternDPColorSquare_fu_1489/DPtpgBarSelYuv_709_y_U/q0_reg[1]_0                                                                                 |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/E[0]                                                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                        | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                               |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_advance_pipe_data16_out                                                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_i_1_n_0                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/CTRL_s_axi_U/int_ier10_out                                                                                                                                                                                                                               | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/mem_wdata_i[3]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s2mm_soft_reset_clr                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                             | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/pre_byt_cnt2                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/sband_tact0                                                                                                                                                                                                                  | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                      |                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                          |                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/int_ap_start_reg                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_eop_sent_reg_reg[0]                                                                                 |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                                                          |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                               | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1                                                                                                                                                  |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/SR[0]                                                                                                                                          |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1051_2_fu_156/flow_control_loop_pipe_sequential_init_U/internal_empty_n_reg                                                                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1051_2_fu_156/ap_CS_fsm_reg[2]_0[0]                                                                                                                                                               | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1                                                                                                                                                  |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                             | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1051_2_fu_156/E[0]                                                                                                                                                                                | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/ZipperRemoval_U0/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                                                                   | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                                           | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                  |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/bayer_phase_assign_channel_U/mOutPtr[1]_i_1__7_n_3                                                                                                                                                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/start_for_MultiPixStream2AXIvideo_U0_U/mOutPtr[1]_i_1__8_n_3                                                                                                                                                                                             | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_585_2_fu_302/E[0]                                                                                                                                                              | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1                                                                                                                                                  | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/E[0]                                                                                       | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg_1[0]                                                                                                                            |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                               | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1                                                                                                                                                  | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/E[0]                                                                                       | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg_1[0]                                                                                                                            |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_585_2_fu_302_ap_start_reg0                                                                                                                                                     | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/idxprom238_t_i_reg_1192                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_269_4_fu_320/E[0]                                                                                                                                                                                | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1                                                                                                                                                  | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync0_i/E[0]                                                                                                                   | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/SR[0]                                                                                                                                          |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                            |                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                       | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg0                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                          | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_833_2_fu_262/E[0]                                                                                                                                                                  | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/bayerPhase_c9_U/mOutPtr[1]_i_1__3_n_3                                                                                                                                                                                                         | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/bayerPhase_c_U/mOutPtr[1]_i_1__4_n_3                                                                                                                                                                                                          | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/start_for_DebayerRandBatG_U0_U/mOutPtr[1]_i_1__2_n_3                                                                                                                                                                                          | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                             | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/start_for_DebayerRatBorBatR_U0_U/mOutPtr[1]_i_1__1_n_3                                                                                                                                                                                        | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                           | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/int_ier10_out                                                                                                                                                                                                                              | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                           | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_single_17/syncstages_ff[2]                                                                                                                                                                                        | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff[2]                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_inf0/errsotsynchs_i1                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/errsotsynchs_i1                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/start_for_MultiPixStream2AXIvideo_U0_U/mOutPtr[1]_i_1_n_4                                                                                                                                                                                               | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                               | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                           | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                                                                  | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1                                                                                                                                                  |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/core_rst_sync_i/s_level_out_d3                                                                                                                                         |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternTartanColorBars_fu_1582/vBarSel                                                                                                                 | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternTartanColorBars_fu_1582/vBarSel[2]_i_1_n_5                                                                                               |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1                                                                                                                                                  | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/mmcm_lock_sync_i/E[0]                                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/core_rst_sync_i/s_level_out_d3                                                                                                                                         |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                                                                                                  | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                                            |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                         |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternDPColorSquare_fu_1489/DPtpgBarSelYuv_709_y_U/DPtpgBarSelRgb_CEA_b_ce0                                                                           | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternDPColorSquare_fu_1489/DPtpgBarArray_U/ap_enable_reg_pp0_iter1_reg_1                                                                      |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                                  | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                               |                2 |              3 |         1.50 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/pktnppi_fifo_rst_reg_0                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                   |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1                                                                                                                                                  |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.bd_e207_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_bs_rst_dphy_inst/sync_flop_1                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_3[0]                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                               |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                                   | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/ap_phi_reg_pp0_iter1_outpix_0_0_0_0_0_load421_reg_1392[9]_i_2_n_5                                                                                             | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter1_outpix_0_0_0_0_0_load421_reg_1392                                                        |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                     | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                          | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                                                                                                 | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                3 |              3 |         1.00 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/FSM_sequential_dmacntrl_cs[2]_i_1_n_0                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_1_n_0                                                                        |                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                                   | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_1__0_n_0                                                                     |                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/flow_control_loop_pipe_sequential_init_U/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ap_start_reg_reg_1[0]                                             |                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                           | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[2]_i_1_n_0                                                                                                                                                     |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__1_n_0                                                                                                                                                        | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FREE_RUN_MODE.frame_sync_out_reg                                                                                                                                                                          |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                            | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternDPColorSquare_fu_1489/DPtpgBarArray_U/E[0]                                                                                                      | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternDPColorSquare_fu_1489/xCount_V_1[9]                                                                                                      |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                           | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.res_data[63]_i_1_n_0                                                                                                                                                                               | system_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.resi_wdth[7]_i_1_n_0                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_833_2_fu_262/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                         | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/cur_dtype_pxls_i_1_n_0                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                        | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                        | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                          |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                                  | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                                   | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                     |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternTartanColorBars_fu_1582/hBarSel                                                                                                                 | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternTartanColorBars_fu_1582/xCount_V[9]_i_1_n_5                                                                                              |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternCrossHatch_fu_1563/ap_condition_186                                                                                                             |                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternDPColorSquare_fu_1489/DPtpgBarArray_U/E[0]                                                                                                      |                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/FSM_sequential_dmacntrl_cs[2]_i_1__0_n_0                                                                                                                                                                   | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/ap_CS_fsm_reg[2]_3[0]                                                                                                                                         |                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                       | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.bd_e207_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_clkout0_out |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                                   | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                        |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/syncstages_ff_reg[2][0]                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                            | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternDPColorSquare_fu_1489/hBarSel_1                                                                                                                 | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternDPColorSquare_fu_1489/xCount_V_1[0]                                                                                                      |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                       |                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                              | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternTartanColorBars_fu_1582/tpgTartanBarArray_U/E[0]                                                                                                |                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/xpm_arst_03_i_1_n_0                                                                                                                                                                              |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1                                                                                                                                                  | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/phy_rdy_sync_i/E[0]                                                                                                                                   | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/diwc_valid                                                                                                                                                                                                                       | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/syncstages_ff_reg[2][0]                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1                                                                                                                                                  |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/EXT_LPF/lpf_int                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1                                                                                                                                                  | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/E[0]                                                                      | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                                                     |                3 |              4 |         1.33 |
|  system_i/clk_wiz/inst/clk_out1                                                                                                                                                  | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync1_i/E[0]                                                                      | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                                                     |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/tpgSinTableArray_9bit_U/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ap_start_reg_reg                                                                   | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/flow_control_loop_pipe_sequential_init_U/conv_i_i322_reg_1593_reg[8]_1                                                                                 |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                       | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_585_2_fu_302/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                     | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  system_i/clk_wiz/inst/clk_out1                                                                                                                                                  |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg_1[0]                                                                                                                            |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/ap_phi_reg_pp0_iter12_outpix_0_0_0_0_0_load421_reg_13920                                                                                                      | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/tpgBarSelYuv_v_U/q0_reg[8]_1                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                              |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1                                                                                                                                                  |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_00_r_i_1__1_n_0                                                                  |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1                                                                                                                                                  |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_00_r_i_1__0_n_0                                                                  |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                        |                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1                                                                                                                                                  |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_11_r                                                                                                                          |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                              | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/LP_CNTS[0].lp_data[0]_i_2_n_0                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lp_data                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                         | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                        |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                         | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                         | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/vfb_fifo_dis_done                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lp_data                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/areset_r                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/sband_tr2                                                                                                                                                                                                                    | system_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/vfb_cnt[3]_i_1_n_0                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                    | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                             |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                     | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1][0]                                                                      |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                     | system_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/AXIvideo2MultiPixStream_U0/internal_empty_n_reg                                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/AXIvideo2MultiPixStream_U0/grp_v_tpgHlsDataFlow_fu_343_ap_start_reg_reg                                                                                                                                                    |                3 |              4 |         1.33 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                     | system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                       | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/E[0]                                                                                                                                                                                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_285_4_fu_100/ap_enable_reg_pp0_iter1_reg_0[0]                                                                                                                                                                    | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/valid_frame_sync_d2                                                                                                                                                                                                 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                                                                          |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.resi_wdth[7]_i_2_n_0                                                                                                                                                                               | system_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.resi_wdth[7]_i_1_n_0                                                                                                                                                                        |                3 |              5 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_251/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                   | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                               | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                               | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                   |                3 |              5 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                4 |              5 |         1.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/SS[0]                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                                        |                3 |              5 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                           | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  system_i/clk_wiz/inst/clk_out1                                                                                                                                                  | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_1__0_n_0                                                                                | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                                                     |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                    |                3 |              5 |         1.67 |
|  system_i/clk_wiz/inst/clk_out1                                                                                                                                                  | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_1_n_0                                                                                   | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                                                     |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/ap_CS_fsm_reg[2][0]                                                                                                                                           | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                3 |              5 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                                       | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                  | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                3 |              5 |         1.67 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternDPColorSquare_fu_1489/DPtpgBarArray_U/E[0]                                                                                                      | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternDPColorSquare_fu_1489/xCount_V_1[0]                                                                                                      |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                    |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | system_i/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1051_2_fu_156/flow_control_loop_pipe_sequential_init_U/internal_empty_n_reg                                                                                                                       |                                                                                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/phecc_done                                                                                                                                                                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/p_2_out[69]                                                                                                                                                                                                                     | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                 |                4 |              6 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternDPColorSquare_fu_1489/yCount_V_10                                                                                                               | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternDPColorSquare_fu_1489/yCount_V_1                                                                                                         |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                          |                2 |              6 |         3.00 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                     | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                          |                5 |              6 |         1.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                 |                4 |              6 |         1.50 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                         | system_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  system_i/clk_wiz/inst/clk_out1                                                                                                                                                  | system_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                       | system_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/SEQ/seq_clr                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                              |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                4 |              6 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                4 |              6 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/p_19_in                                                                                                                                                                                                               | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                4 |              6 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                     |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                          | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                        |                4 |              6 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/tpgSinTableArray_9bit_U/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ap_start_reg_reg                                                                   |                                                                                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                         |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                   | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                               | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                          |                5 |              7 |         1.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                      |                                                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.bd_e207_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_clkout0_out |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.bd_e207_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/SR[0]                                                                      |                1 |              7 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/flow_control_loop_pipe_sequential_init_U/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ap_start_reg_reg_3                                                | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter1_outpix_0_0_0_0_0_load421_reg_1392                                                        |                3 |              7 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]_0[0]                  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                2 |              7 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/wr_addr[7]_i_1_n_0                                                                                                                                                                                                    | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                           | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_13[0]                                                                                                                                                                                        | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |                5 |              7 |         1.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/scndry_out                                                                                                                                                               |                3 |              7 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                         |                1 |              7 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                                       | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                                                              |                3 |              7 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_5                                                                                                                                                                                                                          | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/sts_tready_reg_1[0]                                                                                                                                                                                        | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/zonePlateVAddr0                                                                                                                                               | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/ap_CS_fsm_reg[2]_4                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/E[0]                                                                                    | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/en_hs_lpn_sync_r                                                                 |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                               |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId[7]_i_1_n_5                                                                                                                                                                                                                          | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_5                                                                                                                                                                                                                    | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId[7]_i_1_n_5                                                                                                                                                                                                                            | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/CTRL_s_axi_U/int_colorFormat[7]_i_1_n_5                                                                                                                                                                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_5                                                                                                                                                                                                                         | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0[0]                                                                                                                                                            | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lx_info                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                 | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/crc_start_d1_reg[0]                                                                                                                                                                                                               | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                       | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/crc_start_d1_reg[1]                                                                                                                                                                                                               | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                 | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_5                                                                                                                                                                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/sts_tready_reg_0[0]                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/CTRL_s_axi_U/int_enableInput[7]_i_1_n_5                                                                                                                                                                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0                                                                                                                                                                                      | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                       | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                8 |              8 |         1.00 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                 | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                              |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/E[0]                                                                                    | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/en_hs_lpn_sync_r                                                                 |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/zonePlateVAddr0                                                                                                                                               |                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                           | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                            |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                           | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                           |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/add_ln1315_reg_40750                                                                                                                                          |                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                              |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]                                                     | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18][0]                                                   |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/width_c_U/E[0]                                                                                                                                                                                                                    | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                                         | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                               |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1                                                                                                                                                  | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/sel                                                                                        | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt[7]_i_1_n_0                                                               |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]                                                     | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                                                   |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1                                                                                                                                                  | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt[7]_i_2__0_n_0                                                                   | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt[7]_i_1__0_n_0                                                            |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/vid_io_out_ce_0[0]                                                                                                                                                                                       | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                               | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                     | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                                        | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                              |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                              | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                 |                5 |              9 |         1.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                                                        | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                           |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                                        | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                           |                2 |              9 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                                        | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                           |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                                        | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                           |                4 |              9 |         2.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg[0]                                                                                                                              |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                4 |              9 |         2.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                                             |                1 |              9 |         9.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                       |                                                                                                                                                                                                                                                                              |                1 |              9 |         9.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                        |                                                                                                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                                                    |                4 |              9 |         2.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                                                    |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                        | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                |                                                                                                                                                                                                                                                                              |                1 |              9 |         9.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                             | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                2 |              9 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                             | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                2 |              9 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg_1[0]                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0                                                                    |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg_0[0]                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                                                    |                4 |              9 |         2.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                       | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternCheckerBoard_fu_1532/yCount_V_30                                                                                                                | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternCheckerBoard_fu_1532/yCount_V_3                                                                                                          |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternCrossHatch_fu_1563/grp_reg_ap_uint_10_s_fu_222/icmp_ln1405_1_reg_547_reg[0][0]                                                                  | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternCrossHatch_fu_1563/grp_reg_ap_uint_10_s_fu_222/SR[0]                                                                                     |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternTartanColorBars_fu_1582/tpgTartanBarArray_U/E[0]                                                                                                | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternTartanColorBars_fu_1582/xCount_V[9]_i_1_n_5                                                                                              |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternTartanColorBars_fu_1582/yCount_V[9]_i_2_n_5                                                                                                     | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternTartanColorBars_fu_1582/yCount_V                                                                                                         |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                     | system_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                     | system_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                             |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/ap_CS_fsm_reg[2]_2[0]                                                                                                                                         |                                                                                                                                                                                                                                                                              |                5 |             10 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                                                      |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                                      |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                             |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_585_2_fu_302/downleft_val_V_1_reg_838                                                                                                                                          |                                                                                                                                                                                                                                                                              |                6 |             10 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                           |                                                                                                                                                                                                                                                                              |                6 |             10 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                              |                1 |             10 |        10.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                              |                1 |             10 |        10.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                              |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/vfb_data[9]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/rampVal_20                                                                                                                                                    |                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_212/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                              |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_269_4_fu_320/shiftReg_ce                                                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_269_4_fu_320/icmp_ln390_reg_4217_pp0_iter15_reg_reg[0]_11                                                                                                                                 |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                           |                                                                                                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                                      |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                              |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                              |                1 |             10 |        10.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                             |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_269_4_fu_320/g_1_reg_985                                                                                                                                                                         |                                                                                                                                                                                                                                                                              |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/ap_CS_fsm_reg[0]_0[0]                                                                                                                                                                                            | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/colorFormat_c_U/U_system_v_tpg_0_1_fifo_w8_d2_S_ram/SR[0]                                                                                                                                                                  |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/tpgBackground_U0_ap_ready                                                                                                                                                                                        |                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/flow_control_loop_pipe_sequential_init_U/icmp_ln1028_reg_3735_pp0_iter9_reg_reg[0][0]                                                                         |                                                                                                                                                                                                                                                                              |                5 |             10 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/hdata0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                              |                7 |             10 |         1.43 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/rampVal_10                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                6 |             10 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                                          |                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/flow_control_loop_pipe_sequential_init_U/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ap_start_reg_reg_4                                                | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/bckgndId_c_channel_U/U_system_v_tpg_0_1_fifo_w8_d2_S_ram/SS[0]                                                                                                                                                             |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |                1 |             10 |        10.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                              |                1 |             10 |        10.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                              |                1 |             10 |        10.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternCheckerBoard_fu_1532/grp_tpgPatternCheckerBoard_fu_1532_ap_ready                                                                                | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternCheckerBoard_fu_1532/xCount_V_3[9]_i_1_n_5                                                                                               |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143/ap_NS_fsm110_out                                                                                                                   |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                            | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                  |                1 |             10 |        10.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[0][0]                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_1[0]                                                                                 |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[1][0]                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_0[0]                                                                                 |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_3[0]                                                                                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0[0]                                                                                 |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_2[0]                                                                                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_fwft.empty_fwft_i_reg[0]                                                                                                  |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_4[0]                                                                                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                                                                   |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_5[0]                                                                                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                         |                5 |             10 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                              |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[3][0]                                 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_2[0]                                                                                 |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_273_1_fu_84/flow_control_loop_pipe_sequential_init_U/i_fu_520                                                                                                                                                    |                                                                                                                                                                                                                                                                              |                4 |             11 |         2.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_833_2_fu_262_ap_start_reg0                                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/SR[0]                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state7                                                                                                                                                                                                             | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/ap_NS_fsm15_out                                                                                                                                                                                                       |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                               | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_585_2_fu_302/flow_control_loop_pipe_sequential_init_U/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_585_2_fu_302_ap_start_reg_reg[0]                                               | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_585_2_fu_302/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                             |                2 |             11 |         5.50 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/ram_rd_en_i                                                                                                                            | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                        |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_285_4_fu_100/flow_control_loop_pipe_sequential_init_U/internal_empty_n_reg_0[0]                                                                                                                                  | system_i/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_285_4_fu_100/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                               |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_585_2_fu_302/flow_control_loop_pipe_sequential_init_U/x_fu_284_reg[6][0]                                                                                                       |                                                                                                                                                                                                                                                                              |                1 |             11 |        11.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/ap_CS_fsm_reg[2]_0[0]                                                                                                                                                                                                                      | system_i/v_gamma_lut_0/inst/Gamma_U0/ap_NS_fsm13_out                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_177/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                         | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_177/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                 |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state5                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                              |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_585_2_fu_302_ap_start_reg0                                                                                                                                                     | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/DebayerRatBorBatR_U0_bayerPhase_c_write                                                                                                                                                                           |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/xBar_V[10]_i_2_n_5                                                                                                                                            | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/flow_control_loop_pipe_sequential_init_U/xBar_V[10]_i_4[0]                                                                                             |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternCrossHatch_fu_1563/vHatch[0]_i_2_n_5                                                                                                            | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternCrossHatch_fu_1563/vHatch0                                                                                                               |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state4                                                                                                                                                                                       | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/MultiPixStream2AXIvideo_U0/ap_NS_fsm13_out                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state2                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                2 |             11 |         5.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state7                                                                                                                                                                                       | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/AXIvideo2MultiPixStream_U0/SR[0]                                                                                                                                                                                           |                2 |             11 |         5.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/AXIvideo2MultiPixStream_U0/i_4_reg_5050                                                                                                                                                                                           |                                                                                                                                                                                                                                                                              |                2 |             11 |         5.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_251/flow_control_loop_pipe_sequential_init_U/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_251_ap_start_reg_reg_1[0]                           | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_251/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                           |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_833_2_fu_262/flow_control_loop_pipe_sequential_init_U/internal_empty_n_reg[0]                                                                                                      |                                                                                                                                                                                                                                                                              |                2 |             11 |         5.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_833_2_fu_262/flow_control_loop_pipe_sequential_init_U/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_833_2_fu_262_ap_start_reg_reg[0]                                                     | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_833_2_fu_262/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                 |                5 |             11 |         2.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_269_4_fu_320/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter16_reg_0[0]                                                                                                          |                                                                                                                                                                                                                                                                              |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                       | system_i/v_demosaic_0/inst/CTRL_s_axi_U/rdata[15]_i_1_n_3                                                                                                                                                                                                                    |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/ap_NS_fsm[4]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                              |                4 |             11 |         2.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/axi_0_2_lcssa_reg_132[9]_i_1_n_3                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |                6 |             11 |         1.83 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/ap_CS_fsm_state7                                                                                                                                                                                                                  | system_i/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/ap_NS_fsm15_out                                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/ap_CS_fsm_state5                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |                2 |             11 |         5.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/regslice_both_s_axis_video_V_data_V_U/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                              |                6 |             11 |         1.83 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_185/flow_control_loop_pipe_sequential_init_U/grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_185_ap_start_reg_reg_1[0]                                                              | system_i/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_185/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                          |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/mm2s_hrd_resetn                                                                                                                                                          |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_185/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                              |                6 |             11 |         1.83 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s2mm_hrd_resetn                                                                                                                                                          |                1 |             11 |        11.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                 |                                                                                                                                                                                                                                                                              |                1 |             12 |        12.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count                                                                                                                                                                                                                 | system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[11]_i_1_n_0                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                               | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                              |                6 |             12 |         2.00 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                       | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                3 |             12 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                    | system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[11]_i_1_n_0                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                               | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp54_in                                                                                                                                                                                                                        | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                 |                                                                                                                                                                                                                                                                              |                1 |             12 |        12.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                           | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                                                                                                                          | system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[11]_i_1_n_0                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                6 |             12 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                              |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/entry_proc_U0/ap_sync_reg_channel_write_passthruStartY_c_channel                                                                                                                                                           |                5 |             12 |         2.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |                2 |             12 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                              |                2 |             12 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                              |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |                2 |             12 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                              |                6 |             12 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                              |                2 |             12 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                                                                                              |                                                                                                                                                                                                                                                                              |                7 |             12 |         1.71 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                9 |             12 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                              |                6 |             12 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                        | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                6 |             12 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                          | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                7 |             12 |         1.71 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                       | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/aw_hs                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1__0_n_0                                                                                                                                                                                  | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                3 |             13 |         4.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/axis_beat_smpld                                                                                                                                                                                                                 | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0                                                                                                                                                                                  |                2 |             13 |         6.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                7 |             13 |         1.86 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                                         | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                7 |             13 |         1.86 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                     |                3 |             13 |         4.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                           | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[12]_i_1_n_0                                                                                                                                                                                                           |                3 |             13 |         4.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                7 |             13 |         1.86 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                5 |             13 |         2.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                8 |             13 |         1.62 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_269_4_fu_320/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter16_reg_1[0]                                                                                                          |                                                                                                                                                                                                                                                                              |                5 |             14 |         2.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                |                                                                                                                                                                                                                                                                              |                2 |             14 |         7.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                     | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                        |                4 |             14 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                                         | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg_0[0]                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                                                                                                              |                6 |             14 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                4 |             14 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                5 |             14 |         2.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                             | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FREE_RUN_MODE.frame_sync_out_reg_0[0]                                                                                                                                                                     |                4 |             14 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                1 |             14 |        14.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_585_2_fu_302/flow_control_loop_pipe_sequential_init_U/p_2_in                                                                                                                   |                                                                                                                                                                                                                                                                              |                5 |             14 |         2.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_833_2_fu_262/flow_control_loop_pipe_sequential_init_U/p_2_in                                                                                                                       |                                                                                                                                                                                                                                                                              |                6 |             14 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             15 |         2.50 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/en_hs_lpn_sync_r                                                                 |                5 |             15 |         3.00 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/en_hs_lpn_sync_r                                                                 |                7 |             15 |         2.14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                6 |             15 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                       | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                5 |             15 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternTartanColorBars_fu_1582/tpgBarSelYuv_y29_U/E[0]                                                                                                 |                                                                                                                                                                                                                                                                              |                3 |             15 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                      | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                          |                2 |             15 |         7.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                 | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                     |                4 |             15 |         3.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/E[0]                                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                                    |                3 |             15 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_269_4_fu_320/mac_muladd_14s_10ns_24s_25_4_1_U61/system_v_demosaic_0_1_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/CEB1                                                                              | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                8 |             15 |         1.88 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                           | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                6 |             16 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/phi_mul_fu_518                                                                                                                                                | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                         |                2 |             16 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                             | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                7 |             16 |         2.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/Q[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  system_i/clk_wiz/inst/clk_out1                                                                                                                                                  |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.bd_e207_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/sync_flop_1                                                                                |                7 |             16 |         2.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |               10 |             16 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_181_2_fu_88/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                     | system_i/v_demosaic_0/inst/start_for_MultiPixStream2AXIvideo_U0_U/SR[0]                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                          | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                              |                3 |             16 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_zonePlateVAddr_ap_vld                                                                                      |                                                                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1051_2_fu_156_ap_start_reg0                                                                                                                                                                       | system_i/v_demosaic_0/inst/ZipperRemoval_U0/ap_NS_fsm12_out                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternDPColorSquare_fu_1489/DPtpgBarSelYuv_709_y_U/internal_empty_n_reg                                                                               | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                |                                                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/CTRL_s_axi_U/int_width[15]_i_1_n_3                                                                                                                                                                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                9 |             16 |         1.78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                |                                                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state2                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/CTRL_s_axi_U/ap_sync_reg_Block_split1_proc_U0_ap_ready_reg                                                                                                                                                                                               | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  system_i/clk_wiz/inst/clk_out1                                                                                                                                                  | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/time_out_counter                                                                                                                                                              | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/reset_timer_r                                                                                                                                                          |                3 |             16 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               10 |             16 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/Q[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                8 |             16 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/CTRL_s_axi_U/int_bayer_phase[15]_i_1_n_3                                                                                                                                                                                                                 | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                                                                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                2 |             16 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_181_2_fu_88/flow_control_loop_pipe_sequential_init_U/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_181_2_fu_88_ap_start_reg_reg_0[0]                                        | system_i/v_demosaic_0/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_181_2_fu_88/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                             |                3 |             16 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |               10 |             16 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/Q[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContStart[15]_i_1_n_5                                                                                                                                                                                                               | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/entry_proc_U0/shiftReg_ce_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lp_count_pulse_0                                                                                                                                                                                                      | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lp_count_pulse_1                                                                                                                                                                                                      | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lp_count_pulse_2                                                                                                                                                                                                      | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lp_count_pulse_3                                                                                                                                                                                                      | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/CTRL_s_axi_U/int_passthruEndY[15]_i_1_n_5                                                                                                                                                                                                                     | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_5                                                                                                                                                                                                                    | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               12 |             16 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |                8 |             16 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/CTRL_s_axi_U/int_passthruEndX[15]_i_1_n_5                                                                                                                                                                                                                     | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/p_0_in__0__0[31]                                                                                                                                                                                                      | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_5                                                                                                                                                                                                               | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_5                                                                                                                                                                                                               | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxSize[15]_i_1_n_5                                                                                                                                                                                                                          | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/CTRL_s_axi_U/int_field_id[15]_i_1_n_5                                                                                                                                                                                                                         | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               12 |             16 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorG[15]_i_1_n_5                                                                                                                                                                                                                        | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               14 |             16 |         1.14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/crc_trig_d1                                                                                                                                                                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/cur_byte_cnt[15]_i_2_n_0                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/cur_byte_cnt[15]_i_1_n_0                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/CTRL_s_axi_U/int_passthruStartY[15]_i_1_n_5                                                                                                                                                                                                                   | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorR[15]_i_1_n_5                                                                                                                                                                                                                        | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY[15]_i_1_n_5                                                                                                                                                                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               12 |             16 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta[15]_i_1_n_5                                                                                                                                                                                                               | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorB[15]_i_1_n_5                                                                                                                                                                                                                        | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairX[15]_i_1_n_5                                                                                                                                                                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               12 |             16 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_5                                                                                                                                                                                                                           | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/CTRL_s_axi_U/int_passthruStartX[15]_i_1_n_5                                                                                                                                                                                                                   | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/entry_proc_U0/shiftReg_ce_10                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                              |                7 |             16 |         2.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/CTRL_s_axi_U/int_width[15]_i_1_n_5                                                                                                                                                                                                                            | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc1[31]_i_1_n_0                                                                                                                                                                                             | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc2[31]_i_1_n_0                                                                                                                                                                                             | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc3[31]_i_1_n_0                                                                                                                                                                                             | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/entry_proc_U0/shiftReg_ce_9                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/entry_proc_U0/shiftReg_ce_3                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ap_start_reg0                                                                                                                                                 | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/width_c_U/tpgBackground_U0_colorFormat_read                                                                                                                                                                                |                3 |             16 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/int_video_format[15]_i_1_n_4                                                                                                                                                                                                               | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/int_width[15]_i_1_n_4                                                                                                                                                                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_4                                                                                                                                                                                                                     | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                           | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                2 |             16 |         8.00 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                4 |             16 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/rdata[31]_i_2_n_4                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                              |               11 |             16 |         1.45 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/rdata[31]_i_2_n_4                                                                                                                                                                                                                          | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/rdata[31]_i_1_n_4                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/flow_control_loop_pipe_sequential_init_U/icmp_ln1286_reg_3762_pp0_iter4_reg_reg[0][0]                                                                         |                                                                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                             |                                                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/ap_CS_fsm_state2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/flow_control_loop_pipe_sequential_init_U/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ap_start_reg_reg_2[0]                                             | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                     |                2 |             16 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_215_2_fu_80/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                    | system_i/v_gamma_lut_0/inst/start_for_MultiPixStream2AXIvideo_U0_U/SR[0]                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/diwc_valid_int                                                                                                                                                                                                                   | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/byte_cnt_reg[15]_i_1_n_0                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                           |                                                                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/cur_lp_wc_lte4_i_1_n_0                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_215_2_fu_80/flow_control_loop_pipe_sequential_init_U/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_215_2_fu_80_ap_start_reg_reg_0[0]                                       | system_i/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_215_2_fu_80/flow_control_loop_pipe_sequential_init_U/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_215_2_fu_80_ap_start_reg_reg_1[0]                                |                3 |             16 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_269_4_fu_320_ap_start_reg0                                                                                                                                                                       | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/DebayerG_U0_bayerPhase_c9_write                                                                                                                                                                                            |                3 |             17 |         5.67 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                    | system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                    |                6 |             17 |         2.83 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_269_4_fu_320/g_reg_47540                                                                                                                                                                         |                                                                                                                                                                                                                                                                              |                3 |             17 |         5.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_269_4_fu_320/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter16_reg_2[0]                                                                                                          | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_269_4_fu_320/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                               |                3 |             17 |         5.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1051_2_fu_156/x_fu_128                                                                                                                                                                            | system_i/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1051_2_fu_156/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                               |                3 |             17 |         5.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                   | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                          |                6 |             17 |         2.83 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_833_2_fu_262_ap_start_reg0                                                                                                                                                         |                                                                                                                                                                                                                                                                              |                9 |             18 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/add_ln1260_reg_38320                                                                                                                                          |                                                                                                                                                                                                                                                                              |                4 |             18 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/b_reg_3792[9]_i_1_n_5                                                                                                                                         |                                                                                                                                                                                                                                                                              |                3 |             18 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                             | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                                        |                5 |             18 |         3.60 |
|  system_i/clk_wiz/inst/clk_out1                                                                                                                                                  |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                                                     |               13 |             19 |         1.46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_585_2_fu_302_ap_start_reg0                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                5 |             19 |         3.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                     |                                                                                                                                                                                                                                                                              |                2 |             19 |         9.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_269_4_fu_320_ap_start_reg0                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                5 |             19 |         3.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                         |                9 |             19 |         2.11 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_585_2_fu_302/pix_val_V_reg_923[9]_i_1_n_3                                                                                                                                      |                                                                                                                                                                                                                                                                              |                6 |             20 |         3.33 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/ppi_rdvld                                                                                                                                                                                                                  | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff[2]                                                                                                                                                                                                    |                3 |             20 |         6.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_185/flow_control_loop_pipe_sequential_init_U/shiftReg_ce                                                                                                                           |                                                                                                                                                                                                                                                                              |                4 |             20 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_585_2_fu_302/ap_phi_reg_pp0_iter5_b_1_reg_10720                                                                                                                                | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_585_2_fu_302/ap_phi_reg_pp0_iter5_r_1_reg_1063[9]_i_1_n_3                                                                                                               |                8 |             20 |         2.50 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wen_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                3 |             20 |         6.67 |
|  system_i/clk_wiz/inst/clk_out1                                                                                                                                                  | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.bd_e207_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/timeout_cntr                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.bd_e207_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/timeout_cntr_rst                                                                                              |                3 |             20 |         6.67 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata[39]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                              |                5 |             20 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_269_4_fu_320/shiftReg_ce                                                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_269_4_fu_320/icmp_ln390_reg_4217_pp0_iter15_reg_reg[0]_0                                                                                                                                  |                5 |             20 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                       |                                                                                                                                                                                                                                                                              |                2 |             20 |        10.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/diwc_valid_int                                                                                                                                                                                                                   | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                6 |             20 |         3.33 |
|  system_i/clk_wiz/inst/clk_out1                                                                                                                                                  | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync1_i/cl_rx_state_reg[1]_0                                                                                                   | system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_div4clk_i_1_n_0                                                                                                     |                3 |             21 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]                                                     | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                7 |             21 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter11_reg_0[0]                                                                                    |                                                                                                                                                                                                                                                                              |                9 |             21 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter11_reg[0]                                                                                      |                                                                                                                                                                                                                                                                              |               11 |             21 |         1.91 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_585_2_fu_302/ret_21_reg_2879[10]_i_1_n_3                                                                                                                                       |                                                                                                                                                                                                                                                                              |                4 |             22 |         5.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_585_2_fu_302/CH_reg_28990                                                                                                                                                      |                                                                                                                                                                                                                                                                              |                5 |             22 |         4.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc1[15]_i_1_n_0                                                                                                                                                                                             | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               11 |             22 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state4                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                              |               10 |             22 |         2.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state2                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                6 |             22 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc3[15]_i_1_n_0                                                                                                                                                                                             | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               11 |             22 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                           |                3 |             22 |         7.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]                                                     | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               10 |             22 |         2.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc9[15]_i_1_n_0                                                                                                                                                                                             | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               11 |             22 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc8[15]_i_1_n_0                                                                                                                                                                                             | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               10 |             22 |         2.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc7[15]_i_1_n_0                                                                                                                                                                                             | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               12 |             22 |         1.83 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/ap_CS_fsm_state4                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |                6 |             22 |         3.67 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                                         | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               12 |             22 |         1.83 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc6[15]_i_1_n_0                                                                                                                                                                                             | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               12 |             22 |         1.83 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                               | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                          |                4 |             22 |         5.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc5[15]_i_1_n_0                                                                                                                                                                                             | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                9 |             22 |         2.44 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc4[15]_i_1_n_0                                                                                                                                                                                             | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                7 |             22 |         3.14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc2[15]_i_1_n_0                                                                                                                                                                                             | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               11 |             22 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc15[15]_i_1_n_0                                                                                                                                                                                            | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               13 |             22 |         1.69 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc13[15]_i_1_n_0                                                                                                                                                                                            | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               10 |             22 |         2.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                |                                                                                                                                                                                                                                                                              |                2 |             22 |        11.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc12[15]_i_1_n_0                                                                                                                                                                                            | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                9 |             22 |         2.44 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc11[15]_i_1_n_0                                                                                                                                                                                            | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                9 |             22 |         2.44 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc10[15]_i_1_n_0                                                                                                                                                                                            | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               13 |             22 |         1.69 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc14[15]_i_1_n_0                                                                                                                                                                                            | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               12 |             22 |         1.83 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc0[15]_i_1_n_0                                                                                                                                                                                             | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               11 |             22 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                   |                3 |             22 |         7.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                    |                                                                                                                                                                                                                                                                              |                2 |             23 |        11.50 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_14[0]                                                                                                                                                                                        | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               18 |             24 |         1.33 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                         | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               10 |             24 |         2.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                              | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                9 |             24 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_349[0]                                                                                                                                                                                       | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               18 |             24 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                9 |             24 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                              |               10 |             24 |         2.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/E[0]                                                                                                                                                                                                                  | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               13 |             24 |         1.85 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                                         | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               20 |             24 |         1.20 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                                         | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               16 |             24 |         1.50 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                                         | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               17 |             24 |         1.41 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_16[0]                                                                                                                                                                                        | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               17 |             24 |         1.41 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                   | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                    |                7 |             24 |         3.43 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                         | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               15 |             24 |         1.60 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_350[0]                                                                                                                                                                                       | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               20 |             24 |         1.20 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                                         | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               17 |             24 |         1.41 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_351[0]                                                                                                                                                                                       | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               19 |             24 |         1.26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                        | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                    |                8 |             24 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                         | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               18 |             24 |         1.33 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                         | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               14 |             24 |         1.71 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_15[0]                                                                                                                                                                                        | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               12 |             24 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                              | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               19 |             24 |         1.26 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_17[0]                                                                                                                                                                                        | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               18 |             24 |         1.33 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                                         | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               15 |             24 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                              |               10 |             24 |         2.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                           | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                        |                4 |             24 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                          | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                3 |             25 |         8.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                              |                9 |             25 |         2.78 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                                         | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               18 |             25 |         1.39 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternDPColorSquare_fu_1489/DPtpgBarSelYuv_709_y_U/DPtpgBarSelRgb_CEA_b_ce0                                                                           |                                                                                                                                                                                                                                                                              |               10 |             25 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                2 |             25 |        12.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/E[1]                                                                                                                                                                                                                  | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               19 |             25 |         1.32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                              |                9 |             25 |         2.78 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                         | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               13 |             26 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_12[0]                                                                                                                                                                                        | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               15 |             26 |         1.73 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/dest_hsdata_en                                                                                                                                                                                           |                                                                                                                                                                                                                                                                              |                7 |             26 |         3.71 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/dest_req                                                                                                                                                                                                 | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                7 |             26 |         3.71 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/p_0_in                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                              |                8 |             26 |         3.25 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_11[0]                                                                                                                                                                                        | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               15 |             26 |         1.73 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                         | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               15 |             26 |         1.73 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/phecc_start_d1                                                                                                                                                                                                                    | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               12 |             26 |         2.17 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_10[0]                                                                                                                                                                                        | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               14 |             26 |         1.86 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternCrossHatch_fu_1563/grp_reg_ap_uint_10_s_fu_222/E[0]                                                                                             |                                                                                                                                                                                                                                                                              |                7 |             26 |         3.71 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                         | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |                7 |             26 |         3.71 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                                         | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |                7 |             26 |         3.71 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/ap_phi_reg_pp0_iter12_outpix_0_0_0_0_0_load421_reg_13920                                                                                                      |                                                                                                                                                                                                                                                                              |               14 |             26 |         1.86 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                                         | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               11 |             26 |         2.36 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                                         | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |                9 |             26 |         2.89 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_4[0]                                                                                                                                                                                         | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               13 |             26 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                                         | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |                9 |             26 |         2.89 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/SR[0]                                                                                                                                                                                                                    |               11 |             26 |         2.36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/ier[31]_i_1_n_0                                                                                                                                                                                                       | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               19 |             27 |         1.42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/cur_lp_vc0                                                                                                                                                                                                                      | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/cur_lp_wc_lte4_i_1_n_0                                                                                                                                                                                                   |                3 |             27 |         9.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/ecc_done                                                                                                                                                                                                                         | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                9 |             27 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                        | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                                        |                8 |             27 |         3.38 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                                              |                7 |             28 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                              |                3 |             28 |         9.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                2 |             28 |        14.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                              |                3 |             28 |         9.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                                              |                8 |             28 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                                              |                5 |             29 |         5.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                                              |                6 |             29 |         4.83 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                              |                3 |             29 |         9.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0                                                                                                                                                                                        | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/m_axis_aresetn_1                                                                                                                                                                                                          |                4 |             29 |         7.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                              |                3 |             29 |         9.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_payload_A[29]_i_1__0_n_5                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                5 |             30 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_177/flow_control_loop_pipe_sequential_init_U/shiftReg_ce                                                                                                                  |                                                                                                                                                                                                                                                                              |                2 |             30 |        15.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/AXIvideo2MultiPixStream_U0/axi_data_V_2_fu_124[29]_i_1_n_5                                                                                                                                                                        |                                                                                                                                                                                                                                                                              |                8 |             30 |         3.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_279/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                            |                                                                                                                                                                                                                                                                              |               10 |             30 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_payload_B[29]_i_1__0_n_5                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                5 |             30 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_204/flow_control_loop_pipe_sequential_init_U/eol_0_lcssa_reg_145_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                              |               10 |             30 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/flow_control_loop_pipe_sequential_init_U/cmp6_reg_1543_reg[0][0]                                                                                              |                                                                                                                                                                                                                                                                              |                6 |             30 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |               12 |             30 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_269_4_fu_320/shiftReg_ce                                                                                                                                                                         |                                                                                                                                                                                                                                                                              |               15 |             30 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |               13 |             30 |         2.31 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_833_2_fu_262/pix_val_V_7_reg_697                                                                                                                                                   |                                                                                                                                                                                                                                                                              |               14 |             30 |         2.14 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                                      | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                              |                3 |             30 |        10.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_251/flow_control_loop_pipe_sequential_init_U/shiftReg_ce                                                                                            |                                                                                                                                                                                                                                                                              |                2 |             30 |        15.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                 |                                                                                                                                                                                                                                                                              |               14 |             30 |         2.14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/add_ln1258_1_reg_38430                                                                                                                                        |                                                                                                                                                                                                                                                                              |                6 |             30 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/ap_phi_reg_pp0_iter7_outpix_0_0_0_0_0_load421_reg_13920                                                                                                       |                                                                                                                                                                                                                                                                              |                9 |             30 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/mul_mul_20s_8ns_28_4_1_U117/system_v_tpg_0_1_mul_mul_20s_8ns_28_4_1_DSP48_9_U/E[0]                                                                            |                                                                                                                                                                                                                                                                              |               12 |             30 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_285_4_fu_100/shiftReg_ce                                                                                                                                                                                         |                                                                                                                                                                                                                                                                              |                2 |             30 |        15.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/ap_phi_reg_pp0_iter5_outpix_0_0_0_0_0_load421_reg_13920                                                                                                       |                                                                                                                                                                                                                                                                              |               12 |             30 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                      |                                                                                                                                                                                                                                                                              |                5 |             30 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                      |                                                                                                                                                                                                                                                                              |                5 |             30 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/ap_phi_reg_pp0_iter3_outpix_0_0_0_0_0_load421_reg_13920                                                                                                       |                                                                                                                                                                                                                                                                              |               10 |             30 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/ap_phi_reg_pp0_iter2_outpix_0_0_0_0_0_load421_reg_1392[9]_i_1_n_5                                                                                             |                                                                                                                                                                                                                                                                              |               10 |             30 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/ap_phi_reg_pp0_iter9_outpix_0_0_0_0_0_load421_reg_13920                                                                                                       |                                                                                                                                                                                                                                                                              |               13 |             30 |         2.31 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1051_2_fu_156/select_ln1094_1_reg_10160                                                                                                                                                           |                                                                                                                                                                                                                                                                              |               12 |             30 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/ap_phi_reg_pp0_iter6_outpix_0_0_0_0_0_load421_reg_13920                                                                                                       |                                                                                                                                                                                                                                                                              |               13 |             30 |         2.31 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/ap_phi_reg_pp0_iter4_outpix_0_0_0_0_0_load421_reg_13920                                                                                                       |                                                                                                                                                                                                                                                                              |               10 |             30 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/control/pkt_valid                                                                                                                                                                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               10 |             30 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/shiftReg_ce                                                                                                                                                   |                                                                                                                                                                                                                                                                              |                2 |             30 |        15.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/p_0_0_0_0_0120401_load_1_reg_39340                                                                                                                            |                                                                                                                                                                                                                                                                              |               11 |             30 |         2.73 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1051_2_fu_156/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                              |                9 |             30 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                      |                                                                                                                                                                                                                                                                              |               11 |             30 |         2.73 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                      |                                                                                                                                                                                                                                                                              |               10 |             30 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/MultiPixStream2AXIvideo_U0/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |               12 |             30 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/MultiPixStream2AXIvideo_U0/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |               12 |             30 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/ap_phi_reg_pp0_iter10_outpix_0_0_0_0_0_load421_reg_13920                                                                                                      |                                                                                                                                                                                                                                                                              |               12 |             30 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_231/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_231_s_axis_video_TREADY                                                    |                                                                                                                                                                                                                                                                              |               15 |             31 |         2.07 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/AXIvideo2MultiPixStream_U0/axi_0_2_lcssa_reg_198[29]_i_1_n_5                                                                                                                                                                      |                                                                                                                                                                                                                                                                              |               14 |             31 |         2.21 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_251/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0][0]                                                                             |                                                                                                                                                                                                                                                                              |               15 |             31 |         2.07 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/ap_NS_fsm[4]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                              |                9 |             31 |         3.44 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/axi_0_2_lcssa_reg_124[29]_i_1_n_4                                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |               11 |             31 |         2.82 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_177/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0][0]                                                                                                   |                                                                                                                                                                                                                                                                              |               12 |             31 |         2.58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/regslice_both_s_axis_video_V_data_V_U/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                              |               12 |             31 |         2.58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                4 |             31 |         7.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                            |               17 |             32 |         1.88 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                           | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                    |                5 |             32 |         6.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                            |               18 |             32 |         1.78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                            |               12 |             32 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                            |               15 |             32 |         2.13 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                                        | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_2[0]                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/count0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                             | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                7 |             32 |         4.57 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |               12 |             32 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                               |                                                                                                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]_0[0]                  |                                                                                                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                            | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_2[0]                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                            |               17 |             32 |         1.88 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                            |               16 |             32 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                              |                2 |             32 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/entry_proc_U0/shiftReg_ce_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/entry_proc_U0/shiftReg_ce_7                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/entry_proc_U0/shiftReg_ce_6                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/entry_proc_U0/shiftReg_ce_5                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                           | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/bayer_phase_assign_channel_U/U_system_v_demosaic_0_1_fifo_w16_d2_S_x_ram/shiftReg_ce                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                   | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0                                                                                                                                                                                            | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               13 |             32 |         2.46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/entry_proc_U0/shiftReg_ce_4                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/entry_proc_U0/shiftReg_ce_2                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/s_axi_rdata[31]_i_2_n_0                                                                                                                                                                                               | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/s_axi_rdata[31]_i_1_n_0                                                                                                                                                                                        |               22 |             32 |         1.45 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/entry_proc_U0/shiftReg_ce_1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/entry_proc_U0/shiftReg_ce                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/control/E[0]                                                                                                                                                                                                                           | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                                         | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               15 |             32 |         2.13 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/bayerPhase_c9_U/U_system_v_demosaic_0_1_fifo_w16_d2_S_ram/shiftReg_ce                                                                                                                                                                         |                                                                                                                                                                                                                                                                              |               11 |             32 |         2.91 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_557/E[0]                                                                                                                                                                                                                          | system_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_557/count_new_0_reg_332                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_557/count_new_0_reg_332                                                                                                                                                                                                           | system_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_557/s                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0                                                                                                                                                                           |               14 |             32 |         2.29 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                           |               17 |             32 |         1.88 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                            |               14 |             32 |         2.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                            |               14 |             32 |         2.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |               14 |             32 |         2.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               18 |             32 |         1.78 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/ram_rd_en_i                                                                                                                            |                                                                                                                                                                                                                                                                              |                6 |             33 |         5.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                   |               15 |             33 |         2.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lbuf_blk_wen_i                                                                                                                                                                                                 |               11 |             33 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |               10 |             33 |         3.30 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                          | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                        |                8 |             33 |         4.12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                              |                3 |             34 |        11.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                              |                3 |             34 |        11.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                9 |             34 |         3.78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                              |                3 |             34 |        11.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                6 |             34 |         5.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                              |                3 |             34 |        11.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                8 |             34 |         4.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                6 |             34 |         5.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                9 |             35 |         3.89 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                                              |                6 |             35 |         5.83 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                7 |             35 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               13 |             35 |         2.69 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                           | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                   |                4 |             35 |         8.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |               15 |             35 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                              |               20 |             35 |         1.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                                              |               10 |             35 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                 | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                      |                6 |             36 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                       |                7 |             36 |         5.14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                          | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                         |                5 |             36 |         7.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/sig_m_valid_dup_reg[0]                                                                                                       | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                      |                6 |             36 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/ZipperRemoval_U0/ap_CS_fsm_state4                                                                                                                                                                                                                        | system_i/v_demosaic_0/inst/ZipperRemoval_U0/ap_NS_fsm12_out                                                                                                                                                                                                                  |               16 |             37 |         2.31 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                9 |             38 |         4.22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0[0]                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               12 |             38 |         3.17 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516_ap_start_reg0                                                                                                                                                 |                                                                                                                                                                                                                                                                              |               17 |             38 |         2.24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               15 |             38 |         2.53 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/bSerie_V0                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                9 |             39 |         4.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                9 |             39 |         4.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                            |                                                                                                                                                                                                                                                                              |                3 |             39 |        13.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                9 |             39 |         4.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                5 |             39 |         7.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                              |               10 |             39 |         3.90 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                8 |             39 |         4.88 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |               10 |             39 |         3.90 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               10 |             39 |         3.90 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                              |               10 |             40 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                              |                3 |             40 |        13.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |               11 |             40 |         3.64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |                7 |             40 |         5.71 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                                                  |                                                                                                                                                                                                                                                                              |                3 |             40 |        13.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                7 |             40 |         5.71 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                               | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                       |               11 |             40 |         3.64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                         |                8 |             40 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |                8 |             41 |         5.12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                8 |             41 |         5.12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                3 |             42 |        14.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                              |                                                                                                                                                                                                                                                                              |                9 |             42 |         4.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                            | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                         |                4 |             42 |        10.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                          | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                3 |             42 |        14.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/mem_wdata[63]_i_1_n_0                                                                                                                                                                                                      |                6 |             42 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                      |                4 |             43 |        10.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                                            |               14 |             45 |         3.21 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                4 |             46 |        11.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                               | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                    |               10 |             47 |         4.70 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                              |                3 |             48 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |               10 |             48 |         4.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                                                             | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               13 |             48 |         3.69 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_585_2_fu_302/enable_V_reg_28340                                                                                                                                                |                                                                                                                                                                                                                                                                              |               16 |             48 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_269_4_fu_320/add_ln453_reg_4739[24]_i_1_n_3                                                                                                                                                      |                                                                                                                                                                                                                                                                              |               13 |             50 |         3.85 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_269_4_fu_320/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                              |               12 |             50 |         4.17 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg[0]                                                                                                               | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                               |                7 |             50 |         7.14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                               |                                                                                                                                                                                                                                                                              |                4 |             50 |        12.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                   | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                               |                9 |             50 |         5.56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/ap_NS_fsm[1]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |               19 |             51 |         2.68 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                               |                                                                                                                                                                                                                                                                              |                4 |             51 |        12.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/tpgBarSelYuv_y_U/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                              |               20 |             51 |         2.55 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                4 |             51 |        12.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                              |               17 |             52 |         3.06 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                              |               11 |             52 |         4.73 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                6 |             52 |         8.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                              |               19 |             52 |         2.74 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                              |               12 |             52 |         4.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                              |               12 |             52 |         4.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                              |               14 |             52 |         3.71 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                              |               13 |             52 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                              |               11 |             52 |         4.73 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                 |               25 |             53 |         2.12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |               10 |             54 |         5.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                              |               16 |             54 |         3.38 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                              |               10 |             54 |         5.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                              |               16 |             54 |         3.38 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                5 |             58 |        11.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                5 |             59 |        11.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_833_2_fu_262/shiftReg_ce                                                                                                                                                           |                                                                                                                                                                                                                                                                              |               17 |             60 |         3.53 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_585_2_fu_302/internal_full_n_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                              |               16 |             60 |         3.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1051_2_fu_156/shiftReg_ce                                                                                                                                                                         |                                                                                                                                                                                                                                                                              |               22 |             60 |         2.73 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/sband_tk_r_0                                                                                                                                                                                                                 | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               11 |             62 |         5.64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                 |                                                                                                                                                                                                                                                                              |               14 |             64 |         4.57 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |               13 |             64 |         4.92 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/p_3_in                                                                                                                                                                                                              | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               21 |             64 |         3.05 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.liv_data[63]_i_1_n_0                                                                                                                                                                               | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               21 |             64 |         3.05 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/m_axis_tdata[63]_i_2_n_0                                                                                                                                                                                                        | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               20 |             64 |         3.20 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                     | system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                         |               35 |             65 |         1.86 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                                                              | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                                                                       |               23 |             66 |         2.87 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                              |               28 |             67 |         2.39 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/ZipperRemoval_U0/ap_CS_fsm_state4                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                              |               25 |             67 |         2.68 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/ap_CS_fsm_reg[0]_0[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |               30 |             67 |         2.23 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0                                                                                                                                                                                      | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               23 |             68 |         2.96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               24 |             68 |         2.83 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                              |               24 |             69 |         2.88 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                              |               28 |             69 |         2.46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                              |               24 |             69 |         2.88 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                              |               21 |             69 |         3.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                          | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                6 |             71 |        11.83 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                              |               21 |             72 |         3.43 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                  |                                                                                                                                                                                                                                                                              |               25 |             72 |         2.88 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |               15 |             73 |         4.87 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                              |               13 |             73 |         5.62 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1051_2_fu_156/flow_control_loop_pipe_sequential_init_U/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1051_2_fu_156_ap_start_reg_reg_0[0]                                                                  |                                                                                                                                                                                                                                                                              |               27 |             74 |         2.74 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               21 |             77 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                   | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |               18 |             77 |         4.28 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                            | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               16 |             78 |         4.88 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               15 |             78 |         5.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/ap_CS_fsm_state4                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                              |               32 |             80 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_data[0][172]_i_1_n_0                                                                                                                                                                                            | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               21 |             81 |         3.86 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_data[1][172]_i_1_n_0                                                                                                                                                                                            | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               21 |             81 |         3.86 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1]_0                                                                                                                          |               12 |             83 |         6.92 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                6 |             83 |        13.83 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_833_2_fu_262/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                         |                                                                                                                                                                                                                                                                              |               25 |             85 |         3.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                8 |             89 |        11.12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_833_2_fu_262/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg[0]                                                                                               |                                                                                                                                                                                                                                                                              |               25 |             90 |         3.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_585_2_fu_302/flow_control_loop_pipe_sequential_init_U/icmp_ln585_reg_2662_reg[0][0]                                                                                            |                                                                                                                                                                                                                                                                              |               23 |             90 |         3.91 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               25 |             91 |         3.64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               30 |             91 |         3.03 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               26 |             91 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               27 |             91 |         3.37 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                                              |                6 |             96 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                                              |                6 |             96 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                                              |                6 |             96 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                                              |                6 |             96 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/AXIvideo2MultiPixStream_U0/shiftReg_ce_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                              |               34 |             96 |         2.82 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.res_data[63]_i_1_n_0                                                                                                                                                                               | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               32 |             98 |         3.06 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |               10 |            109 |        10.90 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_833_2_fu_262/ret_33_reg_25260                                                                                                                                                      |                                                                                                                                                                                                                                                                              |               20 |            112 |         5.60 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                     | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               58 |            112 |         1.93 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_833_2_fu_262/WEA[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                              |               50 |            120 |         2.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_833_2_fu_262/flow_control_loop_pipe_sequential_init_U/icmp_ln833_reg_2415_pp0_iter1_reg_reg[0][0]                                                                                  |                                                                                                                                                                                                                                                                              |               37 |            120 |         3.24 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                              |               22 |            131 |         5.95 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |               22 |            131 |         5.95 |
|  system_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_e207_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |               40 |            144 |         3.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                              |               26 |            145 |         5.58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |               26 |            145 |         5.58 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                    | system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                                                                  |               31 |            145 |         4.68 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                                         |               27 |            148 |         5.48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_585_2_fu_302/flow_control_loop_pipe_sequential_init_U/icmp_ln585_reg_2662_pp0_iter1_reg_reg[0][0]                                                                              |                                                                                                                                                                                                                                                                              |               55 |            150 |         2.73 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                |                                                                                                                                                                                                                                                                              |               10 |            160 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/entry_proc_U0/ap_return_0_preg[15]_i_1_n_5                                                                                                                                                                                        | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               48 |            160 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_269_4_fu_320/add_ln429_reg_4574[13]_i_1_n_3                                                                                                                                                      |                                                                                                                                                                                                                                                                              |               24 |            168 |         7.00 |
|  system_i/clk_wiz/inst/clk_out1                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |               39 |            170 |         4.36 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | system_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                                                                                                                                      | system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               48 |            173 |         3.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                |                                                                                                                                                                                                                                                                              |               11 |            176 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                |                                                                                                                                                                                                                                                                              |               11 |            176 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                |                                                                                                                                                                                                                                                                              |               12 |            184 |        15.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_269_4_fu_320/K_V_12_reg_4333[11]_i_1_n_3                                                                                                                                                         |                                                                                                                                                                                                                                                                              |               32 |            188 |         5.88 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_269_4_fu_320/ap_enable_reg_pp0_iter2_reg_0[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                              |               56 |            200 |         3.57 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_269_4_fu_320/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter16_reg[0]                                                                                                            |                                                                                                                                                                                                                                                                              |               45 |            200 |         4.44 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_585_2_fu_302/WEA[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                              |               76 |            210 |         2.76 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_CS_fsm_reg_n_3_[3]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                              |               76 |            210 |         2.76 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_585_2_fu_302/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                              |               87 |            221 |         2.54 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/grp_tpgPatternDPColorSquare_fu_1489/DPtpgBarSelYuv_709_y_U/internal_empty_n_reg                                                                               |                                                                                                                                                                                                                                                                              |               42 |            239 |         5.69 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_CS_fsm_reg_n_3_[3]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                              |               99 |            240 |         2.42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_CS_fsm_state4                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |               32 |            250 |         7.81 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_269_4_fu_320/add_ln70_7_reg_4465[13]_i_1_n_3                                                                                                                                                     |                                                                                                                                                                                                                                                                              |               58 |            276 |         4.76 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_269_4_fu_320/mac_muladd_14s_10ns_24s_25_4_1_U61/system_v_demosaic_0_1_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/CEB1                                                                              |                                                                                                                                                                                                                                                                              |               42 |            396 |         9.43 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     | system_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |              198 |            565 |         2.85 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |              236 |            969 |         4.11 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |              598 |           2083 |         3.48 |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


