Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sat Dec 30 14:46:58 2017
| Host         : travis-job-timvideos-hdmi2usb-litex-323160108.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a50t-csg325
| Speed File   : -2  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.379        0.000                      0                11531        0.071        0.000                      0                11531        0.264        0.000                       0                  3589  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk50                {0.000 10.000}       20.000          50.000          
  crg_pll_clk200     {0.000 2.500}        5.000           200.000         
  crg_pll_fb         {0.000 10.000}       20.000          50.000          
  crg_pll_sys        {0.000 5.000}        10.000          100.000         
  crg_pll_sys4x      {0.000 1.250}        2.500           400.000         
  crg_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk50                                                                                                                                                                  7.000        0.000                       0                     1  
  crg_pll_clk200           1.398        0.000                      0                   14        0.130        0.000                      0                   14        0.264        0.000                       0                    10  
  crg_pll_fb                                                                                                                                                          18.751        0.000                       0                     2  
  crg_pll_sys              1.379        0.000                      0                11517        0.071        0.000                      0                11517        3.870        0.000                       0                  3443  
  crg_pll_sys4x                                                                                                                                                        0.908        0.000                       0                   127  
  crg_pll_sys4x_dqs                                                                                                                                                    0.908        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk50
  To Clock:  clk50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk50 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_clk200
  To Clock:  crg_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.532ns  (logic 0.379ns (71.266%)  route 0.153ns (28.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.411     5.466    clk200_clk
    SLICE_X0Y78          FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDPE (Prop_fdpe_C_Q)         0.379     5.845 r  FDPE_2/Q
                         net (fo=1, routed)           0.153     5.998    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X0Y78          FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R2                                                0.000     2.000 r  clk50 (IN)
                         net (fo=0)                   0.000     2.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     3.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     4.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     4.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     5.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     5.850 r  BUFG_2/O
                         net (fo=8, routed)           1.304     7.154    clk200_clk
    SLICE_X0Y78          FDPE                                         r  FDPE_3/C
                         clock pessimism              0.312     7.466    
                         clock uncertainty           -0.039     7.427    
    SLICE_X0Y78          FDPE (Setup_fdpe_C_D)       -0.032     7.395    FDPE_3
  -------------------------------------------------------------------
                         required time                          7.395    
                         arrival time                          -5.998    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             3.187ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.590ns (36.733%)  route 1.016ns (63.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 10.156 - 5.000 ) 
    Source Clock Delay      (SCD):    5.468ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.413     5.468    clk200_clk
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDSE (Prop_fdse_C_Q)         0.348     5.816 r  crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.564     6.379    crg_reset_counter[1]
    SLICE_X1Y79          LUT4 (Prop_lut4_I0_O)        0.242     6.621 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.453     7.074    crg_reset_counter[3]_i_1_n_0
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.306    10.156    clk200_clk
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism              0.312    10.468    
                         clock uncertainty           -0.039    10.429    
    SLICE_X1Y79          FDSE (Setup_fdse_C_CE)      -0.168    10.261    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.261    
                         arrival time                          -7.074    
  -------------------------------------------------------------------
                         slack                                  3.187    

Slack (MET) :             3.187ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.590ns (36.733%)  route 1.016ns (63.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 10.156 - 5.000 ) 
    Source Clock Delay      (SCD):    5.468ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.413     5.468    clk200_clk
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDSE (Prop_fdse_C_Q)         0.348     5.816 r  crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.564     6.379    crg_reset_counter[1]
    SLICE_X1Y79          LUT4 (Prop_lut4_I0_O)        0.242     6.621 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.453     7.074    crg_reset_counter[3]_i_1_n_0
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.306    10.156    clk200_clk
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism              0.312    10.468    
                         clock uncertainty           -0.039    10.429    
    SLICE_X1Y79          FDSE (Setup_fdse_C_CE)      -0.168    10.261    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.261    
                         arrival time                          -7.074    
  -------------------------------------------------------------------
                         slack                                  3.187    

Slack (MET) :             3.187ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.590ns (36.733%)  route 1.016ns (63.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 10.156 - 5.000 ) 
    Source Clock Delay      (SCD):    5.468ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.413     5.468    clk200_clk
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDSE (Prop_fdse_C_Q)         0.348     5.816 r  crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.564     6.379    crg_reset_counter[1]
    SLICE_X1Y79          LUT4 (Prop_lut4_I0_O)        0.242     6.621 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.453     7.074    crg_reset_counter[3]_i_1_n_0
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.306    10.156    clk200_clk
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism              0.312    10.468    
                         clock uncertainty           -0.039    10.429    
    SLICE_X1Y79          FDSE (Setup_fdse_C_CE)      -0.168    10.261    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.261    
                         arrival time                          -7.074    
  -------------------------------------------------------------------
                         slack                                  3.187    

Slack (MET) :             3.187ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.590ns (36.733%)  route 1.016ns (63.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 10.156 - 5.000 ) 
    Source Clock Delay      (SCD):    5.468ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.413     5.468    clk200_clk
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDSE (Prop_fdse_C_Q)         0.348     5.816 r  crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.564     6.379    crg_reset_counter[1]
    SLICE_X1Y79          LUT4 (Prop_lut4_I0_O)        0.242     6.621 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.453     7.074    crg_reset_counter[3]_i_1_n_0
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.306    10.156    clk200_clk
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism              0.312    10.468    
                         clock uncertainty           -0.039    10.429    
    SLICE_X1Y79          FDSE (Setup_fdse_C_CE)      -0.168    10.261    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.261    
                         arrival time                          -7.074    
  -------------------------------------------------------------------
                         slack                                  3.187    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.600ns (41.181%)  route 0.857ns (58.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 10.156 - 5.000 ) 
    Source Clock Delay      (SCD):    5.468ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.413     5.468    clk200_clk
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDSE (Prop_fdse_C_Q)         0.348     5.816 r  crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.857     6.673    crg_reset_counter[1]
    SLICE_X1Y79          LUT2 (Prop_lut2_I1_O)        0.252     6.925 r  crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.925    crg_reset_counter[1]_i_1_n_0
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.306    10.156    clk200_clk
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism              0.312    10.468    
                         clock uncertainty           -0.039    10.429    
    SLICE_X1Y79          FDSE (Setup_fdse_C_D)        0.069    10.498    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.498    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.590ns (42.361%)  route 0.803ns (57.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 10.156 - 5.000 ) 
    Source Clock Delay      (SCD):    5.468ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.413     5.468    clk200_clk
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDSE (Prop_fdse_C_Q)         0.348     5.816 r  crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.803     6.619    crg_reset_counter[1]
    SLICE_X1Y79          LUT3 (Prop_lut3_I0_O)        0.242     6.861 r  crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     6.861    crg_reset_counter[2]_i_1_n_0
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.306    10.156    clk200_clk
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism              0.312    10.468    
                         clock uncertainty           -0.039    10.429    
    SLICE_X1Y79          FDSE (Setup_fdse_C_D)        0.032    10.461    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.461    
                         arrival time                          -6.861    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.611ns (43.217%)  route 0.803ns (56.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 10.156 - 5.000 ) 
    Source Clock Delay      (SCD):    5.468ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.413     5.468    clk200_clk
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDSE (Prop_fdse_C_Q)         0.348     5.816 r  crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.803     6.619    crg_reset_counter[1]
    SLICE_X1Y79          LUT4 (Prop_lut4_I2_O)        0.263     6.882 r  crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     6.882    crg_reset_counter[3]_i_2_n_0
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.306    10.156    clk200_clk
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism              0.312    10.468    
                         clock uncertainty           -0.039    10.429    
    SLICE_X1Y79          FDSE (Setup_fdse_C_D)        0.069    10.498    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.498    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.590ns (45.061%)  route 0.719ns (54.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 10.156 - 5.000 ) 
    Source Clock Delay      (SCD):    5.468ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.413     5.468    clk200_clk
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDSE (Prop_fdse_C_Q)         0.348     5.816 r  crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.719     6.535    crg_reset_counter[1]
    SLICE_X0Y79          LUT6 (Prop_lut6_I0_O)        0.242     6.777 r  crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     6.777    crg_ic_reset_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.306    10.156    clk200_clk
    SLICE_X0Y79          FDRE                                         r  crg_ic_reset_reg/C
                         clock pessimism              0.288    10.444    
                         clock uncertainty           -0.039    10.405    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.030    10.435    crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.830ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.348ns (56.204%)  route 0.271ns (43.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 10.156 - 5.000 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.411     5.466    clk200_clk
    SLICE_X0Y78          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDPE (Prop_fdpe_C_Q)         0.348     5.814 r  FDPE_3/Q
                         net (fo=5, routed)           0.271     6.085    clk200_rst
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.306    10.156    clk200_clk
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism              0.287    10.443    
                         clock uncertainty           -0.039    10.404    
    SLICE_X1Y79          FDSE (Setup_fdse_C_S)       -0.489     9.915    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  3.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.583     1.835    clk200_clk
    SLICE_X0Y78          FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDPE (Prop_fdpe_C_Q)         0.141     1.976 r  FDPE_2/Q
                         net (fo=1, routed)           0.064     2.039    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X0Y78          FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.851     2.383    clk200_clk
    SLICE_X0Y78          FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.548     1.835    
    SLICE_X0Y78          FDPE (Hold_fdpe_C_D)         0.075     1.910    FDPE_3
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.822%)  route 0.125ns (40.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.584     1.836    clk200_clk
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDSE (Prop_fdse_C_Q)         0.141     1.977 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.125     2.102    crg_reset_counter[0]
    SLICE_X0Y79          LUT6 (Prop_lut6_I1_O)        0.045     2.147 r  crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.147    crg_ic_reset_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.852     2.384    clk200_clk
    SLICE_X0Y79          FDRE                                         r  crg_ic_reset_reg/C
                         clock pessimism             -0.535     1.849    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.091     1.940    crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.183ns (49.336%)  route 0.188ns (50.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.584     1.836    clk200_clk
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDSE (Prop_fdse_C_Q)         0.141     1.977 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.188     2.165    crg_reset_counter[0]
    SLICE_X1Y79          LUT2 (Prop_lut2_I0_O)        0.042     2.207 r  crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.207    crg_reset_counter[1]_i_1_n_0
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.852     2.384    clk200_clk
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.836    
    SLICE_X1Y79          FDSE (Hold_fdse_C_D)         0.107     1.943    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.184ns (49.208%)  route 0.190ns (50.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.584     1.836    clk200_clk
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDSE (Prop_fdse_C_Q)         0.141     1.977 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.190     2.167    crg_reset_counter[0]
    SLICE_X1Y79          LUT4 (Prop_lut4_I1_O)        0.043     2.210 r  crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.210    crg_reset_counter[3]_i_2_n_0
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.852     2.384    clk200_clk
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.836    
    SLICE_X1Y79          FDSE (Hold_fdse_C_D)         0.107     1.943    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.743%)  route 0.188ns (50.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.584     1.836    clk200_clk
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDSE (Prop_fdse_C_Q)         0.141     1.977 f  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.188     2.165    crg_reset_counter[0]
    SLICE_X1Y79          LUT1 (Prop_lut1_I0_O)        0.045     2.210 r  crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.210    crg_reset_counter0[0]
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.852     2.384    clk200_clk
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.836    
    SLICE_X1Y79          FDSE (Hold_fdse_C_D)         0.091     1.927    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.478%)  route 0.190ns (50.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.584     1.836    clk200_clk
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDSE (Prop_fdse_C_Q)         0.141     1.977 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.190     2.167    crg_reset_counter[0]
    SLICE_X1Y79          LUT3 (Prop_lut3_I1_O)        0.045     2.212 r  crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.212    crg_reset_counter[2]_i_1_n_0
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.852     2.384    clk200_clk
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.836    
    SLICE_X1Y79          FDSE (Hold_fdse_C_D)         0.092     1.928    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.760%)  route 0.124ns (49.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.583     1.835    clk200_clk
    SLICE_X0Y78          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDPE (Prop_fdpe_C_Q)         0.128     1.963 r  FDPE_3/Q
                         net (fo=5, routed)           0.124     2.087    clk200_rst
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.852     2.384    clk200_clk
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism             -0.534     1.850    
    SLICE_X1Y79          FDSE (Hold_fdse_C_S)        -0.072     1.778    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.760%)  route 0.124ns (49.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.583     1.835    clk200_clk
    SLICE_X0Y78          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDPE (Prop_fdpe_C_Q)         0.128     1.963 r  FDPE_3/Q
                         net (fo=5, routed)           0.124     2.087    clk200_rst
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.852     2.384    clk200_clk
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism             -0.534     1.850    
    SLICE_X1Y79          FDSE (Hold_fdse_C_S)        -0.072     1.778    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.760%)  route 0.124ns (49.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.583     1.835    clk200_clk
    SLICE_X0Y78          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDPE (Prop_fdpe_C_Q)         0.128     1.963 r  FDPE_3/Q
                         net (fo=5, routed)           0.124     2.087    clk200_rst
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.852     2.384    clk200_clk
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism             -0.534     1.850    
    SLICE_X1Y79          FDSE (Hold_fdse_C_S)        -0.072     1.778    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.760%)  route 0.124ns (49.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.583     1.835    clk200_clk
    SLICE_X0Y78          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDPE (Prop_fdpe_C_Q)         0.128     1.963 r  FDPE_3/Q
                         net (fo=5, routed)           0.124     2.087    clk200_rst
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.852     2.384    clk200_clk
    SLICE_X1Y79          FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism             -0.534     1.850    
    SLICE_X1Y79          FDSE (Hold_fdse_C_S)        -0.072     1.778    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.309    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2    BUFG_2/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X0Y78      FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X0Y78      FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X0Y79      crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X1Y79      crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X1Y79      crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X1Y79      crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X1Y79      crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   PLLE2_BASE/CLKOUT3
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y78      FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y78      FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y79      crg_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y79      crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y79      crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y79      crg_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y79      crg_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y79      crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y79      crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y79      crg_reset_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y78      FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y78      FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y79      crg_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y79      crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y79      crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y79      crg_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y79      crg_reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y78      FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y78      FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y79      crg_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_fb
  To Clock:  crg_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_sys
  To Clock:  crg_pll_sys

Setup :            0  Failing Endpoints,  Worst Slack        1.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 FDPE/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.577ns  (logic 0.433ns (75.008%)  route 0.144ns (24.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=3442, routed)        1.441     5.495    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.433     5.928 r  FDPE/Q
                         net (fo=1, routed)           0.144     6.073    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y48         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R2                                                0.000     2.000 r  clk50 (IN)
                         net (fo=0)                   0.000     2.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     3.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     4.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     4.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349     5.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.850 r  BUFG/O
                         net (fo=3442, routed)        1.331     7.181    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.314     7.495    
                         clock uncertainty           -0.039     7.456    
    SLICE_X64Y48         FDPE (Setup_fdpe_C_D)       -0.004     7.452    FDPE_1
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain29_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        7.883ns  (logic 3.761ns (47.709%)  route 4.122ns (52.291%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=3442, routed)        1.411     5.466    sys_clk
    RAMB18_X0Y18         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     7.591 r  tag_mem_reg/DOADO[3]
                         net (fo=9, routed)           0.987     8.578    lm32_cpu/load_store_unit/DOADO[3]
    SLICE_X8Y45          LUT6 (Prop_lut6_I0_O)        0.105     8.683 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/O
                         net (fo=1, routed)           0.000     8.683    lm32_cpu/load_store_unit/tag_mem_reg_i_31_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.127 r  lm32_cpu/load_store_unit/tag_mem_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.127    lm32_cpu/load_store_unit/tag_mem_reg_i_24_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.227 r  lm32_cpu/load_store_unit/tag_mem_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.227    lm32_cpu/load_store_unit/tag_mem_reg_i_22_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     9.434 r  lm32_cpu/load_store_unit/tag_mem_reg_i_21/CO[0]
                         net (fo=6, routed)           0.441     9.875    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X13Y51         LUT6 (Prop_lut6_I3_O)        0.297    10.172 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.204    10.376    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X13Y51         LUT4 (Prop_lut4_I3_O)        0.110    10.486 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.334    10.820    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.268    11.088 r  lm32_cpu/load_store_unit/data_mem_grain28_reg_i_10/O
                         net (fo=4, routed)           1.231    12.319    lm32_cpu/load_store_unit/data_mem_grain28_reg_i_10_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I3_O)        0.105    12.424 r  lm32_cpu/load_store_unit/data_mem_grain29_reg_i_9/O
                         net (fo=2, routed)           0.925    13.349    data_port_we[29]
    RAMB18_X1Y30         RAMB18E1                                     r  data_mem_grain29_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=3442, routed)        1.276    15.126    sys_clk
    RAMB18_X1Y30         RAMB18E1                                     r  data_mem_grain29_reg/CLKARDCLK
                         clock pessimism              0.204    15.330    
                         clock uncertainty           -0.039    15.291    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    14.815    data_mem_grain29_reg
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -13.349    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain29_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        7.873ns  (logic 3.761ns (47.768%)  route 4.112ns (52.232%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=3442, routed)        1.411     5.466    sys_clk
    RAMB18_X0Y18         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     7.591 r  tag_mem_reg/DOADO[3]
                         net (fo=9, routed)           0.987     8.578    lm32_cpu/load_store_unit/DOADO[3]
    SLICE_X8Y45          LUT6 (Prop_lut6_I0_O)        0.105     8.683 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/O
                         net (fo=1, routed)           0.000     8.683    lm32_cpu/load_store_unit/tag_mem_reg_i_31_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.127 r  lm32_cpu/load_store_unit/tag_mem_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.127    lm32_cpu/load_store_unit/tag_mem_reg_i_24_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.227 r  lm32_cpu/load_store_unit/tag_mem_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.227    lm32_cpu/load_store_unit/tag_mem_reg_i_22_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     9.434 r  lm32_cpu/load_store_unit/tag_mem_reg_i_21/CO[0]
                         net (fo=6, routed)           0.441     9.875    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X13Y51         LUT6 (Prop_lut6_I3_O)        0.297    10.172 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.204    10.376    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X13Y51         LUT4 (Prop_lut4_I3_O)        0.110    10.486 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.334    10.820    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.268    11.088 r  lm32_cpu/load_store_unit/data_mem_grain28_reg_i_10/O
                         net (fo=4, routed)           1.231    12.319    lm32_cpu/load_store_unit/data_mem_grain28_reg_i_10_n_0
    SLICE_X28Y77         LUT4 (Prop_lut4_I3_O)        0.105    12.424 r  lm32_cpu/load_store_unit/data_mem_grain29_reg_i_9/O
                         net (fo=2, routed)           0.915    13.340    data_port_we[29]
    RAMB18_X1Y30         RAMB18E1                                     r  data_mem_grain29_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=3442, routed)        1.276    15.126    sys_clk
    RAMB18_X1Y30         RAMB18E1                                     r  data_mem_grain29_reg/CLKARDCLK
                         clock pessimism              0.204    15.330    
                         clock uncertainty           -0.039    15.291    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    14.815    data_mem_grain29_reg
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -13.340    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.616ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain28_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        7.744ns  (logic 3.761ns (48.567%)  route 3.983ns (51.433%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=3442, routed)        1.411     5.466    sys_clk
    RAMB18_X0Y18         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     7.591 r  tag_mem_reg/DOADO[3]
                         net (fo=9, routed)           0.987     8.578    lm32_cpu/load_store_unit/DOADO[3]
    SLICE_X8Y45          LUT6 (Prop_lut6_I0_O)        0.105     8.683 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/O
                         net (fo=1, routed)           0.000     8.683    lm32_cpu/load_store_unit/tag_mem_reg_i_31_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.127 r  lm32_cpu/load_store_unit/tag_mem_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.127    lm32_cpu/load_store_unit/tag_mem_reg_i_24_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.227 r  lm32_cpu/load_store_unit/tag_mem_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.227    lm32_cpu/load_store_unit/tag_mem_reg_i_22_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     9.434 r  lm32_cpu/load_store_unit/tag_mem_reg_i_21/CO[0]
                         net (fo=6, routed)           0.441     9.875    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X13Y51         LUT6 (Prop_lut6_I3_O)        0.297    10.172 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.204    10.376    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X13Y51         LUT4 (Prop_lut4_I3_O)        0.110    10.486 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.334    10.820    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.268    11.088 r  lm32_cpu/load_store_unit/data_mem_grain28_reg_i_10/O
                         net (fo=4, routed)           1.245    12.334    lm32_cpu/load_store_unit/data_mem_grain28_reg_i_10_n_0
    SLICE_X8Y79          LUT4 (Prop_lut4_I3_O)        0.105    12.439 r  lm32_cpu/load_store_unit/data_mem_grain28_reg_i_9/O
                         net (fo=2, routed)           0.771    13.210    data_port_we[28]
    RAMB18_X0Y37         RAMB18E1                                     r  data_mem_grain28_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=3442, routed)        1.287    15.137    sys_clk
    RAMB18_X0Y37         RAMB18E1                                     r  data_mem_grain28_reg/CLKARDCLK
                         clock pessimism              0.204    15.341    
                         clock uncertainty           -0.039    15.302    
    RAMB18_X0Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    14.826    data_mem_grain28_reg
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -13.210    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 controllerinjector_bankmachine6_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllerinjector_bankmachine1_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        8.164ns  (logic 2.548ns (31.209%)  route 5.616ns (68.792%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=3442, routed)        1.361     5.415    sys_clk
    SLICE_X12Y30         FDRE                                         r  controllerinjector_bankmachine6_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.433     5.848 r  controllerinjector_bankmachine6_consume_reg[0]/Q
                         net (fo=27, routed)          0.956     6.805    storage_9_reg_0_7_6_11/ADDRB0
    SLICE_X12Y27         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.118     6.923 r  storage_9_reg_0_7_6_11/RAMB/O
                         net (fo=3, routed)           0.996     7.919    p_0_in4_in[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.283     8.202 r  bankmachine6_state[1]_i_13/O
                         net (fo=1, routed)           0.000     8.202    bankmachine6_state[1]_i_13_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.642 r  bankmachine6_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.008     8.650    bankmachine6_state_reg[1]_i_8_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.866 r  bankmachine6_state_reg[1]_i_6/CO[0]
                         net (fo=4, routed)           0.928     9.795    controllerinjector_bankmachine6_hit
    SLICE_X7Y34          LUT6 (Prop_lut6_I2_O)        0.309    10.104 f  controllerinjector_choose_req_grant[2]_i_25/O
                         net (fo=1, routed)           0.223    10.327    controllerinjector_choose_req_grant[2]_i_25_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.105    10.432 f  controllerinjector_choose_req_grant[2]_i_19/O
                         net (fo=7, routed)           0.801    11.233    controllerinjector_choose_req_grant[2]_i_19_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I1_O)        0.105    11.338 f  new_master_rdata_valid0_i_4/O
                         net (fo=1, routed)           0.000    11.338    new_master_rdata_valid0_i_4_n_0
    SLICE_X5Y41          MUXF7 (Prop_muxf7_I1_O)      0.182    11.520 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=38, routed)          0.460    11.979    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X4Y41          LUT4 (Prop_lut4_I3_O)        0.252    12.231 r  controllerinjector_bankmachine5_consume[2]_i_2/O
                         net (fo=32, routed)          0.805    13.036    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X8Y34          LUT5 (Prop_lut5_I4_O)        0.105    13.141 r  lm32_cpu/load_store_unit/controllerinjector_bankmachine1_level[3]_i_1/O
                         net (fo=4, routed)           0.438    13.580    lm32_cpu_n_118
    SLICE_X8Y34          FDRE                                         r  controllerinjector_bankmachine1_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=3442, routed)        1.256    15.106    sys_clk
    SLICE_X8Y34          FDRE                                         r  controllerinjector_bankmachine1_level_reg[1]/C
                         clock pessimism              0.270    15.376    
                         clock uncertainty           -0.039    15.337    
    SLICE_X8Y34          FDRE (Setup_fdre_C_CE)      -0.136    15.201    controllerinjector_bankmachine1_level_reg[1]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -13.580    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 controllerinjector_bankmachine6_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllerinjector_bankmachine6_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        8.068ns  (logic 2.548ns (31.581%)  route 5.520ns (68.419%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=3442, routed)        1.361     5.415    sys_clk
    SLICE_X12Y30         FDRE                                         r  controllerinjector_bankmachine6_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.433     5.848 r  controllerinjector_bankmachine6_consume_reg[0]/Q
                         net (fo=27, routed)          0.956     6.805    storage_9_reg_0_7_6_11/ADDRB0
    SLICE_X12Y27         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.118     6.923 r  storage_9_reg_0_7_6_11/RAMB/O
                         net (fo=3, routed)           0.996     7.919    p_0_in4_in[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.283     8.202 r  bankmachine6_state[1]_i_13/O
                         net (fo=1, routed)           0.000     8.202    bankmachine6_state[1]_i_13_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.642 r  bankmachine6_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.008     8.650    bankmachine6_state_reg[1]_i_8_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.866 r  bankmachine6_state_reg[1]_i_6/CO[0]
                         net (fo=4, routed)           0.928     9.795    controllerinjector_bankmachine6_hit
    SLICE_X7Y34          LUT6 (Prop_lut6_I2_O)        0.309    10.104 f  controllerinjector_choose_req_grant[2]_i_25/O
                         net (fo=1, routed)           0.223    10.327    controllerinjector_choose_req_grant[2]_i_25_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.105    10.432 f  controllerinjector_choose_req_grant[2]_i_19/O
                         net (fo=7, routed)           0.801    11.233    controllerinjector_choose_req_grant[2]_i_19_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I1_O)        0.105    11.338 f  new_master_rdata_valid0_i_4/O
                         net (fo=1, routed)           0.000    11.338    new_master_rdata_valid0_i_4_n_0
    SLICE_X5Y41          MUXF7 (Prop_muxf7_I1_O)      0.182    11.520 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=38, routed)          0.460    11.979    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X4Y41          LUT4 (Prop_lut4_I3_O)        0.252    12.231 r  controllerinjector_bankmachine5_consume[2]_i_2/O
                         net (fo=32, routed)          0.750    12.981    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.105    13.086 r  lm32_cpu/load_store_unit/controllerinjector_bankmachine6_level[3]_i_1/O
                         net (fo=4, routed)           0.398    13.484    lm32_cpu_n_116
    SLICE_X15Y41         FDRE                                         r  controllerinjector_bankmachine6_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=3442, routed)        1.261    15.111    sys_clk
    SLICE_X15Y41         FDRE                                         r  controllerinjector_bankmachine6_level_reg[0]/C
                         clock pessimism              0.287    15.398    
                         clock uncertainty           -0.039    15.359    
    SLICE_X15Y41         FDRE (Setup_fdre_C_CE)      -0.168    15.191    controllerinjector_bankmachine6_level_reg[0]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -13.484    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 controllerinjector_bankmachine6_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllerinjector_bankmachine6_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        8.068ns  (logic 2.548ns (31.581%)  route 5.520ns (68.419%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=3442, routed)        1.361     5.415    sys_clk
    SLICE_X12Y30         FDRE                                         r  controllerinjector_bankmachine6_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.433     5.848 r  controllerinjector_bankmachine6_consume_reg[0]/Q
                         net (fo=27, routed)          0.956     6.805    storage_9_reg_0_7_6_11/ADDRB0
    SLICE_X12Y27         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.118     6.923 r  storage_9_reg_0_7_6_11/RAMB/O
                         net (fo=3, routed)           0.996     7.919    p_0_in4_in[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.283     8.202 r  bankmachine6_state[1]_i_13/O
                         net (fo=1, routed)           0.000     8.202    bankmachine6_state[1]_i_13_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.642 r  bankmachine6_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.008     8.650    bankmachine6_state_reg[1]_i_8_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.866 r  bankmachine6_state_reg[1]_i_6/CO[0]
                         net (fo=4, routed)           0.928     9.795    controllerinjector_bankmachine6_hit
    SLICE_X7Y34          LUT6 (Prop_lut6_I2_O)        0.309    10.104 f  controllerinjector_choose_req_grant[2]_i_25/O
                         net (fo=1, routed)           0.223    10.327    controllerinjector_choose_req_grant[2]_i_25_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.105    10.432 f  controllerinjector_choose_req_grant[2]_i_19/O
                         net (fo=7, routed)           0.801    11.233    controllerinjector_choose_req_grant[2]_i_19_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I1_O)        0.105    11.338 f  new_master_rdata_valid0_i_4/O
                         net (fo=1, routed)           0.000    11.338    new_master_rdata_valid0_i_4_n_0
    SLICE_X5Y41          MUXF7 (Prop_muxf7_I1_O)      0.182    11.520 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=38, routed)          0.460    11.979    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X4Y41          LUT4 (Prop_lut4_I3_O)        0.252    12.231 r  controllerinjector_bankmachine5_consume[2]_i_2/O
                         net (fo=32, routed)          0.750    12.981    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.105    13.086 r  lm32_cpu/load_store_unit/controllerinjector_bankmachine6_level[3]_i_1/O
                         net (fo=4, routed)           0.398    13.484    lm32_cpu_n_116
    SLICE_X15Y41         FDRE                                         r  controllerinjector_bankmachine6_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=3442, routed)        1.261    15.111    sys_clk
    SLICE_X15Y41         FDRE                                         r  controllerinjector_bankmachine6_level_reg[1]/C
                         clock pessimism              0.287    15.398    
                         clock uncertainty           -0.039    15.359    
    SLICE_X15Y41         FDRE (Setup_fdre_C_CE)      -0.168    15.191    controllerinjector_bankmachine6_level_reg[1]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -13.484    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 controllerinjector_bankmachine6_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllerinjector_bankmachine6_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        8.068ns  (logic 2.548ns (31.581%)  route 5.520ns (68.419%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=3442, routed)        1.361     5.415    sys_clk
    SLICE_X12Y30         FDRE                                         r  controllerinjector_bankmachine6_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.433     5.848 r  controllerinjector_bankmachine6_consume_reg[0]/Q
                         net (fo=27, routed)          0.956     6.805    storage_9_reg_0_7_6_11/ADDRB0
    SLICE_X12Y27         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.118     6.923 r  storage_9_reg_0_7_6_11/RAMB/O
                         net (fo=3, routed)           0.996     7.919    p_0_in4_in[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.283     8.202 r  bankmachine6_state[1]_i_13/O
                         net (fo=1, routed)           0.000     8.202    bankmachine6_state[1]_i_13_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.642 r  bankmachine6_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.008     8.650    bankmachine6_state_reg[1]_i_8_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.866 r  bankmachine6_state_reg[1]_i_6/CO[0]
                         net (fo=4, routed)           0.928     9.795    controllerinjector_bankmachine6_hit
    SLICE_X7Y34          LUT6 (Prop_lut6_I2_O)        0.309    10.104 f  controllerinjector_choose_req_grant[2]_i_25/O
                         net (fo=1, routed)           0.223    10.327    controllerinjector_choose_req_grant[2]_i_25_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.105    10.432 f  controllerinjector_choose_req_grant[2]_i_19/O
                         net (fo=7, routed)           0.801    11.233    controllerinjector_choose_req_grant[2]_i_19_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I1_O)        0.105    11.338 f  new_master_rdata_valid0_i_4/O
                         net (fo=1, routed)           0.000    11.338    new_master_rdata_valid0_i_4_n_0
    SLICE_X5Y41          MUXF7 (Prop_muxf7_I1_O)      0.182    11.520 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=38, routed)          0.460    11.979    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X4Y41          LUT4 (Prop_lut4_I3_O)        0.252    12.231 r  controllerinjector_bankmachine5_consume[2]_i_2/O
                         net (fo=32, routed)          0.750    12.981    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.105    13.086 r  lm32_cpu/load_store_unit/controllerinjector_bankmachine6_level[3]_i_1/O
                         net (fo=4, routed)           0.398    13.484    lm32_cpu_n_116
    SLICE_X15Y41         FDRE                                         r  controllerinjector_bankmachine6_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=3442, routed)        1.261    15.111    sys_clk
    SLICE_X15Y41         FDRE                                         r  controllerinjector_bankmachine6_level_reg[2]/C
                         clock pessimism              0.287    15.398    
                         clock uncertainty           -0.039    15.359    
    SLICE_X15Y41         FDRE (Setup_fdre_C_CE)      -0.168    15.191    controllerinjector_bankmachine6_level_reg[2]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -13.484    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 controllerinjector_bankmachine6_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllerinjector_bankmachine6_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        8.068ns  (logic 2.548ns (31.581%)  route 5.520ns (68.419%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=3442, routed)        1.361     5.415    sys_clk
    SLICE_X12Y30         FDRE                                         r  controllerinjector_bankmachine6_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.433     5.848 r  controllerinjector_bankmachine6_consume_reg[0]/Q
                         net (fo=27, routed)          0.956     6.805    storage_9_reg_0_7_6_11/ADDRB0
    SLICE_X12Y27         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.118     6.923 r  storage_9_reg_0_7_6_11/RAMB/O
                         net (fo=3, routed)           0.996     7.919    p_0_in4_in[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.283     8.202 r  bankmachine6_state[1]_i_13/O
                         net (fo=1, routed)           0.000     8.202    bankmachine6_state[1]_i_13_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.642 r  bankmachine6_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.008     8.650    bankmachine6_state_reg[1]_i_8_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.866 r  bankmachine6_state_reg[1]_i_6/CO[0]
                         net (fo=4, routed)           0.928     9.795    controllerinjector_bankmachine6_hit
    SLICE_X7Y34          LUT6 (Prop_lut6_I2_O)        0.309    10.104 f  controllerinjector_choose_req_grant[2]_i_25/O
                         net (fo=1, routed)           0.223    10.327    controllerinjector_choose_req_grant[2]_i_25_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.105    10.432 f  controllerinjector_choose_req_grant[2]_i_19/O
                         net (fo=7, routed)           0.801    11.233    controllerinjector_choose_req_grant[2]_i_19_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I1_O)        0.105    11.338 f  new_master_rdata_valid0_i_4/O
                         net (fo=1, routed)           0.000    11.338    new_master_rdata_valid0_i_4_n_0
    SLICE_X5Y41          MUXF7 (Prop_muxf7_I1_O)      0.182    11.520 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=38, routed)          0.460    11.979    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X4Y41          LUT4 (Prop_lut4_I3_O)        0.252    12.231 r  controllerinjector_bankmachine5_consume[2]_i_2/O
                         net (fo=32, routed)          0.750    12.981    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.105    13.086 r  lm32_cpu/load_store_unit/controllerinjector_bankmachine6_level[3]_i_1/O
                         net (fo=4, routed)           0.398    13.484    lm32_cpu_n_116
    SLICE_X15Y41         FDRE                                         r  controllerinjector_bankmachine6_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=3442, routed)        1.261    15.111    sys_clk
    SLICE_X15Y41         FDRE                                         r  controllerinjector_bankmachine6_level_reg[3]/C
                         clock pessimism              0.287    15.398    
                         clock uncertainty           -0.039    15.359    
    SLICE_X15Y41         FDRE (Setup_fdre_C_CE)      -0.168    15.191    controllerinjector_bankmachine6_level_reg[3]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -13.484    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 controllerinjector_bankmachine6_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllerinjector_bankmachine2_consume_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        8.188ns  (logic 2.548ns (31.118%)  route 5.640ns (68.882%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 15.104 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=3442, routed)        1.361     5.415    sys_clk
    SLICE_X12Y30         FDRE                                         r  controllerinjector_bankmachine6_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.433     5.848 r  controllerinjector_bankmachine6_consume_reg[0]/Q
                         net (fo=27, routed)          0.956     6.805    storage_9_reg_0_7_6_11/ADDRB0
    SLICE_X12Y27         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.118     6.923 r  storage_9_reg_0_7_6_11/RAMB/O
                         net (fo=3, routed)           0.996     7.919    p_0_in4_in[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.283     8.202 r  bankmachine6_state[1]_i_13/O
                         net (fo=1, routed)           0.000     8.202    bankmachine6_state[1]_i_13_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.642 r  bankmachine6_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.008     8.650    bankmachine6_state_reg[1]_i_8_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.866 r  bankmachine6_state_reg[1]_i_6/CO[0]
                         net (fo=4, routed)           0.928     9.795    controllerinjector_bankmachine6_hit
    SLICE_X7Y34          LUT6 (Prop_lut6_I2_O)        0.309    10.104 f  controllerinjector_choose_req_grant[2]_i_25/O
                         net (fo=1, routed)           0.223    10.327    controllerinjector_choose_req_grant[2]_i_25_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.105    10.432 f  controllerinjector_choose_req_grant[2]_i_19/O
                         net (fo=7, routed)           0.801    11.233    controllerinjector_choose_req_grant[2]_i_19_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I1_O)        0.105    11.338 f  new_master_rdata_valid0_i_4/O
                         net (fo=1, routed)           0.000    11.338    new_master_rdata_valid0_i_4_n_0
    SLICE_X5Y41          MUXF7 (Prop_muxf7_I1_O)      0.182    11.520 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=38, routed)          0.460    11.979    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X4Y41          LUT4 (Prop_lut4_I3_O)        0.252    12.231 r  controllerinjector_bankmachine5_consume[2]_i_2/O
                         net (fo=32, routed)          0.981    13.213    controllerinjector_bankmachine5_consume[2]_i_2_n_0
    SLICE_X12Y31         LUT5 (Prop_lut5_I3_O)        0.105    13.318 r  controllerinjector_bankmachine2_consume[0]_i_1/O
                         net (fo=1, routed)           0.286    13.604    controllerinjector_bankmachine2_consume[0]_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  controllerinjector_bankmachine2_consume_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=3442, routed)        1.254    15.104    sys_clk
    SLICE_X12Y31         FDRE                                         r  controllerinjector_bankmachine2_consume_reg[0]/C
                         clock pessimism              0.287    15.391    
                         clock uncertainty           -0.039    15.352    
    SLICE_X12Y31         FDRE (Setup_fdre_C_D)       -0.027    15.325    controllerinjector_bankmachine2_consume_reg[0]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                         -13.604    
  -------------------------------------------------------------------
                         slack                                  1.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/pc_w_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/restart_address_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.871%)  route 0.248ns (57.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=3442, routed)        0.562     1.814    lm32_cpu/instruction_unit/out
    SLICE_X29Y50         FDRE                                         r  lm32_cpu/instruction_unit/pc_w_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     1.955 r  lm32_cpu/instruction_unit/pc_w_reg[23]/Q
                         net (fo=1, routed)           0.248     2.203    lm32_cpu/instruction_unit/icache/pc_w_reg[31][21]
    SLICE_X29Y47         LUT3 (Prop_lut3_I0_O)        0.045     2.248 r  lm32_cpu/instruction_unit/icache/restart_address[23]_i_1/O
                         net (fo=1, routed)           0.000     2.248    lm32_cpu/instruction_unit/p_1_in[21]
    SLICE_X29Y47         FDRE                                         r  lm32_cpu/instruction_unit/restart_address_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=3442, routed)        0.834     2.365    lm32_cpu/instruction_unit/out
    SLICE_X29Y47         FDRE                                         r  lm32_cpu/instruction_unit/restart_address_reg[23]/C
                         clock pessimism             -0.279     2.086    
    SLICE_X29Y47         FDRE (Hold_fdre_C_D)         0.091     2.177    lm32_cpu/instruction_unit/restart_address_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=3442, routed)        0.559     1.811    sys_clk
    SLICE_X15Y83         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y83         FDRE (Prop_fdre_C_Q)         0.128     1.939 r  basesoc_uart_tx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.219     2.158    storage_1_reg_0_15_6_7/ADDRD1
    SLICE_X14Y83         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=3442, routed)        0.826     2.358    storage_1_reg_0_15_6_7/WCLK
    SLICE_X14Y83         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.534     1.824    
    SLICE_X14Y83         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.079    storage_1_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=3442, routed)        0.559     1.811    sys_clk
    SLICE_X15Y83         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y83         FDRE (Prop_fdre_C_Q)         0.128     1.939 r  basesoc_uart_tx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.219     2.158    storage_1_reg_0_15_6_7/ADDRD1
    SLICE_X14Y83         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=3442, routed)        0.826     2.358    storage_1_reg_0_15_6_7/WCLK
    SLICE_X14Y83         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.534     1.824    
    SLICE_X14Y83         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.079    storage_1_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=3442, routed)        0.559     1.811    sys_clk
    SLICE_X15Y83         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y83         FDRE (Prop_fdre_C_Q)         0.128     1.939 r  basesoc_uart_tx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.219     2.158    storage_1_reg_0_15_6_7/ADDRD1
    SLICE_X14Y83         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=3442, routed)        0.826     2.358    storage_1_reg_0_15_6_7/WCLK
    SLICE_X14Y83         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.534     1.824    
    SLICE_X14Y83         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.079    storage_1_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=3442, routed)        0.559     1.811    sys_clk
    SLICE_X15Y83         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y83         FDRE (Prop_fdre_C_Q)         0.128     1.939 r  basesoc_uart_tx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.219     2.158    storage_1_reg_0_15_6_7/ADDRD1
    SLICE_X14Y83         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=3442, routed)        0.826     2.358    storage_1_reg_0_15_6_7/WCLK
    SLICE_X14Y83         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.534     1.824    
    SLICE_X14Y83         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.079    storage_1_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=3442, routed)        0.559     1.811    sys_clk
    SLICE_X15Y83         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y83         FDRE (Prop_fdre_C_Q)         0.128     1.939 r  basesoc_uart_tx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.219     2.158    storage_1_reg_0_15_6_7/ADDRD1
    SLICE_X14Y83         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=3442, routed)        0.826     2.358    storage_1_reg_0_15_6_7/WCLK
    SLICE_X14Y83         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.534     1.824    
    SLICE_X14Y83         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.079    storage_1_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=3442, routed)        0.559     1.811    sys_clk
    SLICE_X15Y83         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y83         FDRE (Prop_fdre_C_Q)         0.128     1.939 r  basesoc_uart_tx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.219     2.158    storage_1_reg_0_15_6_7/ADDRD1
    SLICE_X14Y83         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=3442, routed)        0.826     2.358    storage_1_reg_0_15_6_7/WCLK
    SLICE_X14Y83         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.534     1.824    
    SLICE_X14Y83         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.079    storage_1_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=3442, routed)        0.559     1.811    sys_clk
    SLICE_X15Y83         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y83         FDRE (Prop_fdre_C_Q)         0.128     1.939 r  basesoc_uart_tx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.219     2.158    storage_1_reg_0_15_6_7/ADDRD1
    SLICE_X14Y83         RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=3442, routed)        0.826     2.358    storage_1_reg_0_15_6_7/WCLK
    SLICE_X14Y83         RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.534     1.824    
    SLICE_X14Y83         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     2.079    storage_1_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=3442, routed)        0.559     1.811    sys_clk
    SLICE_X15Y83         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y83         FDRE (Prop_fdre_C_Q)         0.128     1.939 r  basesoc_uart_tx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.219     2.158    storage_1_reg_0_15_6_7/ADDRD1
    SLICE_X14Y83         RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=3442, routed)        0.826     2.358    storage_1_reg_0_15_6_7/WCLK
    SLICE_X14Y83         RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.534     1.824    
    SLICE_X14Y83         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     2.079    storage_1_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 controllerinjector_bankmachine0_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_3_reg_0_7_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.377%)  route 0.281ns (66.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=3442, routed)        0.564     1.816    sys_clk
    SLICE_X9Y38          FDRE                                         r  controllerinjector_bankmachine0_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     1.957 r  controllerinjector_bankmachine0_produce_reg[1]/Q
                         net (fo=34, routed)          0.281     2.238    storage_3_reg_0_7_12_17/ADDRD1
    SLICE_X10Y37         RAMD32                                       r  storage_3_reg_0_7_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=3442, routed)        0.832     2.363    storage_3_reg_0_7_12_17/WCLK
    SLICE_X10Y37         RAMD32                                       r  storage_3_reg_0_7_12_17/RAMA/CLK
                         clock pessimism             -0.513     1.850    
    SLICE_X10Y37         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.159    storage_3_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK          n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK        n/a            3.272         10.000      6.728      DSP48_X1Y22     lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.272         10.000      6.728      DSP48_X1Y20     lm32_cpu/multiplier/product0/CLK
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y88    IDELAYE2/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y91    IDELAYE2_1/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y76    IDELAYE2_10/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y86    IDELAYE2_11/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y77    IDELAYE2_12/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y85    IDELAYE2_13/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y78    IDELAYE2_14/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X12Y33    storage_6_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X12Y33    storage_6_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X12Y33    storage_6_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X12Y33    storage_6_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X12Y33    storage_6_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X12Y33    storage_6_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.130         5.000       3.870      SLICE_X12Y33    storage_6_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.130         5.000       3.870      SLICE_X12Y33    storage_6_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X14Y33    storage_6_reg_0_7_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X14Y33    storage_6_reg_0_7_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y51    lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X12Y32    storage_6_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X12Y32    storage_6_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y51    lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y51    lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y51    lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y51    lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y51    lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y51    lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y51    lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_sys4x
  To Clock:  crg_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         2.500       0.908      BUFGCTRL_X0Y1   BUFG_3/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y88    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y88    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y91    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y91    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y76    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y76    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y86    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y86    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y77    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_sys4x_dqs
  To Clock:  crg_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         2.500       0.908      BUFGCTRL_X0Y3   BUFG_4/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y94    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y82    OSERDESE2_28/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y58    OSERDESE2_30/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y70    OSERDESE2_32/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT2



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------------+----------------+----------+---------------+---------+---------------+---------+---------------+
Reference | Input        | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal      |
Clock     | Port         | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock         |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+---------------+
clk50     | serial_rx    | FDRE           | -        |     0.260 (r) | FAST    |     1.871 (r) | SLOW    | crg_pll_sys   |
clk50     | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -0.563 (r) | FAST    |     3.789 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -0.491 (f) | FAST    |     3.789 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -0.554 (r) | FAST    |     3.783 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -0.482 (f) | FAST    |     3.783 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -0.527 (r) | FAST    |     3.756 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -0.455 (f) | FAST    |     3.756 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -0.551 (r) | FAST    |     3.780 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -0.479 (f) | FAST    |     3.780 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -0.538 (r) | FAST    |     3.767 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -0.466 (f) | FAST    |     3.767 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -0.565 (r) | FAST    |     3.793 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -0.493 (f) | FAST    |     3.793 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -0.538 (r) | FAST    |     3.768 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -0.466 (f) | FAST    |     3.768 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.789 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.789 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -0.555 (r) | FAST    |     3.777 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -0.483 (f) | FAST    |     3.777 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -0.537 (r) | FAST    |     3.763 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -0.465 (f) | FAST    |     3.763 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -0.558 (r) | FAST    |     3.780 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -0.486 (f) | FAST    |     3.780 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -0.543 (r) | FAST    |     3.769 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -0.471 (f) | FAST    |     3.769 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -0.539 (r) | FAST    |     3.762 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -0.467 (f) | FAST    |     3.762 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -0.540 (r) | FAST    |     3.766 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -0.468 (f) | FAST    |     3.766 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -0.544 (r) | FAST    |     3.767 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -0.472 (f) | FAST    |     3.767 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -0.541 (r) | FAST    |     3.767 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -0.469 (f) | FAST    |     3.767 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[16] | ISERDESE2 (IO) | VARIABLE |    -0.595 (r) | FAST    |     3.824 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[16] | ISERDESE2 (IO) | VARIABLE |    -0.523 (f) | FAST    |     3.824 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[17] | ISERDESE2 (IO) | VARIABLE |    -0.593 (r) | FAST    |     3.820 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[17] | ISERDESE2 (IO) | VARIABLE |    -0.521 (f) | FAST    |     3.820 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[18] | ISERDESE2 (IO) | VARIABLE |    -0.595 (r) | FAST    |     3.824 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[18] | ISERDESE2 (IO) | VARIABLE |    -0.523 (f) | FAST    |     3.824 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[19] | ISERDESE2 (IO) | VARIABLE |    -0.578 (r) | FAST    |     3.807 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[19] | ISERDESE2 (IO) | VARIABLE |    -0.506 (f) | FAST    |     3.807 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[20] | ISERDESE2 (IO) | VARIABLE |    -0.605 (r) | FAST    |     3.833 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[20] | ISERDESE2 (IO) | VARIABLE |    -0.533 (f) | FAST    |     3.833 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[21] | ISERDESE2 (IO) | VARIABLE |    -0.574 (r) | FAST    |     3.803 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[21] | ISERDESE2 (IO) | VARIABLE |    -0.502 (f) | FAST    |     3.803 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[22] | ISERDESE2 (IO) | VARIABLE |    -0.596 (r) | FAST    |     3.824 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[22] | ISERDESE2 (IO) | VARIABLE |    -0.524 (f) | FAST    |     3.824 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[23] | ISERDESE2 (IO) | VARIABLE |    -0.601 (r) | FAST    |     3.831 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[23] | ISERDESE2 (IO) | VARIABLE |    -0.529 (f) | FAST    |     3.831 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[24] | ISERDESE2 (IO) | VARIABLE |    -0.562 (r) | FAST    |     3.787 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[24] | ISERDESE2 (IO) | VARIABLE |    -0.490 (f) | FAST    |     3.787 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[25] | ISERDESE2 (IO) | VARIABLE |    -0.569 (r) | FAST    |     3.791 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[25] | ISERDESE2 (IO) | VARIABLE |    -0.497 (f) | FAST    |     3.791 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[26] | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.785 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[26] | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.785 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[27] | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.784 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[27] | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.784 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[28] | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.785 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[28] | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.785 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[29] | ISERDESE2 (IO) | VARIABLE |    -0.582 (r) | FAST    |     3.807 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[29] | ISERDESE2 (IO) | VARIABLE |    -0.510 (f) | FAST    |     3.807 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[30] | ISERDESE2 (IO) | VARIABLE |    -0.568 (r) | FAST    |     3.789 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[30] | ISERDESE2 (IO) | VARIABLE |    -0.496 (f) | FAST    |     3.789 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[31] | ISERDESE2 (IO) | VARIABLE |    -0.591 (r) | FAST    |     3.816 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[31] | ISERDESE2 (IO) | VARIABLE |    -0.519 (f) | FAST    |     3.816 (f) | SLOW    | crg_pll_sys4x |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+---------------+


Output Ports Clock-to-out

----------+----------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
Reference | Output         | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal          |
Clock     | Port           | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock             |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
clk50     | ddram_dq[0]    | FDRE           | -     |     12.308 (r) | SLOW    |      4.237 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[1]    | FDRE           | -     |     12.682 (r) | SLOW    |      4.430 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[2]    | FDRE           | -     |     13.324 (r) | SLOW    |      4.763 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[3]    | FDRE           | -     |     12.819 (r) | SLOW    |      4.491 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[4]    | FDRE           | -     |     13.197 (r) | SLOW    |      4.703 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[5]    | FDRE           | -     |     12.564 (r) | SLOW    |      4.356 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[6]    | FDRE           | -     |     13.068 (r) | SLOW    |      4.635 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[7]    | FDRE           | -     |     12.427 (r) | SLOW    |      4.302 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[8]    | FDRE           | -     |     11.893 (r) | SLOW    |      4.029 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[9]    | FDRE           | -     |     11.804 (r) | SLOW    |      4.010 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[10]   | FDRE           | -     |     11.518 (r) | SLOW    |      3.840 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[11]   | FDRE           | -     |     12.178 (r) | SLOW    |      4.188 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[12]   | FDRE           | -     |     11.655 (r) | SLOW    |      3.917 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[13]   | FDRE           | -     |     12.041 (r) | SLOW    |      4.133 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[14]   | FDRE           | -     |     11.774 (r) | SLOW    |      3.975 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[15]   | FDRE           | -     |     11.922 (r) | SLOW    |      4.069 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[16]   | FDRE           | -     |      9.722 (r) | SLOW    |      2.852 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[17]   | FDRE           | -     |     10.477 (r) | SLOW    |      3.254 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[18]   | FDRE           | -     |     10.229 (r) | SLOW    |      3.121 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[19]   | FDRE           | -     |      9.746 (r) | SLOW    |      2.865 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[20]   | FDRE           | -     |      9.970 (r) | SLOW    |      2.971 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[21]   | FDRE           | -     |      9.485 (r) | SLOW    |      2.750 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[22]   | FDRE           | -     |     10.348 (r) | SLOW    |      3.184 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[23]   | FDRE           | -     |      9.841 (r) | SLOW    |      2.908 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[24]   | FDRE           | -     |     10.597 (r) | SLOW    |      3.341 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[25]   | FDRE           | -     |     11.000 (r) | SLOW    |      3.542 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[26]   | FDRE           | -     |     10.633 (r) | SLOW    |      3.360 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[27]   | FDRE           | -     |     11.119 (r) | SLOW    |      3.613 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[28]   | FDRE           | -     |     10.752 (r) | SLOW    |      3.423 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[29]   | FDRE           | -     |     10.514 (r) | SLOW    |      3.277 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[30]   | FDRE           | -     |     11.238 (r) | SLOW    |      3.668 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[31]   | FDRE           | -     |     10.396 (r) | SLOW    |      3.205 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_n[0] | FDRE           | -     |     12.948 (r) | SLOW    |      4.514 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_n[1] | FDRE           | -     |     12.123 (r) | SLOW    |      4.099 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_n[2] | FDRE           | -     |     10.109 (r) | SLOW    |      3.024 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_n[3] | FDRE           | -     |     10.880 (r) | SLOW    |      3.457 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_p[0] | FDRE           | -     |     12.949 (r) | SLOW    |      4.518 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_p[1] | FDRE           | -     |     12.124 (r) | SLOW    |      4.095 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_p[2] | FDRE           | -     |     10.110 (r) | SLOW    |      3.029 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_p[3] | FDRE           | -     |     10.881 (r) | SLOW    |      3.457 (r) | FAST    | crg_pll_sys       |
clk50     | serial_tx      | FDSE           | -     |     12.824 (r) | SLOW    |      4.658 (r) | FAST    | crg_pll_sys       |
clk50     | user_led0      | FDRE           | -     |     10.627 (r) | SLOW    |      3.455 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_a[0]     | OSERDESE2 (IO) | -     |      7.272 (r) | SLOW    |      2.481 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[1]     | OSERDESE2 (IO) | -     |      7.272 (r) | SLOW    |      2.482 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[2]     | OSERDESE2 (IO) | -     |      7.261 (r) | SLOW    |      2.473 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[3]     | OSERDESE2 (IO) | -     |      7.269 (r) | SLOW    |      2.478 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[4]     | OSERDESE2 (IO) | -     |      7.264 (r) | SLOW    |      2.477 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[5]     | OSERDESE2 (IO) | -     |      7.274 (r) | SLOW    |      2.486 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[6]     | OSERDESE2 (IO) | -     |      7.262 (r) | SLOW    |      2.474 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[7]     | OSERDESE2 (IO) | -     |      7.266 (r) | SLOW    |      2.478 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[8]     | OSERDESE2 (IO) | -     |      7.263 (r) | SLOW    |      2.474 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[9]     | OSERDESE2 (IO) | -     |      7.255 (r) | SLOW    |      2.466 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[10]    | OSERDESE2 (IO) | -     |      7.259 (r) | SLOW    |      2.471 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[11]    | OSERDESE2 (IO) | -     |      7.262 (r) | SLOW    |      2.473 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[12]    | OSERDESE2 (IO) | -     |      7.275 (r) | SLOW    |      2.484 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[13]    | OSERDESE2 (IO) | -     |      7.252 (r) | SLOW    |      2.464 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_ba[0]    | OSERDESE2 (IO) | -     |      7.247 (r) | SLOW    |      2.461 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_ba[1]    | OSERDESE2 (IO) | -     |      7.267 (r) | SLOW    |      2.477 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_ba[2]    | OSERDESE2 (IO) | -     |      7.244 (r) | SLOW    |      2.457 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_cas_n    | OSERDESE2 (IO) | -     |      7.295 (r) | SLOW    |      2.501 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_cke      | OSERDESE2 (IO) | -     |      7.275 (r) | SLOW    |      2.482 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_clk_n    | OSERDESE2 (IO) | -     |      7.378 (r) | SLOW    |      2.436 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_clk_p    | OSERDESE2 (IO) | -     |      7.373 (r) | SLOW    |      2.432 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_cs_n     | OSERDESE2 (IO) | -     |      7.277 (r) | SLOW    |      2.483 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dm[0]    | OSERDESE2 (IO) | -     |      7.351 (r) | SLOW    |      2.567 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dm[1]    | OSERDESE2 (IO) | -     |      7.298 (r) | SLOW    |      2.522 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dm[2]    | OSERDESE2 (IO) | -     |      7.280 (r) | SLOW    |      2.497 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dm[3]    | OSERDESE2 (IO) | -     |      7.306 (r) | SLOW    |      2.527 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[0]    | OSERDESE2 (IO) | -     |      8.250 (r) | SLOW    |      2.224 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[1]    | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.233 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[2]    | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.264 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[3]    | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.236 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[4]    | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.253 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[5]    | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.222 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[6]    | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.251 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[7]    | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.226 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[8]    | OSERDESE2 (IO) | -     |      8.241 (r) | SLOW    |      2.222 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[9]    | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.246 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[10]   | OSERDESE2 (IO) | -     |      8.238 (r) | SLOW    |      2.215 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[11]   | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.240 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[12]   | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.235 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[13]   | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.243 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[14]   | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.231 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[15]   | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.242 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[16]   | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.194 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[17]   | OSERDESE2 (IO) | -     |      8.250 (r) | SLOW    |      2.194 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[18]   | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.192 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[19]   | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.213 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[20]   | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.183 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[21]   | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.217 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[22]   | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.191 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[23]   | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.188 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[24]   | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.221 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[25]   | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.206 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[26]   | OSERDESE2 (IO) | -     |      8.244 (r) | SLOW    |      2.220 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[27]   | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.214 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[28]   | OSERDESE2 (IO) | -     |      8.244 (r) | SLOW    |      2.220 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[29]   | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.201 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[30]   | OSERDESE2 (IO) | -     |      8.238 (r) | SLOW    |      2.205 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[31]   | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.192 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_odt      | OSERDESE2 (IO) | -     |      7.298 (r) | SLOW    |      2.505 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_ras_n    | OSERDESE2 (IO) | -     |      7.291 (r) | SLOW    |      2.497 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_reset_n  | OSERDESE2 (IO) | -     |      7.559 (r) | SLOW    |      2.620 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_we_n     | OSERDESE2 (IO) | -     |      7.251 (r) | SLOW    |      2.463 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dqs_n[0] | OSERDESE2 (IO) | -     |      8.876 (r) | SLOW    |      2.816 (r) | FAST    | crg_pll_sys4x_dqs |
clk50     | ddram_dqs_n[1] | OSERDESE2 (IO) | -     |      8.868 (r) | SLOW    |      2.807 (r) | FAST    | crg_pll_sys4x_dqs |
clk50     | ddram_dqs_n[2] | OSERDESE2 (IO) | -     |      8.876 (r) | SLOW    |      2.782 (r) | FAST    | crg_pll_sys4x_dqs |
clk50     | ddram_dqs_n[3] | OSERDESE2 (IO) | -     |      8.865 (r) | SLOW    |      2.810 (r) | FAST    | crg_pll_sys4x_dqs |
clk50     | ddram_dqs_p[0] | OSERDESE2 (IO) | -     |      8.877 (r) | SLOW    |      2.821 (r) | FAST    | crg_pll_sys4x_dqs |
clk50     | ddram_dqs_p[1] | OSERDESE2 (IO) | -     |      8.869 (r) | SLOW    |      2.802 (r) | FAST    | crg_pll_sys4x_dqs |
clk50     | ddram_dqs_p[2] | OSERDESE2 (IO) | -     |      8.877 (r) | SLOW    |      2.787 (r) | FAST    | crg_pll_sys4x_dqs |
clk50     | ddram_dqs_p[3] | OSERDESE2 (IO) | -     |      8.866 (r) | SLOW    |      2.810 (r) | FAST    | crg_pll_sys4x_dqs |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-------------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk50  | clk50       |         8.534 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk50
Worst Case Data Window: 3.378 ns
Ideal Clock Offset to Actual Clock: 2.144 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.563 (r) | FAST    |   3.789 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.491 (f) | FAST    |   3.789 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.554 (r) | FAST    |   3.783 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.482 (f) | FAST    |   3.783 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.527 (r) | FAST    |   3.756 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.455 (f) | FAST    |   3.756 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.551 (r) | FAST    |   3.780 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.479 (f) | FAST    |   3.780 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.538 (r) | FAST    |   3.767 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.466 (f) | FAST    |   3.767 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.565 (r) | FAST    |   3.793 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.493 (f) | FAST    |   3.793 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.538 (r) | FAST    |   3.768 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.466 (f) | FAST    |   3.768 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.561 (r) | FAST    |   3.789 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.489 (f) | FAST    |   3.789 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.555 (r) | FAST    |   3.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.483 (f) | FAST    |   3.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.537 (r) | FAST    |   3.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.465 (f) | FAST    |   3.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.558 (r) | FAST    |   3.780 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.486 (f) | FAST    |   3.780 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.543 (r) | FAST    |   3.769 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.471 (f) | FAST    |   3.769 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.539 (r) | FAST    |   3.762 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.467 (f) | FAST    |   3.762 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.540 (r) | FAST    |   3.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.468 (f) | FAST    |   3.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.544 (r) | FAST    |   3.767 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.472 (f) | FAST    |   3.767 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.541 (r) | FAST    |   3.767 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.469 (f) | FAST    |   3.767 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       | -0.595 (r) | FAST    |   3.824 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       | -0.523 (f) | FAST    |   3.824 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       | -0.593 (r) | FAST    |   3.820 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       | -0.521 (f) | FAST    |   3.820 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       | -0.595 (r) | FAST    |   3.824 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       | -0.523 (f) | FAST    |   3.824 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       | -0.578 (r) | FAST    |   3.807 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       | -0.506 (f) | FAST    |   3.807 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       | -0.605 (r) | FAST    |   3.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       | -0.533 (f) | FAST    |   3.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       | -0.574 (r) | FAST    |   3.803 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       | -0.502 (f) | FAST    |   3.803 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       | -0.596 (r) | FAST    |   3.824 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       | -0.524 (f) | FAST    |   3.824 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       | -0.601 (r) | FAST    |   3.831 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       | -0.529 (f) | FAST    |   3.831 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       | -0.562 (r) | FAST    |   3.787 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       | -0.490 (f) | FAST    |   3.787 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       | -0.569 (r) | FAST    |   3.791 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       | -0.497 (f) | FAST    |   3.791 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       | -0.561 (r) | FAST    |   3.785 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       | -0.489 (f) | FAST    |   3.785 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       | -0.561 (r) | FAST    |   3.784 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       | -0.489 (f) | FAST    |   3.784 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       | -0.561 (r) | FAST    |   3.785 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       | -0.489 (f) | FAST    |   3.785 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       | -0.582 (r) | FAST    |   3.807 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       | -0.510 (f) | FAST    |   3.807 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       | -0.568 (r) | FAST    |   3.789 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       | -0.496 (f) | FAST    |   3.789 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       | -0.591 (r) | FAST    |   3.816 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       | -0.519 (f) | FAST    |   3.816 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.455 (f) | FAST    |   3.833 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   7.272 (r) | SLOW    |   2.481 (r) | FAST    |    0.020 |
ddram_a[1]         |   7.272 (r) | SLOW    |   2.482 (r) | FAST    |    0.021 |
ddram_a[2]         |   7.261 (r) | SLOW    |   2.473 (r) | FAST    |    0.009 |
ddram_a[3]         |   7.269 (r) | SLOW    |   2.478 (r) | FAST    |    0.017 |
ddram_a[4]         |   7.264 (r) | SLOW    |   2.477 (r) | FAST    |    0.013 |
ddram_a[5]         |   7.274 (r) | SLOW    |   2.486 (r) | FAST    |    0.022 |
ddram_a[6]         |   7.262 (r) | SLOW    |   2.474 (r) | FAST    |    0.010 |
ddram_a[7]         |   7.266 (r) | SLOW    |   2.478 (r) | FAST    |    0.014 |
ddram_a[8]         |   7.263 (r) | SLOW    |   2.474 (r) | FAST    |    0.011 |
ddram_a[9]         |   7.255 (r) | SLOW    |   2.466 (r) | FAST    |    0.003 |
ddram_a[10]        |   7.259 (r) | SLOW    |   2.471 (r) | FAST    |    0.007 |
ddram_a[11]        |   7.262 (r) | SLOW    |   2.473 (r) | FAST    |    0.010 |
ddram_a[12]        |   7.275 (r) | SLOW    |   2.484 (r) | FAST    |    0.023 |
ddram_a[13]        |   7.252 (r) | SLOW    |   2.464 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.275 (r) | SLOW    |   2.464 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   7.247 (r) | SLOW    |   2.461 (r) | FAST    |    0.004 |
ddram_ba[1]        |   7.267 (r) | SLOW    |   2.477 (r) | FAST    |    0.023 |
ddram_ba[2]        |   7.244 (r) | SLOW    |   2.457 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.267 (r) | SLOW    |   2.457 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.071 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   7.351 (r) | SLOW    |   2.567 (r) | FAST    |    0.071 |
ddram_dm[1]        |   7.298 (r) | SLOW    |   2.522 (r) | FAST    |    0.024 |
ddram_dm[2]        |   7.280 (r) | SLOW    |   2.497 (r) | FAST    |    0.000 |
ddram_dm[3]        |   7.306 (r) | SLOW    |   2.527 (r) | FAST    |    0.030 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.351 (r) | SLOW    |   2.497 (r) | FAST    |    0.071 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 3.839 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   12.308 (r) | SLOW    |   2.224 (r) | FAST    |    2.822 |
ddram_dq[1]        |   12.682 (r) | SLOW    |   2.233 (r) | FAST    |    3.197 |
ddram_dq[2]        |   13.324 (r) | SLOW    |   2.264 (r) | FAST    |    3.839 |
ddram_dq[3]        |   12.819 (r) | SLOW    |   2.236 (r) | FAST    |    3.334 |
ddram_dq[4]        |   13.197 (r) | SLOW    |   2.253 (r) | FAST    |    3.712 |
ddram_dq[5]        |   12.564 (r) | SLOW    |   2.222 (r) | FAST    |    3.078 |
ddram_dq[6]        |   13.068 (r) | SLOW    |   2.251 (r) | FAST    |    3.582 |
ddram_dq[7]        |   12.427 (r) | SLOW    |   2.226 (r) | FAST    |    2.941 |
ddram_dq[8]        |   11.893 (r) | SLOW    |   2.222 (r) | FAST    |    2.408 |
ddram_dq[9]        |   11.804 (r) | SLOW    |   2.246 (r) | FAST    |    2.318 |
ddram_dq[10]       |   11.518 (r) | SLOW    |   2.215 (r) | FAST    |    2.033 |
ddram_dq[11]       |   12.178 (r) | SLOW    |   2.240 (r) | FAST    |    2.693 |
ddram_dq[12]       |   11.655 (r) | SLOW    |   2.235 (r) | FAST    |    2.170 |
ddram_dq[13]       |   12.041 (r) | SLOW    |   2.243 (r) | FAST    |    2.556 |
ddram_dq[14]       |   11.774 (r) | SLOW    |   2.231 (r) | FAST    |    2.289 |
ddram_dq[15]       |   11.922 (r) | SLOW    |   2.242 (r) | FAST    |    2.437 |
ddram_dq[16]       |    9.722 (r) | SLOW    |   2.194 (r) | FAST    |    0.237 |
ddram_dq[17]       |   10.477 (r) | SLOW    |   2.194 (r) | FAST    |    0.992 |
ddram_dq[18]       |   10.229 (r) | SLOW    |   2.192 (r) | FAST    |    0.744 |
ddram_dq[19]       |    9.746 (r) | SLOW    |   2.213 (r) | FAST    |    0.261 |
ddram_dq[20]       |    9.970 (r) | SLOW    |   2.183 (r) | FAST    |    0.485 |
ddram_dq[21]       |    9.485 (r) | SLOW    |   2.217 (r) | FAST    |    0.034 |
ddram_dq[22]       |   10.348 (r) | SLOW    |   2.191 (r) | FAST    |    0.863 |
ddram_dq[23]       |    9.841 (r) | SLOW    |   2.188 (r) | FAST    |    0.355 |
ddram_dq[24]       |   10.597 (r) | SLOW    |   2.221 (r) | FAST    |    1.112 |
ddram_dq[25]       |   11.000 (r) | SLOW    |   2.206 (r) | FAST    |    1.515 |
ddram_dq[26]       |   10.633 (r) | SLOW    |   2.220 (r) | FAST    |    1.148 |
ddram_dq[27]       |   11.119 (r) | SLOW    |   2.214 (r) | FAST    |    1.634 |
ddram_dq[28]       |   10.752 (r) | SLOW    |   2.220 (r) | FAST    |    1.267 |
ddram_dq[29]       |   10.514 (r) | SLOW    |   2.201 (r) | FAST    |    1.029 |
ddram_dq[30]       |   11.238 (r) | SLOW    |   2.205 (r) | FAST    |    1.753 |
ddram_dq[31]       |   10.396 (r) | SLOW    |   2.192 (r) | FAST    |    0.910 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   13.324 (r) | SLOW    |   2.183 (r) | FAST    |    3.839 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 2.840 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   12.948 (r) | SLOW    |   2.816 (r) | FAST    |    2.839 |
ddram_dqs_n[1]     |   12.123 (r) | SLOW    |   2.807 (r) | FAST    |    2.014 |
ddram_dqs_n[2]     |   10.109 (r) | SLOW    |   2.782 (r) | FAST    |    0.000 |
ddram_dqs_n[3]     |   10.880 (r) | SLOW    |   2.810 (r) | FAST    |    0.771 |
ddram_dqs_p[0]     |   12.949 (r) | SLOW    |   2.821 (r) | FAST    |    2.840 |
ddram_dqs_p[1]     |   12.124 (r) | SLOW    |   2.802 (r) | FAST    |    2.015 |
ddram_dqs_p[2]     |   10.110 (r) | SLOW    |   2.787 (r) | FAST    |    0.005 |
ddram_dqs_p[3]     |   10.881 (r) | SLOW    |   2.810 (r) | FAST    |    0.772 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.949 (r) | SLOW    |   2.782 (r) | FAST    |    2.840 |
-------------------+--------------+---------+-------------+---------+----------+




