[2021-09-09 10:07:41,470]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-09-09 10:07:41,470]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:07:41,746]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; ".

Peak memory: 14426112 bytes

[2021-09-09 10:07:41,746]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:07:41,875]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34250752 bytes

[2021-09-09 10:07:41,876]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-09 10:07:41,876]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:07:41,897]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 6180864 bytes

[2021-09-09 10:07:41,897]mapper_test.py:220:[INFO]: area: 10 level: 3
[2021-09-09 12:10:08,854]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-09-09 12:10:08,854]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:10:09,094]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; ".

Peak memory: 14434304 bytes

[2021-09-09 12:10:09,095]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:10:09,220]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34394112 bytes

[2021-09-09 12:10:09,221]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-09 12:10:09,222]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:10:11,125]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 13627392 bytes

[2021-09-09 12:10:11,126]mapper_test.py:220:[INFO]: area: 10 level: 3
[2021-09-09 13:39:44,340]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-09-09 13:39:44,340]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:39:44,573]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; ".

Peak memory: 14340096 bytes

[2021-09-09 13:39:44,573]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:39:44,740]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34603008 bytes

[2021-09-09 13:39:44,741]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-09 13:39:44,741]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:39:46,517]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :11
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 13721600 bytes

[2021-09-09 13:39:46,517]mapper_test.py:220:[INFO]: area: 10 level: 3
[2021-09-09 15:10:56,681]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-09-09 15:10:56,681]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:10:56,681]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:10:56,814]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34390016 bytes

[2021-09-09 15:10:56,815]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-09 15:10:56,816]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:10:58,746]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :13
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 13570048 bytes

[2021-09-09 15:10:58,746]mapper_test.py:220:[INFO]: area: 10 level: 3
[2021-09-09 15:40:00,960]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-09-09 15:40:00,960]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:40:00,960]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:40:01,093]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34291712 bytes

[2021-09-09 15:40:01,094]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-09 15:40:01,094]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:40:03,030]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :13
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 13725696 bytes

[2021-09-09 15:40:03,031]mapper_test.py:220:[INFO]: area: 10 level: 3
[2021-09-09 16:18:04,330]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-09-09 16:18:04,330]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:18:04,331]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:18:04,463]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34328576 bytes

[2021-09-09 16:18:04,464]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-09 16:18:04,464]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:18:06,400]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :13
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 13762560 bytes

[2021-09-09 16:18:06,400]mapper_test.py:220:[INFO]: area: 10 level: 3
[2021-09-09 16:52:50,260]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-09-09 16:52:50,261]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:52:50,261]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:52:50,438]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34373632 bytes

[2021-09-09 16:52:50,439]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-09 16:52:50,439]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:52:52,308]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :13
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 13615104 bytes

[2021-09-09 16:52:52,309]mapper_test.py:220:[INFO]: area: 10 level: 3
[2021-09-09 17:29:09,000]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-09-09 17:29:09,001]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:29:09,001]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:29:09,171]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34521088 bytes

[2021-09-09 17:29:09,172]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-09 17:29:09,172]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:29:11,117]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :13
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 13750272 bytes

[2021-09-09 17:29:11,117]mapper_test.py:220:[INFO]: area: 10 level: 3
[2021-09-13 23:33:26,703]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-09-13 23:33:26,703]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:33:26,703]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:33:26,822]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34226176 bytes

[2021-09-13 23:33:26,823]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-13 23:33:26,824]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:33:28,543]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :13
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 10825728 bytes

[2021-09-13 23:33:28,544]mapper_test.py:220:[INFO]: area: 10 level: 3
[2021-09-13 23:42:59,912]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-09-13 23:42:59,912]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:59,913]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:43:00,070]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34209792 bytes

[2021-09-13 23:43:00,071]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-13 23:43:00,071]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:43:00,100]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 6144000 bytes

[2021-09-13 23:43:00,101]mapper_test.py:220:[INFO]: area: 10 level: 3
[2021-09-14 09:03:29,655]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-09-14 09:03:29,656]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:03:29,656]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:03:29,823]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34152448 bytes

[2021-09-14 09:03:29,824]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-14 09:03:29,824]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:03:31,503]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :13
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 13737984 bytes

[2021-09-14 09:03:31,504]mapper_test.py:220:[INFO]: area: 10 level: 3
[2021-09-14 09:21:57,968]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-09-14 09:21:57,969]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:57,969]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:58,089]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34242560 bytes

[2021-09-14 09:21:58,090]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-14 09:21:58,090]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:58,118]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 6156288 bytes

[2021-09-14 09:21:58,119]mapper_test.py:220:[INFO]: area: 10 level: 3
[2021-09-15 15:36:28,172]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-09-15 15:36:28,173]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:36:28,173]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:36:28,283]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34062336 bytes

[2021-09-15 15:36:28,284]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-15 15:36:28,285]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:36:29,853]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :13
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 12718080 bytes

[2021-09-15 15:36:29,854]mapper_test.py:220:[INFO]: area: 10 level: 3
[2021-09-15 15:55:15,022]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-09-15 15:55:15,022]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:15,022]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:15,130]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34033664 bytes

[2021-09-15 15:55:15,131]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-15 15:55:15,131]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:15,148]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 6189056 bytes

[2021-09-15 15:55:15,149]mapper_test.py:220:[INFO]: area: 10 level: 3
[2021-09-18 14:06:54,141]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-09-18 14:06:54,142]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:06:54,142]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:06:54,251]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33767424 bytes

[2021-09-18 14:06:54,252]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-18 14:06:54,253]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:06:55,878]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :13
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 11730944 bytes

[2021-09-18 14:06:55,879]mapper_test.py:220:[INFO]: area: 10 level: 3
[2021-09-18 16:31:25,718]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-09-18 16:31:25,718]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:31:25,718]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:31:25,829]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33910784 bytes

[2021-09-18 16:31:25,829]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-18 16:31:25,830]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:31:27,420]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :13
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 11530240 bytes

[2021-09-18 16:31:27,420]mapper_test.py:220:[INFO]: area: 10 level: 3
[2021-09-22 09:00:36,822]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-09-22 09:00:36,823]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 09:00:36,823]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 09:00:36,978]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34152448 bytes

[2021-09-22 09:00:36,979]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-22 09:00:36,979]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 09:00:37,768]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 11153408 bytes

[2021-09-22 09:00:37,769]mapper_test.py:220:[INFO]: area: 10 level: 3
[2021-09-22 11:30:05,563]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-09-22 11:30:05,563]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:30:05,563]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:30:05,672]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33918976 bytes

[2021-09-22 11:30:05,673]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-22 11:30:05,673]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:30:07,297]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :13
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 11542528 bytes

[2021-09-22 11:30:07,298]mapper_test.py:220:[INFO]: area: 10 level: 3
[2021-09-23 16:49:20,870]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-09-23 16:49:20,871]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:49:20,871]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:49:20,980]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33955840 bytes

[2021-09-23 16:49:20,981]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-23 16:49:20,981]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:49:22,698]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
balancing!
	current map manager:
		current min nodes:32
		current min depth:6
rewriting!
	current map manager:
		current min nodes:32
		current min depth:6
balancing!
	current map manager:
		current min nodes:32
		current min depth:6
rewriting!
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :13
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 11309056 bytes

[2021-09-23 16:49:22,699]mapper_test.py:220:[INFO]: area: 10 level: 3
[2021-09-23 17:12:11,030]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-09-23 17:12:11,030]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:12:11,030]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:12:11,147]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34070528 bytes

[2021-09-23 17:12:11,148]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-23 17:12:11,148]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:12:12,711]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
balancing!
	current map manager:
		current min nodes:32
		current min depth:6
rewriting!
	current map manager:
		current min nodes:32
		current min depth:6
balancing!
	current map manager:
		current min nodes:32
		current min depth:6
rewriting!
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :13
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 11579392 bytes

[2021-09-23 17:12:12,711]mapper_test.py:220:[INFO]: area: 10 level: 3
[2021-09-23 18:13:52,534]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-09-23 18:13:52,534]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:13:52,535]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:13:52,643]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33796096 bytes

[2021-09-23 18:13:52,644]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-23 18:13:52,644]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:13:54,250]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
balancing!
	current map manager:
		current min nodes:32
		current min depth:6
rewriting!
	current map manager:
		current min nodes:32
		current min depth:6
balancing!
	current map manager:
		current min nodes:32
		current min depth:6
rewriting!
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :13
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 11333632 bytes

[2021-09-23 18:13:54,250]mapper_test.py:220:[INFO]: area: 10 level: 3
[2021-09-27 16:40:58,299]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-09-27 16:40:58,300]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:40:58,300]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:40:58,459]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34091008 bytes

[2021-09-27 16:40:58,460]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-27 16:40:58,460]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:41:00,025]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
balancing!
	current map manager:
		current min nodes:32
		current min depth:6
rewriting!
	current map manager:
		current min nodes:32
		current min depth:6
balancing!
	current map manager:
		current min nodes:32
		current min depth:6
rewriting!
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :13
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 11689984 bytes

[2021-09-27 16:41:00,026]mapper_test.py:220:[INFO]: area: 10 level: 3
[2021-09-27 17:47:41,417]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-09-27 17:47:41,418]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:47:41,418]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:47:41,593]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33959936 bytes

[2021-09-27 17:47:41,594]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-27 17:47:41,594]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:47:43,169]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
balancing!
	current map manager:
		current min nodes:32
		current min depth:6
rewriting!
	current map manager:
		current min nodes:32
		current min depth:6
balancing!
	current map manager:
		current min nodes:32
		current min depth:6
rewriting!
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :13
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 11857920 bytes

[2021-09-27 17:47:43,169]mapper_test.py:220:[INFO]: area: 10 level: 3
[2021-09-28 02:13:54,825]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-09-28 02:13:54,825]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:13:54,825]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:13:54,941]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34029568 bytes

[2021-09-28 02:13:54,941]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-28 02:13:54,941]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:13:56,583]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :13
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 11710464 bytes

[2021-09-28 02:13:56,584]mapper_test.py:220:[INFO]: area: 10 level: 3
[2021-09-28 16:53:12,731]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-09-28 16:53:12,731]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:53:12,731]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:53:12,844]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34238464 bytes

[2021-09-28 16:53:12,845]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-28 16:53:12,846]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:53:14,414]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :13
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 11689984 bytes

[2021-09-28 16:53:14,415]mapper_test.py:220:[INFO]: area: 10 level: 3
[2021-09-28 17:32:15,525]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-09-28 17:32:15,525]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:32:15,526]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:32:15,689]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33820672 bytes

[2021-09-28 17:32:15,690]mapper_test.py:156:[INFO]: area: 6 level: 3
[2021-09-28 17:32:15,690]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:32:17,271]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :13
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 11919360 bytes

[2021-09-28 17:32:17,272]mapper_test.py:220:[INFO]: area: 10 level: 3
[2021-10-09 10:43:40,021]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-10-09 10:43:40,022]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:40,022]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:40,133]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33779712 bytes

[2021-10-09 10:43:40,134]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-09 10:43:40,134]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:40,159]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :13
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 6418432 bytes

[2021-10-09 10:43:40,160]mapper_test.py:224:[INFO]: area: 10 level: 3
[2021-10-09 11:26:11,738]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-10-09 11:26:11,738]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:26:11,738]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:26:11,848]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34062336 bytes

[2021-10-09 11:26:11,849]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-09 11:26:11,850]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:26:11,882]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :13
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 6647808 bytes

[2021-10-09 11:26:11,882]mapper_test.py:224:[INFO]: area: 10 level: 3
[2021-10-09 16:34:20,227]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-10-09 16:34:20,228]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:34:20,228]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:34:20,392]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34074624 bytes

[2021-10-09 16:34:20,393]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-09 16:34:20,394]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:34:21,208]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	current map manager:
		current min nodes:32
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 10883072 bytes

[2021-10-09 16:34:21,208]mapper_test.py:224:[INFO]: area: 10 level: 3
[2021-10-09 16:51:23,346]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-10-09 16:51:23,347]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:51:23,347]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:51:23,462]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33939456 bytes

[2021-10-09 16:51:23,463]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-09 16:51:23,463]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:51:24,302]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	current map manager:
		current min nodes:32
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 10919936 bytes

[2021-10-09 16:51:24,303]mapper_test.py:224:[INFO]: area: 10 level: 3
[2021-10-12 11:03:44,461]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-10-12 11:03:44,462]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:03:44,462]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:03:44,624]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34164736 bytes

[2021-10-12 11:03:44,625]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-12 11:03:44,625]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:03:46,309]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :13
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 11329536 bytes

[2021-10-12 11:03:46,309]mapper_test.py:224:[INFO]: area: 10 level: 3
[2021-10-12 11:20:31,561]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-10-12 11:20:31,561]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:20:31,561]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:20:31,676]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33894400 bytes

[2021-10-12 11:20:31,677]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-12 11:20:31,677]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:20:31,719]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :13
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 6316032 bytes

[2021-10-12 11:20:31,720]mapper_test.py:224:[INFO]: area: 10 level: 3
[2021-10-12 13:39:14,022]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-10-12 13:39:14,022]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:39:14,023]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:39:14,135]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34062336 bytes

[2021-10-12 13:39:14,136]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-12 13:39:14,136]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:39:15,854]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :13
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 11272192 bytes

[2021-10-12 13:39:15,855]mapper_test.py:224:[INFO]: area: 10 level: 3
[2021-10-12 15:09:51,795]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-10-12 15:09:51,795]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:09:51,795]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:09:51,956]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33988608 bytes

[2021-10-12 15:09:51,957]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-12 15:09:51,958]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:09:53,600]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :13
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 11026432 bytes

[2021-10-12 15:09:53,600]mapper_test.py:224:[INFO]: area: 10 level: 3
[2021-10-12 18:54:53,930]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-10-12 18:54:53,931]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:54:53,931]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:54:54,048]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34144256 bytes

[2021-10-12 18:54:54,049]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-12 18:54:54,049]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:54:55,745]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :13
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 11112448 bytes

[2021-10-12 18:54:55,746]mapper_test.py:224:[INFO]: area: 10 level: 3
[2021-10-18 11:48:25,078]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-10-18 11:48:25,079]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:48:25,079]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:48:25,243]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34107392 bytes

[2021-10-18 11:48:25,244]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-18 11:48:25,244]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:48:26,880]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :13
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 10948608 bytes

[2021-10-18 11:48:26,881]mapper_test.py:224:[INFO]: area: 10 level: 3
[2021-10-18 12:04:43,607]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-10-18 12:04:43,607]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:43,607]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:43,725]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34082816 bytes

[2021-10-18 12:04:43,725]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-18 12:04:43,726]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:43,744]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 5849088 bytes

[2021-10-18 12:04:43,745]mapper_test.py:224:[INFO]: area: 10 level: 3
[2021-10-19 14:12:39,382]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-10-19 14:12:39,383]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:39,383]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:39,498]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34033664 bytes

[2021-10-19 14:12:39,499]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-19 14:12:39,499]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:39,524]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 5951488 bytes

[2021-10-19 14:12:39,524]mapper_test.py:224:[INFO]: area: 10 level: 3
[2021-10-22 13:35:37,869]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-10-22 13:35:37,869]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:37,869]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:37,982]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33878016 bytes

[2021-10-22 13:35:37,985]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-22 13:35:37,985]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:38,030]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 8908800 bytes

[2021-10-22 13:35:38,030]mapper_test.py:224:[INFO]: area: 10 level: 3
[2021-10-22 13:56:30,693]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-10-22 13:56:30,693]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:56:30,694]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:56:30,807]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34131968 bytes

[2021-10-22 13:56:30,808]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-22 13:56:30,808]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:56:30,852]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 8966144 bytes

[2021-10-22 13:56:30,853]mapper_test.py:224:[INFO]: area: 10 level: 3
[2021-10-22 14:03:00,406]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-10-22 14:03:00,407]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:03:00,407]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:03:00,569]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34136064 bytes

[2021-10-22 14:03:00,569]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-22 14:03:00,570]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:03:00,592]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 6107136 bytes

[2021-10-22 14:03:00,593]mapper_test.py:224:[INFO]: area: 10 level: 3
[2021-10-22 14:06:21,621]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-10-22 14:06:21,621]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:21,622]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:21,734]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33976320 bytes

[2021-10-22 14:06:21,734]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-22 14:06:21,735]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:21,761]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 6090752 bytes

[2021-10-22 14:06:21,761]mapper_test.py:224:[INFO]: area: 10 level: 3
[2021-10-23 13:37:46,678]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-10-23 13:37:46,679]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:37:46,679]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:37:46,843]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33878016 bytes

[2021-10-23 13:37:46,844]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-23 13:37:46,845]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:37:48,466]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :12
score:100
	Report mapping result:
		klut_size()     :21
		klut.num_gates():12
		max delay       :2
		max area        :12
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 11075584 bytes

[2021-10-23 13:37:48,467]mapper_test.py:224:[INFO]: area: 12 level: 2
[2021-10-24 17:49:29,617]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-10-24 17:49:29,617]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:49:29,617]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:49:29,736]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34004992 bytes

[2021-10-24 17:49:29,737]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-24 17:49:29,737]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:49:31,365]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :12
score:100
	Report mapping result:
		klut_size()     :21
		klut.num_gates():12
		max delay       :2
		max area        :12
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 11161600 bytes

[2021-10-24 17:49:31,366]mapper_test.py:224:[INFO]: area: 12 level: 2
[2021-10-24 18:09:55,126]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-10-24 18:09:55,126]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:09:55,127]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:09:55,240]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34234368 bytes

[2021-10-24 18:09:55,241]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-24 18:09:55,241]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:09:56,862]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
	current map manager:
		current min nodes:32
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :13
score:100
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 11161600 bytes

[2021-10-24 18:09:56,863]mapper_test.py:224:[INFO]: area: 10 level: 3
[2021-10-26 10:26:15,644]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-10-26 10:26:15,644]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:15,644]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:15,765]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33914880 bytes

[2021-10-26 10:26:15,766]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-26 10:26:15,766]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:15,782]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	current map manager:
		current min nodes:32
		current min depth:7
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 5865472 bytes

[2021-10-26 10:26:15,782]mapper_test.py:224:[INFO]: area: 10 level: 3
[2021-10-26 11:07:56,021]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-10-26 11:07:56,021]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:07:56,022]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:07:56,135]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33869824 bytes

[2021-10-26 11:07:56,135]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-26 11:07:56,136]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:07:57,769]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :13
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 10932224 bytes

[2021-10-26 11:07:57,770]mapper_test.py:224:[INFO]: area: 10 level: 3
[2021-10-26 11:28:28,162]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-10-26 11:28:28,162]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:28:28,162]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:28:28,323]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34033664 bytes

[2021-10-26 11:28:28,323]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-26 11:28:28,324]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:28:29,999]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	Report mapping result:
		klut_size()     :23
		klut.num_gates():14
		max delay       :2
		max area        :12
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 10870784 bytes

[2021-10-26 11:28:30,000]mapper_test.py:224:[INFO]: area: 14 level: 2
[2021-10-26 12:26:31,308]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-10-26 12:26:31,308]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:26:31,309]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:26:31,427]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34054144 bytes

[2021-10-26 12:26:31,428]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-26 12:26:31,428]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:26:33,062]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 10874880 bytes

[2021-10-26 12:26:33,062]mapper_test.py:224:[INFO]: area: 10 level: 3
[2021-10-26 14:13:41,324]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-10-26 14:13:41,325]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:41,325]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:41,438]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33976320 bytes

[2021-10-26 14:13:41,439]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-26 14:13:41,439]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:41,460]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 5992448 bytes

[2021-10-26 14:13:41,461]mapper_test.py:224:[INFO]: area: 10 level: 3
[2021-10-29 16:10:46,433]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-10-29 16:10:46,434]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:46,434]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:46,550]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34000896 bytes

[2021-10-29 16:10:46,551]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-10-29 16:10:46,551]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:46,579]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	Report mapping result:
		klut_size()     :26
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
Peak memory: 5808128 bytes

[2021-10-29 16:10:46,579]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-11-03 09:52:49,382]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-11-03 09:52:49,382]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:49,383]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:49,506]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34086912 bytes

[2021-11-03 09:52:49,507]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-03 09:52:49,507]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:49,529]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	Report mapping result:
		klut_size()     :26
		klut.num_gates():17
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :1
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig_output.v
	Peak memory: 5771264 bytes

[2021-11-03 09:52:49,530]mapper_test.py:226:[INFO]: area: 17 level: 3
[2021-11-03 10:05:00,964]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-11-03 10:05:00,965]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:05:00,965]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:05:01,086]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34070528 bytes

[2021-11-03 10:05:01,087]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-03 10:05:01,087]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:05:01,106]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	Report mapping result:
		klut_size()     :27
		klut.num_gates():18
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :3
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig_output.v
	Peak memory: 5738496 bytes

[2021-11-03 10:05:01,106]mapper_test.py:226:[INFO]: area: 18 level: 3
[2021-11-03 13:45:01,089]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-11-03 13:45:01,090]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:45:01,090]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:45:01,205]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34074624 bytes

[2021-11-03 13:45:01,206]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-03 13:45:01,207]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:45:01,229]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	Report mapping result:
		klut_size()     :27
		klut.num_gates():18
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :3
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig_output.v
	Peak memory: 5750784 bytes

[2021-11-03 13:45:01,230]mapper_test.py:226:[INFO]: area: 18 level: 3
[2021-11-03 13:51:16,163]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-11-03 13:51:16,164]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:51:16,164]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:51:16,328]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34156544 bytes

[2021-11-03 13:51:16,329]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-03 13:51:16,329]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:51:16,348]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	Report mapping result:
		klut_size()     :27
		klut.num_gates():18
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :3
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig_output.v
	Peak memory: 5660672 bytes

[2021-11-03 13:51:16,348]mapper_test.py:226:[INFO]: area: 18 level: 3
[2021-11-04 15:58:15,041]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-11-04 15:58:15,041]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:58:15,042]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:58:15,162]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33890304 bytes

[2021-11-04 15:58:15,163]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-04 15:58:15,163]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:58:15,189]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	Report mapping result:
		klut_size()     :21
		klut.num_gates():12
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :3
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig_output.v
	Peak memory: 5648384 bytes

[2021-11-04 15:58:15,190]mapper_test.py:226:[INFO]: area: 12 level: 3
[2021-11-16 12:28:53,082]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-11-16 12:28:53,083]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:53,083]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:53,205]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34189312 bytes

[2021-11-16 12:28:53,206]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-16 12:28:53,206]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:53,228]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
Mapping time: 0.00047 secs
	Report mapping result:
		klut_size()     :21
		klut.num_gates():12
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :3
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
	Peak memory: 5906432 bytes

[2021-11-16 12:28:53,228]mapper_test.py:228:[INFO]: area: 12 level: 3
[2021-11-16 14:17:50,739]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-11-16 14:17:50,740]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:50,740]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:50,853]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34099200 bytes

[2021-11-16 14:17:50,854]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-16 14:17:50,854]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:50,869]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
Mapping time: 0.000588 secs
	Report mapping result:
		klut_size()     :21
		klut.num_gates():12
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :3
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
	Peak memory: 5890048 bytes

[2021-11-16 14:17:50,870]mapper_test.py:228:[INFO]: area: 12 level: 3
[2021-11-16 14:24:12,568]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-11-16 14:24:12,568]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:12,568]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:12,681]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34152448 bytes

[2021-11-16 14:24:12,682]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-16 14:24:12,682]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:12,698]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
Mapping time: 0.000589 secs
	Report mapping result:
		klut_size()     :21
		klut.num_gates():12
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :3
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
	Peak memory: 5771264 bytes

[2021-11-16 14:24:12,698]mapper_test.py:228:[INFO]: area: 12 level: 3
[2021-11-17 16:36:49,960]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-11-17 16:36:49,960]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:49,961]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:50,075]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33976320 bytes

[2021-11-17 16:36:50,076]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-17 16:36:50,077]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:50,094]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
Mapping time: 0.000637 secs
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
	Peak memory: 5828608 bytes

[2021-11-17 16:36:50,094]mapper_test.py:228:[INFO]: area: 10 level: 3
[2021-11-18 10:19:29,529]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-11-18 10:19:29,529]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:29,529]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:29,650]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34189312 bytes

[2021-11-18 10:19:29,651]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-18 10:19:29,651]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:29,673]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
Mapping time: 0.001528 secs
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
	Peak memory: 5804032 bytes

[2021-11-18 10:19:29,674]mapper_test.py:228:[INFO]: area: 10 level: 3
[2021-11-23 16:12:20,309]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-11-23 16:12:20,310]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:20,310]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:20,431]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33996800 bytes

[2021-11-23 16:12:20,432]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-23 16:12:20,432]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:20,450]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
Mapping time: 0.001465 secs
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
	Peak memory: 5697536 bytes

[2021-11-23 16:12:20,450]mapper_test.py:228:[INFO]: area: 10 level: 3
[2021-11-23 16:43:18,956]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-11-23 16:43:18,956]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:18,956]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:19,077]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34000896 bytes

[2021-11-23 16:43:19,078]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-23 16:43:19,079]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:19,096]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
Mapping time: 0.001525 secs
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
	Peak memory: 5693440 bytes

[2021-11-23 16:43:19,097]mapper_test.py:228:[INFO]: area: 10 level: 3
[2021-11-24 11:39:25,496]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-11-24 11:39:25,497]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:25,497]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:25,608]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33992704 bytes

[2021-11-24 11:39:25,609]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-24 11:39:25,609]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:25,624]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
Mapping time: 3.5e-05 secs
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
	Peak memory: 5980160 bytes

[2021-11-24 11:39:25,624]mapper_test.py:228:[INFO]: area: 10 level: 3
[2021-11-24 12:02:39,363]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-11-24 12:02:39,363]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:39,364]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:39,528]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34082816 bytes

[2021-11-24 12:02:39,529]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-24 12:02:39,529]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:39,552]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
Mapping time: 2.9e-05 secs
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
	Peak memory: 5824512 bytes

[2021-11-24 12:02:39,552]mapper_test.py:228:[INFO]: area: 10 level: 3
[2021-11-24 12:06:29,536]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-11-24 12:06:29,536]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:29,537]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:29,653]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34045952 bytes

[2021-11-24 12:06:29,654]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-24 12:06:29,654]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:29,671]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
Mapping time: 0.000588 secs
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
	Peak memory: 5808128 bytes

[2021-11-24 12:06:29,672]mapper_test.py:228:[INFO]: area: 10 level: 3
[2021-11-24 12:12:02,181]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-11-24 12:12:02,181]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:12:02,181]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:12:02,301]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34271232 bytes

[2021-11-24 12:12:02,302]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-24 12:12:02,302]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:12:02,316]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00014 secs
	Report mapping result:
		klut_size()     :15
		klut.num_gates():6
		max delay       :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
	Peak memory: 5271552 bytes

[2021-11-24 12:12:02,316]mapper_test.py:228:[INFO]: area: 6 level: 3
[2021-11-24 12:58:27,745]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-11-24 12:58:27,746]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:27,746]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:27,867]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 33886208 bytes

[2021-11-24 12:58:27,869]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-24 12:58:27,869]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:27,891]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
Mapping time: 0.000413 secs
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
	Peak memory: 5914624 bytes

[2021-11-24 12:58:27,892]mapper_test.py:228:[INFO]: area: 10 level: 3
[2021-11-24 13:14:55,317]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-11-24 13:14:55,318]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:14:55,318]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:14:55,493]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34033664 bytes

[2021-11-24 13:14:55,494]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-24 13:14:55,495]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:14:57,201]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
Mapping time: 0.000419 secs
Mapping time: 0.000436 secs
	Report mapping result:
		klut_size()     :16
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
	Peak memory: 10817536 bytes

[2021-11-24 13:14:57,201]mapper_test.py:228:[INFO]: area: 7 level: 3
[2021-11-24 13:37:37,294]mapper_test.py:79:[INFO]: run case "z4ml_comb"
[2021-11-24 13:37:37,294]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:37:37,294]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:37:37,410]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      24.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      10.0.  Edge =       26.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       7.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
P:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      158.  T =     0.00 sec
F:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
A:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
E:  Del =    3.00.  Ar =       6.0.  Edge =       18.  Cut =      114.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34123776 bytes

[2021-11-24 13:37:37,410]mapper_test.py:160:[INFO]: area: 6 level: 3
[2021-11-24 13:37:37,411]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:37:39,098]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
Mapping time: 3.1e-05 secs
Mapping time: 3.4e-05 secs
	Report mapping result:
		klut_size()     :19
		klut.num_gates():10
		max delay       :3
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v
	Peak memory: 10805248 bytes

[2021-11-24 13:37:39,099]mapper_test.py:228:[INFO]: area: 10 level: 3
