digraph "CFG for '_ZL125p_ZN2xf11accel_utils13xfMat2hlsStrmILi64ELi0ELi256ELi256ELi1ELi65536EEER3MatILi0ELi256ELi256ELi1EER6streamI7ap_uintILi64EEE_1P14xf_accel_utilsR19xf_Mat_0_256_256_1_RN3hls6streamI7ap_uintILi64EEEE' function" {
	label="CFG for '_ZL125p_ZN2xf11accel_utils13xfMat2hlsStrmILi64ELi0ELi256ELi256ELi1ELi65536EEER3MatILi0ELi256ELi256ELi1EER6streamI7ap_uintILi64EEE_1P14xf_accel_utilsR19xf_Mat_0_256_256_1_RN3hls6streamI7ap_uintILi64EEEE' function";

	Node0x2ec7340 [shape=record,label="{%0:\l  %1 = alloca %struct.xf_accel_utils*, align 8\l  %2 = alloca %struct.xf_Mat_0_256_256_1_*, align 8\l  %3 = alloca %\"class.hls::stream\"*, align 8\l  %rows = alloca i32, align 4\l  %cols = alloca i32, align 4\l  %loop_count = alloca i32, align 4\l  %bits_to_add = alloca i32, align 4\l  %N_size = alloca i32, align 4\l  %r = alloca %class.ap_uint, align 1\l  %in = alloca %class.ap_uint.0, align 1\l  %i = alloca i32, align 4\l  %4 = alloca %class.ap_uint.0, align 1\l  store %struct.xf_accel_utils* %this_, %struct.xf_accel_utils** %1, align 8\l  store %struct.xf_Mat_0_256_256_1_* %srcMat, %struct.xf_Mat_0_256_256_1_** %2, align 8\l  store %\"class.hls::stream\"* %dstStrm, %\"class.hls::stream\"** %3, align 8\l  %5 = load %struct.xf_Mat_0_256_256_1_** %2, align 8\l  %6 = getelementptr inbounds %struct.xf_Mat_0_256_256_1_* %5, i32 0, i32 1\l  %7 = load i32* %6, align 4\l  store i32 %7, i32* %rows, align 4\l  %8 = load %struct.xf_Mat_0_256_256_1_** %2, align 8\l  %9 = getelementptr inbounds %struct.xf_Mat_0_256_256_1_* %8, i32 0, i32 2\l  %10 = load i32* %9, align 4\l  store i32 %10, i32* %cols, align 4\l  %11 = load i32* %rows, align 4\l  %12 = load i32* %cols, align 4\l  %13 = mul nsw i32 %11, %12\l  %14 = sdiv i32 %13, 1\l  store i32 %14, i32* %loop_count, align 4\l  store i32 64, i32* %bits_to_add, align 4\l  store i32 8, i32* %N_size, align 4\l  call void @_ZN7ap_uintILi64EEC1Ev(%class.ap_uint* %r)\l  call void @_ZN7ap_uintILi8EEC1Ev(%class.ap_uint.0* %in)\l  br label %15\l}"];
	Node0x2ec7340 -> Node0x2ec8870;
	Node0x2ec8870 [shape=record,label="{%15:\l\l  store i32 0, i32* %i, align 4\l  br label %16\l}"];
	Node0x2ec8870 -> Node0x2ec8a20;
	Node0x2ec8a20 [shape=record,label="{%16:\l\l  %17 = load i32* %i, align 4\l  %18 = load i32* %loop_count, align 4\l  %19 = icmp slt i32 %17, %18\l  br i1 %19, label %20, label %67\l|{<s0>T|<s1>F}}"];
	Node0x2ec8a20:s0 -> Node0x2ec8c00;
	Node0x2ec8a20:s1 -> Node0x2ec8c60;
	Node0x2ec8c00 [shape=record,label="{%20:\l\l  %21 = load %struct.xf_Mat_0_256_256_1_** %2, align 8\l  %22 = load i32* %i, align 4\l  %23 = call i8 @_ZL36p_ZN2xf16Mat_0_256_256_1_4readIEEi_1P19xf_Mat_0_256_256_1_i(%struct.xf_Mat_0_256_256_1_* %21, i32 %22)\l  %24 = getelementptr %class.ap_uint.0* %4, i32 0, i32 0\l  %25 = bitcast [1 x i8]* %24 to i8*\l  store i8 %23, i8* %25, align 1\l  %26 = call %class.ap_uint.0* @_ZN7ap_uintILi8EEaSERKS0_(%class.ap_uint.0* %in, %class.ap_uint.0* %4)\l  %27 = load i32* %bits_to_add, align 4\l  %28 = icmp sle i32 %27, 8\l  br i1 %28, label %29, label %52\l|{<s0>T|<s1>F}}"];
	Node0x2ec8c00:s0 -> Node0x2ec9480;
	Node0x2ec8c00:s1 -> Node0x2ec9520;
	Node0x2ec9480 [shape=record,label="{%29:\l\l  %30 = load i32* %bits_to_add, align 4\l  %31 = sub nsw i32 %30, 1\l  %32 = call i64* @_ZN7ap_uintILi8EE5rangeEii(%class.ap_uint.0* %in, i32 %31, i32 0)\l  %33 = load i64* %32\l  %34 = load i32* %bits_to_add, align 4\l  %35 = sub nsw i32 64, %34\l  %36 = call i64* @_ZN7ap_uintILi64EE5rangeEii(%class.ap_uint* %r, i32 63, i32 %35)\l  store i64 %33, i64* %36\l  %37 = load %\"class.hls::stream\"** %3, align 8\l  call void @_ZN3hls6streamI7ap_uintILi64EEE5writeERKS2_(%\"class.hls::stream\"* %37, %class.ap_uint* %r)\l  %38 = load i32* %bits_to_add, align 4\l  %39 = icmp ne i32 %38, 8\l  br i1 %39, label %40, label %48\l|{<s0>T|<s1>F}}"];
	Node0x2ec9480:s0 -> Node0x2eca250;
	Node0x2ec9480:s1 -> Node0x2eca2f0;
	Node0x2eca250 [shape=record,label="{%40:\l\l  %41 = load i32* %bits_to_add, align 4\l  %42 = call i64* @_ZN7ap_uintILi8EE5rangeEii(%class.ap_uint.0* %in, i32 7, i32 %41)\l  %43 = load i64* %42\l  %44 = load i32* %bits_to_add, align 4\l  %45 = sub nsw i32 8, %44\l  %46 = sub nsw i32 %45, 1\l  %47 = call i64* @_ZN7ap_uintILi64EE5rangeEii(%class.ap_uint* %r, i32 %46, i32 0)\l  store i64 %43, i64* %47\l  br label %48\l}"];
	Node0x2eca250 -> Node0x2eca2f0;
	Node0x2eca2f0 [shape=record,label="{%48:\l\l  %49 = load i32* %bits_to_add, align 4\l  %50 = sub nsw i32 8, %49\l  %51 = sub nsw i32 64, %50\l  store i32 %51, i32* %bits_to_add, align 4\l  br label %63\l}"];
	Node0x2eca2f0 -> Node0x2ecacc0;
	Node0x2ec9520 [shape=record,label="{%52:\l\l  %53 = call i64 @_ZNK7ap_uintILi8EEcvmEv(%class.ap_uint.0* %in)\l  %54 = load i32* %bits_to_add, align 4\l  %55 = sub nsw i32 64, %54\l  %56 = add nsw i32 %55, 8\l  %57 = sub nsw i32 %56, 1\l  %58 = load i32* %bits_to_add, align 4\l  %59 = sub nsw i32 64, %58\l  %60 = call i64* @_ZN7ap_uintILi64EE5rangeEii(%class.ap_uint* %r, i32 %57, i32 %59)\l  store i64 %53, i64* %60\l  %61 = load i32* %bits_to_add, align 4\l  %62 = sub nsw i32 %61, 8\l  store i32 %62, i32* %bits_to_add, align 4\l  br label %63\l}"];
	Node0x2ec9520 -> Node0x2ecacc0;
	Node0x2ecacc0 [shape=record,label="{%63:\l\l  br label %64\l}"];
	Node0x2ecacc0 -> Node0x2ecb5f0;
	Node0x2ecb5f0 [shape=record,label="{%64:\l\l  %65 = load i32* %i, align 4\l  %66 = add nsw i32 %65, 1\l  store i32 %66, i32* %i, align 4\l  br label %16\l}"];
	Node0x2ecb5f0 -> Node0x2ec8a20;
	Node0x2ec8c60 [shape=record,label="{%67:\l\l  %68 = load i32* %bits_to_add, align 4\l  %69 = icmp ne i32 %68, 64\l  br i1 %69, label %70, label %72\l|{<s0>T|<s1>F}}"];
	Node0x2ec8c60:s0 -> Node0x2ecba00;
	Node0x2ec8c60:s1 -> Node0x2ecba60;
	Node0x2ecba00 [shape=record,label="{%70:\l\l  %71 = load %\"class.hls::stream\"** %3, align 8\l  call void @_ZN3hls6streamI7ap_uintILi64EEE5writeERKS2_(%\"class.hls::stream\"* %71, %class.ap_uint* %r)\l  br label %72\l}"];
	Node0x2ecba00 -> Node0x2ecba60;
	Node0x2ecba60 [shape=record,label="{%72:\l\l  ret void\l}"];
}
