// Seed: 310807674
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic [-1 : 1  -  -1] id_7;
  assign module_1.id_2 = 0;
  wire id_8;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input supply0 id_2,
    output tri id_3,
    input wand id_4
);
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_13,
      id_16,
      id_15,
      id_14
  );
endmodule
