(S (NP (NP (NN Deployment)) (PP (IN of) (NP (JJ deep) (JJ neural) (NNS networks))) (PP (IN for) (NP (NP (NNS applications)) (SBAR (WHNP (WDT that)) (S (VP (VBP require) (NP (NP (ADJP (RB very) (JJ high)) (NN throughput)) (CC or) (NP (ADJP (RB extremely) (JJ low)) (NN latency))))))))) (VP (VBZ is) (NP (NP (DT a) (JJ severe) (JJ computational) (NN challenge)) (, ,) (VP (ADVP (RB further)) (VBN exacerbated) (PP (IN by) (NP (NP (NNS inefficiencies)) (PP (IN in) (S (VP (VBG mapping) (NP (DT the) (NN computation)) (PP (TO to) (NP (VB hardware))))))))))) (. .))
(S (NP (PRP We)) (VP (VBP present) (NP (NP (DT a) (JJ novel) (NN method)) (PP (IN for) (S (VP (VBG designing) (NP (NP (JJ neural) (NN network) (NNS topologies)) (SBAR (WHNP (WDT that)) (S (VP (ADVP (RB directly)) (VBZ map) (PP (TO to) (NP (DT a) (ADJP (RB highly) (JJ efficient)) (NNP FPGA) (NN implementation)))))))))))) (. .))
(S (PP (IN By) (S (VP (VBG exploiting) (NP (NP (DT the) (NN equivalence)) (PP (IN of) (NP (JJ artificial) (NNS neurons))) (PP (IN with) (NP (NP (JJ quantized) (NNS inputs/outputs)) (CC and) (NP (NN truth) (NNS tables)))))))) (, ,) (NP (PRP we)) (VP (MD can) (VP (VB train) (NP (NP (JJ quantized) (JJ neural) (NNS networks)) (SBAR (WHNP (WDT that)) (S (VP (MD can) (VP (VB be) (VP (VP (ADVP (RB directly)) (VBN converted) (PP (TO to) (NP (NP (DT a) (NN netlist)) (PP (IN of) (NP (NN truth) (NNS tables)))))) (, ,) (CC and) (VP (ADVP (RB subsequently)) (VBN deployed) (PP (IN as) (NP (DT a) (ADJP (RB highly) (JJ pipelinable)) (, ,) (ADJP (RB massively) (JJ parallel)) (NNP FPGA) (NN circuit)))))))))))) (. .))
(S (ADVP (RB However)) (, ,) (NP (DT the) (JJ neural) (NN network) (NN topology)) (VP (VBZ requires) (NP (JJ careful) (NN consideration)) (SBAR (IN since) (S (NP (NP (DT the) (NN hardware) (NN cost)) (PP (IN of) (NP (NN truth) (NNS tables)))) (VP (VBZ grows) (ADVP (RB exponentially)) (PP (IN with) (NP (JJ neuron) (NN fan-in))))))) (. .))
(S (S (VP (TO To) (VP (VB obtain) (NP (NP (JJR smaller) (NNS networks)) (SBAR (WHADVP (WRB where)) (S (NP (DT the) (JJ whole) (NN netlist)) (VP (MD can) (VP (VB be) (VP (JJ placed-and-routed) (PP (IN onto) (NP (DT a) (JJ single) (NNP FPGA)))))))))))) (, ,) (NP (PRP we)) (VP (VP (VBP derive) (NP (NP (DT a) (ADJP (JJ fan-in) (NN driven)) (NN hardware) (NN cost) (NN model)) (SBAR (S (VP (TO to) (VP (VB guide) (NP (NN topology) (NN design)))))))) (, ,) (CC and) (VP (VBP combine) (NP (JJ high) (NN sparsity)) (PP (IN with) (NP (JJ low-bit) (NN activation) (NN quantization))) (S (VP (TO to) (VP (VB limit) (NP (DT the) (JJ neuron) (NN fan-in))))))) (. .))
(S (NP (PRP We)) (VP (VBP evaluate) (NP (PRP$ our) (NN approach)) (PP (IN on) (NP (NP (CD two) (NNS tasks)) (PP (IN with) (NP (ADJP (RB very) (JJ high)) (NN intrinsic) (NN throughput) (NNS requirements))) (PP (IN in) (NP (NP (JJ high-energy) (NNS physics)) (CC and) (NP (NN network) (NN intrusion) (NN detection))))))) (. .))
(S (NP (PRP We)) (VP (VBP show) (SBAR (IN that) (S (NP (NP (DT the) (NN combination)) (PP (IN of) (NP (NP (NN sparsity)) (CC and) (NP (JJ low-bit) (NN activation) (NN quantization))))) (VP (NNS results) (PP (IN in) (NP (NP (JJ high-speed) (NNS circuits)) (PP (IN with) (NP (NP (JJ small) (JJ logic) (NN depth)) (CC and) (NP (JJ low) (NNP LUT) (NN cost)))))) (, ,) (S (VP (VBG demonstrating) (NP (NP (NP (JJ competitive) (NN accuracy)) (PP (IN with) (NP (NP (QP (JJR less) (IN than) (CD 15)) (NNS ns)) (PP (IN of) (NP (NN inference) (NN latency)))))) (CC and) (NP (NP (NN throughput)) (PP (IN in) (NP (NP (DT the) (NNS hundreds)) (PP (IN of) (NP (NP (NNS millions)) (PP (IN of) (NP (NNS inferences))))) (PP (IN per) (NP (NN second))))))))))))) (. .))
