// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "06/24/2023 11:05:32"
                                                                        
// Verilog Self-Checking Test Bench (with test vectors) for design :    sdsy
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module sdsy_vlg_sample_tst(
	AP,
	BP,
	Ci,
	N1,
	N2,
	N3,
	N4,
	sampler_tx
);
input  AP;
input  BP;
input  Ci;
input  N1;
input  N2;
input  N3;
input  N4;
output sampler_tx;

reg sample;
time current_time;
always @(AP or BP or Ci or N1 or N2 or N3 or N4)
                                                                                
begin                                                 
 if ($realtime > 0)                                   
 begin                                                
	if ($realtime == 0 || $realtime != current_time)  
	begin									          
		if (sample === 1'bx)                          
			sample = 0;                               
		else                                          
			sample = ~sample;                         
	end										          
	current_time = $realtime;					      
 end                                                  
end                                                   

assign sampler_tx = sample;
endmodule

module sdsy_vlg_check_tst (
	C0,
	SP,
	sampler_rx
);
input  C0;
input  SP;
input sampler_rx;

reg  C0_expected;
reg  SP_expected;

reg  C0_prev;
reg  SP_prev;

reg  C0_expected_prev;
reg  SP_expected_prev;

reg  last_C0_exp;
reg  last_SP_exp;

reg trigger;

integer i;
integer nummismatches;

reg [1:2] on_first_change ;


initial
begin
trigger = 0;
i = 0;
nummismatches = 0;
on_first_change = 2'b1;
end

// update real /o prevs

always @(trigger)
begin
	C0_prev = C0;
	SP_prev = SP;
end

// update expected /o prevs

always @(trigger)
begin
	C0_expected_prev = C0_expected;
	SP_expected_prev = SP_expected;
end



// expected SP
initial
begin
	SP_expected = 1'bX;
end 

// expected C0
initial
begin
	C0_expected = 1'bX;
end 
// generate trigger
always @(C0_expected or C0 or SP_expected or SP)
begin
	trigger <= ~trigger;
end

always @(posedge sampler_rx or negedge sampler_rx)
begin
`ifdef debug_tbench
	$display("Scanning pattern %d @time = %t",i,$realtime );
	i = i + 1;
	$display("| expected C0 = %b | expected SP = %b | ",C0_expected_prev,SP_expected_prev);
	$display("| real C0 = %b | real SP = %b | ",C0_prev,SP_prev);
`endif
	if (
		( C0_expected_prev !== 1'bx ) && ( C0_prev !== C0_expected_prev )
		&& ((C0_expected_prev !== last_C0_exp) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port C0 :: @time = %t",  $realtime);
		$display ("     Expected value = %b", C0_expected_prev);
		$display ("     Real value = %b", C0_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_C0_exp = C0_expected_prev;
	end
	if (
		( SP_expected_prev !== 1'bx ) && ( SP_prev !== SP_expected_prev )
		&& ((SP_expected_prev !== last_SP_exp) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SP :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SP_expected_prev);
		$display ("     Real value = %b", SP_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_SP_exp = SP_expected_prev;
	end

	trigger <= ~trigger;
end
initial 

begin 
$timeformat(-12,3," ps",6);
#1000000;
if (nummismatches > 0)
	$display ("%d mismatched vectors : Simulation failed !",nummismatches);
else
	$display ("Simulation passed !");
$finish;
end 
endmodule

module sdsy_vlg_vec_tst();
// constants                                           
// general purpose registers
reg AP;
reg BP;
reg Ci;
reg N1;
reg N2;
reg N3;
reg N4;
// wires                                               
wire C0;
wire SP;

wire sampler;                             

// assign statements (if any)                          
sdsy i1 (
// port map - connection between master ports and signals/registers   
	.AP(AP),
	.BP(BP),
	.C0(C0),
	.Ci(Ci),
	.N1(N1),
	.N2(N2),
	.N3(N3),
	.N4(N4),
	.SP(SP)
);

// N4
initial
begin
	N4 = 1'b0;
end 

// N3
initial
begin
	N3 = 1'b1;
end 

// N2
initial
begin
	N2 = 1'b0;
end 

// N1
initial
begin
	N1 = 1'b0;
end 

// Ci
always
begin
	Ci = 1'b0;
	Ci = #10000 1'b1;
	#10000;
end 

// BP
always
begin
	BP = 1'b0;
	BP = #20000 1'b1;
	#20000;
end 

// AP
initial
begin
	repeat(12)
	begin
		AP = 1'b0;
		AP = #40000 1'b1;
		# 40000;
	end
	AP = 1'b0;
end 

sdsy_vlg_sample_tst tb_sample (
	.AP(AP),
	.BP(BP),
	.Ci(Ci),
	.N1(N1),
	.N2(N2),
	.N3(N3),
	.N4(N4),
	.sampler_tx(sampler)
);

sdsy_vlg_check_tst tb_out(
	.C0(C0),
	.SP(SP),
	.sampler_rx(sampler)
);
endmodule

