Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d6a34d6d6f8c41f2ba9ccdbe50c96df3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot task4_test_behav xil_defaultlib.task4_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture factor_58_arc of entity xil_defaultlib.factor_58 [factor_58_default]
Compiling architecture behavioral of entity xil_defaultlib.task4_test
Built simulation snapshot task4_test_behav
