
*** Running vivado
    with args -log project3_frame.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source project3_frame.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source project3_frame.tcl -notrace
Command: link_design -top project3_frame -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'my_clock'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1004.199 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2599 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'my_clock/inst'
Finished Parsing XDC File [z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'my_clock/inst'
Parsing XDC File [z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'my_clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1419.598 ; gain = 415.398
Finished Parsing XDC File [z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'my_clock/inst'
Parsing XDC File [Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/constrs_1/imports/assignment3_frame/time.xdc]
Finished Parsing XDC File [Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/constrs_1/imports/assignment3_frame/time.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1419.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2048 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 2048 instances

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1419.598 ; gain = 415.398
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1419.598 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1b2b9b705

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1432.527 ; gain = 12.930

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e21ea6e8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1633.105 ; gain = 0.066
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19b44c792

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1633.105 ; gain = 0.066
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1074aaec0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1633.105 ; gain = 0.066
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1074aaec0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1633.105 ; gain = 0.066
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1074aaec0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1633.105 ; gain = 0.066
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1074aaec0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1633.105 ; gain = 0.066
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1633.105 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 25db73bea

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1633.105 ; gain = 0.066

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 25db73bea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1633.105 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 25db73bea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1633.105 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1633.105 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 25db73bea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1633.105 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1633.105 ; gain = 213.508
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1633.105 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.runs/impl_1/project3_frame_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file project3_frame_drc_opted.rpt -pb project3_frame_drc_opted.pb -rpx project3_frame_drc_opted.rpx
Command: report_drc -file project3_frame_drc_opted.rpt -pb project3_frame_drc_opted.pb -rpx project3_frame_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.runs/impl_1/project3_frame_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1698.754 ; gain = 65.648
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1698.758 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17ae30168

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1698.758 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1698.758 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bd0bf189

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1698.758 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14440ab50

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1760.625 ; gain = 61.867

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14440ab50

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1760.625 ; gain = 61.867
Phase 1 Placer Initialization | Checksum: 14440ab50

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1760.625 ; gain = 61.867

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f85796f4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1760.625 ; gain = 61.867

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13b1912b8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1760.625 ; gain = 61.867

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 1 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 8 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net my_AGEX_stage/Q[40]. Replicated 13 times.
INFO: [Physopt 32-81] Processed net my_AGEX_stage/Q[41]. Replicated 13 times.
INFO: [Physopt 32-81] Processed net my_AGEX_stage/Q[42]. Replicated 14 times.
INFO: [Physopt 32-81] Processed net my_AGEX_stage/Q[43]. Replicated 14 times.
INFO: [Physopt 32-81] Processed net my_AGEX_stage/Q[45]. Replicated 14 times.
INFO: [Physopt 32-81] Processed net my_AGEX_stage/Q[46]. Replicated 14 times.
INFO: [Physopt 32-81] Processed net my_AGEX_stage/Q[47]. Replicated 13 times.
INFO: [Physopt 32-232] Optimized 7 nets. Created 95 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 95 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1760.625 ; gain = 0.000
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1760.625 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |           95  |              0  |                     7  |           0  |           1  |  00:00:21  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           95  |              1  |                     8  |           0  |           3  |  00:00:21  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1e5eb8ae5

Time (s): cpu = 00:01:07 ; elapsed = 00:00:58 . Memory (MB): peak = 1760.625 ; gain = 61.867
Phase 2.3 Global Placement Core | Checksum: 154d25711

Time (s): cpu = 00:01:07 ; elapsed = 00:00:59 . Memory (MB): peak = 1760.625 ; gain = 61.867
Phase 2 Global Placement | Checksum: 154d25711

Time (s): cpu = 00:01:07 ; elapsed = 00:00:59 . Memory (MB): peak = 1760.625 ; gain = 61.867

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 180f8902f

Time (s): cpu = 00:01:12 ; elapsed = 00:01:02 . Memory (MB): peak = 1760.625 ; gain = 61.867

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23cbe94d9

Time (s): cpu = 00:02:07 ; elapsed = 00:01:53 . Memory (MB): peak = 1760.625 ; gain = 61.867

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23105da32

Time (s): cpu = 00:02:07 ; elapsed = 00:01:53 . Memory (MB): peak = 1760.625 ; gain = 61.867

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d313f295

Time (s): cpu = 00:02:08 ; elapsed = 00:01:53 . Memory (MB): peak = 1760.625 ; gain = 61.867

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 26e4ca14c

Time (s): cpu = 00:02:11 ; elapsed = 00:01:57 . Memory (MB): peak = 1760.625 ; gain = 61.867

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 25e2f9bdb

Time (s): cpu = 00:02:11 ; elapsed = 00:01:57 . Memory (MB): peak = 1760.625 ; gain = 61.867

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 23b6dcf78

Time (s): cpu = 00:02:11 ; elapsed = 00:01:57 . Memory (MB): peak = 1760.625 ; gain = 61.867
Phase 3 Detail Placement | Checksum: 23b6dcf78

Time (s): cpu = 00:02:11 ; elapsed = 00:01:58 . Memory (MB): peak = 1760.625 ; gain = 61.867

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ebb13980

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.347 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1032c84cc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1769.707 ; gain = 0.000
INFO: [Place 46-33] Processed net my_DE_stage/reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: f38ab288

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1769.707 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ebb13980

Time (s): cpu = 00:02:32 ; elapsed = 00:02:14 . Memory (MB): peak = 1769.707 ; gain = 70.949
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.615. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:02:36 ; elapsed = 00:02:18 . Memory (MB): peak = 1769.707 ; gain = 70.949
Phase 4.1 Post Commit Optimization | Checksum: 15cf63dc4

Time (s): cpu = 00:02:36 ; elapsed = 00:02:18 . Memory (MB): peak = 1769.707 ; gain = 70.949

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15cf63dc4

Time (s): cpu = 00:02:36 ; elapsed = 00:02:18 . Memory (MB): peak = 1769.707 ; gain = 70.949

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 15cf63dc4

Time (s): cpu = 00:02:36 ; elapsed = 00:02:18 . Memory (MB): peak = 1769.707 ; gain = 70.949
Phase 4.3 Placer Reporting | Checksum: 15cf63dc4

Time (s): cpu = 00:02:36 ; elapsed = 00:02:18 . Memory (MB): peak = 1769.707 ; gain = 70.949

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1769.707 ; gain = 0.000

Time (s): cpu = 00:02:37 ; elapsed = 00:02:18 . Memory (MB): peak = 1769.707 ; gain = 70.949
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23abdaff1

Time (s): cpu = 00:02:37 ; elapsed = 00:02:18 . Memory (MB): peak = 1769.707 ; gain = 70.949
Ending Placer Task | Checksum: 1a00bcb64

Time (s): cpu = 00:02:37 ; elapsed = 00:02:18 . Memory (MB): peak = 1769.707 ; gain = 70.949
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:41 ; elapsed = 00:02:21 . Memory (MB): peak = 1769.707 ; gain = 70.953
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1770.191 ; gain = 0.484
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.runs/impl_1/project3_frame_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1770.191 ; gain = 0.484
INFO: [runtcl-4] Executing : report_io -file project3_frame_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1770.191 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file project3_frame_utilization_placed.rpt -pb project3_frame_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file project3_frame_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1770.191 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1783.266 ; gain = 13.074
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1799.043 ; gain = 15.777
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.runs/impl_1/project3_frame_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1799.043 ; gain = 15.777
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: bc43d6e5 ConstDB: 0 ShapeSum: e3c7f47f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 153096a8f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1913.824 ; gain = 90.176
Post Restoration Checksum: NetGraph: c49dbb5d NumContArr: 8e6baf32 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 153096a8f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1913.824 ; gain = 90.176

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 153096a8f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1918.047 ; gain = 94.398

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 153096a8f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1918.047 ; gain = 94.398
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d94c9436

Time (s): cpu = 00:00:55 ; elapsed = 00:00:45 . Memory (MB): peak = 1933.895 ; gain = 110.246
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.726  | TNS=0.000  | WHS=-0.311 | THS=-1254.628|

Phase 2 Router Initialization | Checksum: 18acdb25c

Time (s): cpu = 00:01:09 ; elapsed = 00:00:58 . Memory (MB): peak = 1955.348 ; gain = 131.699

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4167
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4167
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 18acdb25c

Time (s): cpu = 00:01:10 ; elapsed = 00:01:00 . Memory (MB): peak = 1955.348 ; gain = 131.699
Phase 3 Initial Routing | Checksum: 25c35b9ba

Time (s): cpu = 00:02:03 ; elapsed = 00:01:37 . Memory (MB): peak = 2008.410 ; gain = 184.762

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1063
 Number of Nodes with overlaps = 218
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.206  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e90f6652

Time (s): cpu = 00:02:46 ; elapsed = 00:02:11 . Memory (MB): peak = 2008.410 ; gain = 184.762
Phase 4 Rip-up And Reroute | Checksum: 1e90f6652

Time (s): cpu = 00:02:46 ; elapsed = 00:02:11 . Memory (MB): peak = 2008.410 ; gain = 184.762

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e2a809e5

Time (s): cpu = 00:03:01 ; elapsed = 00:02:23 . Memory (MB): peak = 2008.410 ; gain = 184.762
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.321  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1e2a809e5

Time (s): cpu = 00:03:01 ; elapsed = 00:02:23 . Memory (MB): peak = 2008.410 ; gain = 184.762

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e2a809e5

Time (s): cpu = 00:03:01 ; elapsed = 00:02:23 . Memory (MB): peak = 2008.410 ; gain = 184.762
Phase 5 Delay and Skew Optimization | Checksum: 1e2a809e5

Time (s): cpu = 00:03:01 ; elapsed = 00:02:23 . Memory (MB): peak = 2008.410 ; gain = 184.762

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 159dba2ee

Time (s): cpu = 00:03:17 ; elapsed = 00:02:34 . Memory (MB): peak = 2008.410 ; gain = 184.762
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.321  | TNS=0.000  | WHS=0.028  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19a7e6b49

Time (s): cpu = 00:03:17 ; elapsed = 00:02:34 . Memory (MB): peak = 2008.410 ; gain = 184.762
Phase 6 Post Hold Fix | Checksum: 19a7e6b49

Time (s): cpu = 00:03:17 ; elapsed = 00:02:35 . Memory (MB): peak = 2008.410 ; gain = 184.762

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.4388 %
  Global Horizontal Routing Utilization  = 6.3706 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 21494ed00

Time (s): cpu = 00:03:17 ; elapsed = 00:02:35 . Memory (MB): peak = 2008.410 ; gain = 184.762

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 21494ed00

Time (s): cpu = 00:03:17 ; elapsed = 00:02:35 . Memory (MB): peak = 2008.410 ; gain = 184.762

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1db90b024

Time (s): cpu = 00:03:18 ; elapsed = 00:02:36 . Memory (MB): peak = 2008.410 ; gain = 184.762

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.321  | TNS=0.000  | WHS=0.028  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1db90b024

Time (s): cpu = 00:03:19 ; elapsed = 00:02:37 . Memory (MB): peak = 2008.410 ; gain = 184.762
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:19 ; elapsed = 00:02:37 . Memory (MB): peak = 2008.410 ; gain = 184.762

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:40 ; elapsed = 00:02:50 . Memory (MB): peak = 2008.410 ; gain = 209.367
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2008.410 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.runs/impl_1/project3_frame_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2008.410 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file project3_frame_drc_routed.rpt -pb project3_frame_drc_routed.pb -rpx project3_frame_drc_routed.rpx
Command: report_drc -file project3_frame_drc_routed.rpt -pb project3_frame_drc_routed.pb -rpx project3_frame_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.runs/impl_1/project3_frame_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2008.410 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file project3_frame_methodology_drc_routed.rpt -pb project3_frame_methodology_drc_routed.pb -rpx project3_frame_methodology_drc_routed.rpx
Command: report_methodology -file project3_frame_methodology_drc_routed.rpt -pb project3_frame_methodology_drc_routed.pb -rpx project3_frame_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.runs/impl_1/project3_frame_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:51 ; elapsed = 00:00:29 . Memory (MB): peak = 2008.410 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file project3_frame_power_routed.rpt -pb project3_frame_power_summary_routed.pb -rpx project3_frame_power_routed.rpx
Command: report_power -file project3_frame_power_routed.rpt -pb project3_frame_power_summary_routed.pb -rpx project3_frame_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
108 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2008.410 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file project3_frame_route_status.rpt -pb project3_frame_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file project3_frame_timing_summary_routed.rpt -pb project3_frame_timing_summary_routed.pb -rpx project3_frame_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2008.410 ; gain = 0.000
INFO: [runtcl-4] Executing : report_incremental_reuse -file project3_frame_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file project3_frame_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file project3_frame_bus_skew_routed.rpt -pb project3_frame_bus_skew_routed.pb -rpx project3_frame_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Mar 21 15:46:29 2021...
