0.02319803088903427 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][3]
0.021218661218881607 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][1]
0.021218661218881607 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][3]
0.01905379816889763 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][3]
0.01905379816889763 peripherals_i/apb_pulpino_i/U168
0.017898794263601303 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][1]
0.017898794263601303 peripherals_i/apb_pulpino_i/U236
0.018674802035093307 peripherals_i/apb_pulpino_i/U166
0.020737577229738235 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][1]
0.020737577229738235 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][3]
0.02288822829723358 peripherals_i/apb_pulpino_i/U169
0.02288822829723358 peripherals_i/apb_pulpino_i/U237
0.023927215486764908 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][1]
0.023927215486764908 peripherals_i/apb_pulpino_i/U167
0.023013945668935776 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][3]
0.023013945668935776 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][4]
0.02090410701930523 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][4]
0.01879696547985077 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][4]
0.01879696547985077 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][4]
0.017891760915517807 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][4]
0.017891760915517807 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][4]
0.01892981305718422 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][4]
0.01892981305718422 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][4]
0.021061357110738754 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][0]
0.021061357110738754 peripherals_i/apb_pulpino_i/U212
0.023091308772563934 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][0]
0.023091308772563934 peripherals_i/apb_pulpino_i/U176
0.02382543310523033 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][3]
0.02382543310523033 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][0]
0.022640012204647064 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][4]
0.022640012204647064 peripherals_i/apb_pulpino_i/U344
0.02046751230955124 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][3]
0.02046751230955124 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][4]
0.018503282219171524 peripherals_i/apb_pulpino_i/U187
0.018503282219171524 peripherals_i/apb_pulpino_i/U345
0.018503282219171524 peripherals_i/apb_pulpino_i/U347
0.017938882112503052 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][3]
0.017938882112503052 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][4]
0.019270818680524826 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][3]
0.019270818680524826 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][4]
0.02149503119289875 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][4]
0.02149503119289875 peripherals_i/apb_pulpino_i/U346
0.023411978036165237 peripherals_i/apb_gpio_i/gpio_padcfg_reg[24][3]
0.0238322876393795 peripherals_i/apb_gpio_i/gpio_padcfg_reg[24][5]
0.0238322876393795 peripherals_i/apb_gpio_i/gpio_padcfg_reg[20][5]
0.022392405197024345 peripherals_i/apb_gpio_i/gpio_padcfg_reg[16][3]
0.022392405197024345 peripherals_i/apb_gpio_i/U601
0.020150993019342422 peripherals_i/apb_gpio_i/gpio_padcfg_reg[16][5]
0.020150993019342422 peripherals_i/apb_gpio_i/U585
0.018307337537407875 peripherals_i/apb_gpio_i/gpio_padcfg_reg[12][5]
0.018307337537407875 peripherals_i/apb_gpio_i/gpio_padcfg_reg[12][3]
0.01803942769765854 peripherals_i/apb_gpio_i/gpio_padcfg_reg[8][3]
0.01803942769765854 peripherals_i/apb_gpio_i/gpio_padcfg_reg[22][1]
0.01956968568265438 peripherals_i/apb_gpio_i/gpio_padcfg_reg[26][1]
0.01956968568265438 peripherals_i/apb_gpio_i/U539
0.021799761801958084 peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][1]
0.021799761801958084 peripherals_i/apb_gpio_i/gpio_padcfg_reg[6][1]
0.023534566164016724 peripherals_i/apb_gpio_i/gpio_padcfg_reg[19][3]
0.023534566164016724 peripherals_i/apb_gpio_i/U440
0.02361748367547989 peripherals_i/apb_gpio_i/gpio_padcfg_reg[27][3]
0.02361748367547989 peripherals_i/apb_gpio_i/gpio_padcfg_reg[6][2]
0.02197488211095333 peripherals_i/apb_gpio_i/gpio_padcfg_reg[23][3]
0.02197488211095333 peripherals_i/apb_gpio_i/U487
0.01973896101117134 peripherals_i/apb_gpio_i/gpio_padcfg_reg[18][2]
0.01973896101117134 peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][2]
0.018105074763298035 peripherals_i/apb_gpio_i/gpio_padcfg_reg[26][2]
0.01820530742406845 peripherals_i/apb_gpio_i/gpio_padcfg_reg[18][5]
0.01820530742406845 peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][5]
0.019963659346103668 peripherals_i/apb_gpio_i/gpio_padcfg_reg[9][0]
0.019963659346103668 peripherals_i/apb_gpio_i/U609
0.02221914380788803 peripherals_i/apb_gpio_i/gpio_padcfg_reg[23][5]
0.02221914380788803 peripherals_i/apb_gpio_i/gpio_padcfg_reg[21][0]
0.023772219195961952 peripherals_i/apb_gpio_i/gpio_padcfg_reg[26][3]
0.023772219195961952 peripherals_i/apb_gpio_i/U451
0.02352026477456093 peripherals_i/apb_gpio_i/gpio_padcfg_reg[22][3]
0.021683888509869576 peripherals_i/apb_gpio_i/gpio_padcfg_reg[23][0]
0.021683888509869576 peripherals_i/apb_gpio_i/gpio_padcfg_reg[21][4]
0.019441042095422745 peripherals_i/apb_gpio_i/U424
0.01799100823700428 peripherals_i/apb_gpio_i/gpio_padcfg_reg[27][0]
0.01799100823700428 peripherals_i/apb_gpio_i/gpio_padcfg_reg[25][4]
0.018392711877822876 peripherals_i/apb_gpio_i/gpio_padcfg_reg[9][4]
0.018392711877822876 peripherals_i/apb_gpio_i/gpio_padcfg_reg[11][1]
0.02028549835085869 peripherals_i/apb_gpio_i/gpio_padcfg_reg[11][0]
0.02028549835085869 peripherals_i/apb_gpio_i/U410
0.02028549835085869 peripherals_i/apb_gpio_i/U655
0.022484421730041504 peripherals_i/apb_gpio_i/U426
0.022484421730041504 peripherals_i/apb_gpio_i/U428
0.023794395849108696 peripherals_i/apb_gpio_i/gpio_padcfg_reg[7][0]
0.023794395849108696 peripherals_i/apb_gpio_i/gpio_padcfg_reg[5][4]
0.023215442895889282 peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][0]
0.023215442895889282 peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][1]
0.02124536968767643 peripherals_i/apb_gpio_i/gpio_padcfg_reg[13][4]
0.02124536968767643 peripherals_i/apb_gpio_i/U411
0.02124536968767643 peripherals_i/apb_gpio_i/U427
0.01907574012875557 peripherals_i/apb_gpio_i/gpio_padcfg_reg[19][0]
0.017901906743645668 peripherals_i/apb_gpio_i/gpio_padcfg_reg[19][1]
0.01751212403178215 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][1]
0.014388782903552055 peripherals_i/apb_pulpino_i/U238
0.014103998430073261 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][2]
0.014103998430073261 peripherals_i/apb_pulpino_i/U336
0.015659349039196968 peripherals_i/apb_pulpino_i/U337
0.017280831933021545 peripherals_i/apb_pulpino_i/U235
0.017280831933021545 peripherals_i/apb_pulpino_i/U239
0.017280831933021545 peripherals_i/apb_pulpino_i/U335
0.01806415617465973 peripherals_i/apb_pulpino_i/U165
0.014196164906024933 peripherals_i/apb_pulpino_i/U158
0.013513360172510147 peripherals_i/apb_pulpino_i/U160
0.013513360172510147 peripherals_i/apb_pulpino_i/U161
0.014295397326350212 peripherals_i/apb_pulpino_i/U214
0.015901781618595123 peripherals_i/apb_pulpino_i/U215
0.017431702464818954 peripherals_i/apb_pulpino_i/U178
0.01798500306904316 peripherals_i/apb_pulpino_i/U179
0.017091546207666397 peripherals_i/apb_pulpino_i/U186
0.013973941095173359 peripherals_i/apb_pulpino_i/U185
0.013973941095173359 peripherals_i/apb_pulpino_i/U189
0.013973941095173359 peripherals_i/apb_pulpino_i/U343
0.016230441629886627 peripherals_i/apb_pulpino_i/U188
0.016230441629886627 peripherals_i/apb_pulpino_i/U196
0.017675701528787613 peripherals_i/apb_gpio_i/gpio_padcfg_reg[20][3]
0.017992591485381126 peripherals_i/apb_gpio_i/U598
0.016907036304473877 peripherals_i/apb_gpio_i/U582
0.016907036304473877 peripherals_i/apb_gpio_i/U586
0.016907036304473877 peripherals_i/apb_gpio_i/U600
0.015217119827866554 peripherals_i/apb_gpio_i/U584
0.014777598902583122 peripherals_i/apb_gpio_i/U542
0.01776578091084957 peripherals_i/apb_gpio_i/U443
0.016590245068073273 peripherals_i/apb_gpio_i/U484
0.016590245068073273 peripherals_i/apb_gpio_i/U486
0.013673916459083557 peripherals_i/apb_gpio_i/U495
0.013673916459083557 peripherals_i/apb_gpio_i/U497
0.013673916459083557 peripherals_i/apb_gpio_i/U498
0.01374993659555912 peripherals_i/apb_gpio_i/U611
0.017947297543287277 peripherals_i/apb_gpio_i/gpio_padcfg_reg[27][5]
0.0177573561668396 peripherals_i/apb_gpio_i/U506
0.014681819826364517 peripherals_i/apb_gpio_i/gpio_padcfg_reg[23][1]
0.014681819826364517 peripherals_i/apb_gpio_i/U408
0.014681819826364517 peripherals_i/apb_gpio_i/U653
0.015317054465413094 peripherals_i/apb_gpio_i/U508
0.015317054465413094 peripherals_i/apb_gpio_i/U657
0.016974302008748055 peripherals_i/apb_gpio_i/gpio_padcfg_reg[7][1]
0.016974302008748055 peripherals_i/apb_gpio_i/U412
0.01752524822950363 peripherals_i/apb_gpio_i/U509
0.016040431335568428 peripherals_i/apb_gpio_i/U656
0.013520917855203152 peripherals_i/apb_gpio_i/gpio_padcfg_reg[17][4]
0.011044797487556934 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][3]
0.010774105787277222 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][1]
0.009883901104331017 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][2]
0.009883901104331017 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][2]
0.008910543285310268 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][2]
0.008910543285310268 peripherals_i/apb_pulpino_i/U338
0.008391822688281536 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][2]
0.008742138743400574 peripherals_i/apb_pulpino_i/U357
0.009671422652900219 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][1]
0.009671422652900219 peripherals_i/apb_pulpino_i/U339
0.010639999061822891 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][3]
0.011107901111245155 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][2]
0.011107901111245155 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][2]
0.010696738958358765 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][1]
0.010696738958358765 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][3]
0.009746666066348553 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][4]
0.009746666066348553 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][2]
0.008797508664429188 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][4]
0.008797508664429188 peripherals_i/apb_pulpino_i/U159
0.008389081805944443 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][4]
0.008389081805944443 peripherals_i/apb_pulpino_i/U157
0.008855128660798073 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][4]
0.008855128660798073 peripherals_i/apb_pulpino_i/U148
0.008855128660798073 peripherals_i/apb_pulpino_i/U213
0.009813394397497177 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][0]
0.009813394397497177 peripherals_i/apb_pulpino_i/U211
0.010726217180490494 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][0]
0.010726217180490494 peripherals_i/apb_pulpino_i/U177
0.011056328192353249 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][4]
0.011056328192353249 peripherals_i/apb_pulpino_i/U175
0.010523123666644096 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][3]
0.010523123666644096 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][5]
0.009546129032969475 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][5]
0.009546129032969475 peripherals_i/apb_pulpino_i/U197
0.008663133718073368 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][3]
0.008663133718073368 peripherals_i/apb_pulpino_i/U193
0.008663133718073368 peripherals_i/apb_pulpino_i/U195
0.008410226553678513 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][4]
0.008410226553678513 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][3]
0.009010705165565014 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][5]
0.009010705165565014 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][4]
0.010012571699917316 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][5]
0.010012571699917316 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][3]
0.010875859297811985 peripherals_i/apb_gpio_i/gpio_padcfg_reg[24][0]
0.011065181344747543 peripherals_i/apb_gpio_i/gpio_padcfg_reg[20][0]
0.011065181344747543 peripherals_i/apb_gpio_i/U462
0.010416874662041664 peripherals_i/apb_gpio_i/U464
0.010416874662041664 peripherals_i/apb_gpio_i/U465
0.010416874662041664 peripherals_i/apb_gpio_i/U602
0.00940747931599617 peripherals_i/apb_gpio_i/gpio_padcfg_reg[4][3]
0.00940747931599617 peripherals_i/apb_gpio_i/gpio_padcfg_reg[4][0]
0.008576827123761177 peripherals_i/apb_gpio_i/gpio_padcfg_reg[12][0]
0.008576827123761177 peripherals_i/apb_gpio_i/gpio_padcfg_reg[4][5]
0.008455168455839157 peripherals_i/apb_gpio_i/gpio_padcfg_reg[8][5]
0.008455168455839157 peripherals_i/apb_gpio_i/gpio_padcfg_reg[8][0]
0.009142743423581123 peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][1]
0.009142743423581123 peripherals_i/apb_gpio_i/U541
0.009142743423581123 peripherals_i/apb_gpio_i/U543
0.01014542393386364 peripherals_i/apb_gpio_i/gpio_padcfg_reg[11][3]
0.01014542393386364 peripherals_i/apb_gpio_i/gpio_padcfg_reg[18][1]
0.010925550013780594 peripherals_i/apb_gpio_i/gpio_padcfg_reg[7][3]
0.010925550013780594 peripherals_i/apb_gpio_i/U442
0.010925550013780594 peripherals_i/apb_gpio_i/U444
0.010962778702378273 peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][3]
0.010962778702378273 peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][2]
0.010223984718322754 peripherals_i/apb_gpio_i/gpio_padcfg_reg[22][2]
0.010223984718322754 peripherals_i/apb_gpio_i/U488
0.009218554943799973 peripherals_i/apb_gpio_i/gpio_padcfg_reg[26][5]
0.009218554943799973 peripherals_i/apb_gpio_i/gpio_padcfg_reg[22][5]
0.008484281599521637 peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][5]
0.008484281599521637 peripherals_i/apb_gpio_i/U499
0.008530487306416035 peripherals_i/apb_gpio_i/gpio_padcfg_reg[6][5]
0.00932282768189907 peripherals_i/apb_gpio_i/gpio_padcfg_reg[5][0]
0.00932282768189907 peripherals_i/apb_gpio_i/U644
0.010338682681322098 peripherals_i/apb_gpio_i/gpio_padcfg_reg[7][5]
0.010338682681322098 peripherals_i/apb_gpio_i/U642
0.011038089171051979 peripherals_i/apb_gpio_i/gpio_padcfg_reg[11][5]
0.011038089171051979 peripherals_i/apb_gpio_i/U453
0.010924706235527992 peripherals_i/apb_gpio_i/gpio_padcfg_reg[23][2]
0.010924706235527992 peripherals_i/apb_gpio_i/U386
0.010924706235527992 peripherals_i/apb_gpio_i/U473
0.01009782962501049 peripherals_i/apb_gpio_i/gpio_padcfg_reg[27][2]
0.01009782962501049 peripherals_i/apb_gpio_i/gpio_padcfg_reg[26][4]
0.009087689220905304 peripherals_i/apb_gpio_i/U676
0.008434118703007698 peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][4]
0.008434118703007698 peripherals_i/apb_gpio_i/gpio_padcfg_reg[27][1]
0.008613791316747665 peripherals_i/apb_gpio_i/gpio_padcfg_reg[11][2]
0.008613791316747665 peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][3]
0.009464549832046032 peripherals_i/apb_gpio_i/U388
0.009464549832046032 peripherals_i/apb_gpio_i/U390
0.010453302413225174 peripherals_i/apb_gpio_i/U475
0.010453302413225174 peripherals_i/apb_gpio_i/U510
0.011042391881346703 peripherals_i/apb_gpio_i/gpio_padcfg_reg[7][2]
0.011042391881346703 peripherals_i/apb_gpio_i/gpio_padcfg_reg[6][3]
0.010781938210129738 peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][3]
0.010781938210129738 peripherals_i/apb_gpio_i/U389
0.009895913302898407 peripherals_i/apb_gpio_i/gpio_padcfg_reg[18][3]
0.009895913302898407 peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][2]
0.008920405060052872 peripherals_i/apb_gpio_i/gpio_padcfg_reg[19][2]
0.004877195693552494 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][3]
0.004877195693552494 peripherals_i/apb_pulpino_i/U359
0.0044980342499911785 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][3]
0.004296712577342987 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][3]
0.004434926901012659 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][3]
0.004434926901012659 peripherals_i/apb_pulpino_i/U360
0.004799189046025276 peripherals_i/apb_pulpino_i/U258
0.004799189046025276 peripherals_i/apb_pulpino_i/U358
0.005178507417440414 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][3]
0.005178507417440414 peripherals_i/apb_pulpino_i/U356
0.005361777730286121 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][0]
0.005361777730286121 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][3]
0.005201057530939579 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][0]
0.005201057530939579 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][3]
0.0048292954452335835 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][5]
0.0048292954452335835 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][5]
0.004457496106624603 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][4]
0.004457496106624603 peripherals_i/apb_pulpino_i/U228
0.004296659491956234 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][4]
0.0044773053377866745 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][2]
0.004850325640290976 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][4]
0.004850325640290976 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][4]
0.005205920897424221 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][0]
0.005205920897424221 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][0]
0.0053344424813985825 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][2]
0.0053344424813985825 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][0]
0.0051264092326164246 peripherals_i/apb_pulpino_i/U194
0.0051264092326164246 peripherals_i/apb_pulpino_i/U275
0.004745562560856342 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][5]
0.004745562560856342 peripherals_i/apb_pulpino_i/U276
0.004745562560856342 peripherals_i/apb_pulpino_i/U278
0.004401801154017448 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][5]
0.004304355010390282 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][5]
0.004304355010390282 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][5]
0.005270864814519882 peripherals_i/apb_gpio_i/gpio_padcfg_reg[20][2]
0.005345120094716549 peripherals_i/apb_gpio_i/U466
0.005091576837003231 peripherals_i/apb_gpio_i/gpio_padcfg_reg[16][0]
0.005091576837003231 peripherals_i/apb_gpio_i/gpio_padcfg_reg[20][1]
0.0046964967623353004 peripherals_i/apb_gpio_i/gpio_padcfg_reg[4][2]
0.0046964967623353004 peripherals_i/apb_gpio_i/gpio_padcfg_reg[4][1]
0.0046964967623353004 peripherals_i/apb_gpio_i/U519
0.004370887763798237 peripherals_i/apb_gpio_i/gpio_padcfg_reg[8][1]
0.00432201474905014 peripherals_i/apb_gpio_i/gpio_padcfg_reg[20][4]
0.00432201474905014 peripherals_i/apb_gpio_i/U568
0.004589203279465437 peripherals_i/apb_gpio_i/gpio_padcfg_reg[8][4]
0.004589203279465437 peripherals_i/apb_gpio_i/gpio_padcfg_reg[4][4]
0.0049796560779213905 peripherals_i/apb_gpio_i/clk_gate_gpio_padcfg_reg[11]/latch
0.0049796560779213905 peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][0]
0.005283573176711798 peripherals_i/apb_gpio_i/gpio_padcfg_reg[22][0]
0.005283573176711798 peripherals_i/apb_gpio_i/gpio_padcfg_reg[6][0]
0.00529791135340929 peripherals_i/apb_gpio_i/gpio_padcfg_reg[21][1]
0.00529791135340929 peripherals_i/apb_gpio_i/gpio_padcfg_reg[5][1]
0.005009767599403858 peripherals_i/apb_gpio_i/gpio_padcfg_reg[9][1]
0.004617954604327679 peripherals_i/apb_gpio_i/U347
0.004351785872131586 peripherals_i/apb_gpio_i/gpio_padcfg_reg[9][2]
0.004351785872131586 peripherals_i/apb_gpio_i/U359
0.0046626124531030655 peripherals_i/apb_gpio_i/gpio_padcfg_reg[25][0]
0.0046626124531030655 peripherals_i/apb_gpio_i/gpio_padcfg_reg[5][2]
0.005060519557446241 peripherals_i/apb_gpio_i/gpio_padcfg_reg[25][2]
0.005060519557446241 peripherals_i/apb_gpio_i/gpio_padcfg_reg[21][2]
0.005334402434527874 peripherals_i/apb_gpio_i/gpio_padcfg_reg[25][3]
0.005334402434527874 peripherals_i/apb_gpio_i/gpio_padcfg_reg[21][3]
0.0052902111783623695 peripherals_i/apb_gpio_i/U674
0.004966737702488899 peripherals_i/apb_gpio_i/gpio_padcfg_reg[23][4]
0.004966737702488899 peripherals_i/apb_gpio_i/gpio_padcfg_reg[22][4]
0.004571236670017242 peripherals_i/apb_gpio_i/gpio_padcfg_reg[21][5]
0.004571236670017242 peripherals_i/apb_gpio_i/gpio_padcfg_reg[9][3]
0.004314715042710304 peripherals_i/apb_gpio_i/gpio_padcfg_reg[9][5]
0.004314715042710304 peripherals_i/apb_gpio_i/gpio_padcfg_reg[5][3]
0.004383511375635862 peripherals_i/apb_gpio_i/gpio_padcfg_reg[5][5]
0.004383511375635862 peripherals_i/apb_gpio_i/U633
0.004714476875960827 peripherals_i/apb_gpio_i/gpio_padcfg_reg[11][4]
0.004714476875960827 peripherals_i/apb_gpio_i/U399
0.004714476875960827 peripherals_i/apb_gpio_i/U477
0.005099595990031958 peripherals_i/apb_gpio_i/gpio_padcfg_reg[7][4]
0.005099595990031958 peripherals_i/apb_gpio_i/gpio_padcfg_reg[6][4]
0.0053290692158043385 peripherals_i/apb_gpio_i/U476
0.005227353423833847 peripherals_i/apb_gpio_i/gpio_padcfg_reg[18][4]
0.005227353423833847 peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][4]
0.004881876986473799 peripherals_i/apb_gpio_i/gpio_padcfg_reg[30][3]
0.004881876986473799 peripherals_i/apb_gpio_i/U425
0.004501872695982456 peripherals_i/apb_gpio_i/gpio_padcfg_reg[29][4]
0.004297238774597645 peripherals_i/apb_gpio_i/FE_PHC2_gpio_in_11
0.004297238774597645 peripherals_i/apb_gpio_i/gpio_padcfg_reg[31][0]
0.004431573674082756 peripherals_i/apb_gpio_i/FE_PHC1_gpio_in_12
0.004431573674082756 peripherals_i/apb_gpio_i/FE_PHC0_gpio_in_25
0.00249736150726676 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][3]
0.0024996777065098286 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][0]
0.002501809038221836 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][0]
0.002501809038221836 peripherals_i/apb_pulpino_i/U259
0.002504316158592701 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][0]
0.002504316158592701 peripherals_i/apb_pulpino_i/U257
0.0025068135000765324 peripherals_i/apb_pulpino_i/U260
0.002508855890482664 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][0]
0.002508855890482664 peripherals_i/apb_pulpino_i/U256
0.002506866119801998 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][5]
0.00250455504283309 peripherals_i/apb_pulpino_i/U327
0.0025021377950906754 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][2]
0.002497519599273801 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][2]
0.002497519599273801 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][2]
0.0025003235787153244 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][2]
0.0025003235787153244 peripherals_i/apb_pulpino_i/U274
0.002505161566659808 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][2]
0.002505161566659808 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][2]
0.0025075585581362247 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][2]
0.0025075585581362247 peripherals_i/apb_pulpino_i/U277
0.0025093532167375088 peripherals_i/apb_gpio_i/gpio_padcfg_reg[24][2]
0.0025101026985794306 peripherals_i/apb_gpio_i/gpio_padcfg_reg[24][1]
0.0025101026985794306 peripherals_i/apb_gpio_i/U555
0.0025101026985794306 peripherals_i/apb_gpio_i/U559
0.0025096270255744457 peripherals_i/apb_gpio_i/U557
0.0025096270255744457 peripherals_i/apb_gpio_i/U558
0.0025061359629034996 peripherals_i/apb_gpio_i/gpio_padcfg_reg[8][2]
0.002503755036741495 peripherals_i/apb_gpio_i/U566
0.002501371316611767 peripherals_i/apb_gpio_i/gpio_padcfg_reg[24][4]
0.0024992958642542362 peripherals_i/apb_gpio_i/U528
0.0024978402070701122 peripherals_i/apb_gpio_i/U530
0.0024977747816592455 peripherals_i/apb_gpio_i/U620
0.0024977747816592455 peripherals_i/apb_gpio_i/U622
0.0024990756064653397 peripherals_i/apb_gpio_i/U355
0.0025010271929204464 peripherals_i/apb_gpio_i/U353
0.0025010271929204464 peripherals_i/apb_gpio_i/U357
0.0025034393183887005 peripherals_i/apb_gpio_i/U645
0.0025059902109205723 peripherals_i/apb_gpio_i/U646
0.0025082379579544067 peripherals_i/apb_gpio_i/U612
0.0025097366888076067 peripherals_i/apb_gpio_i/U454
0.00251007080078125 peripherals_i/apb_gpio_i/gpio_padcfg_reg[27][4]
0.00251007080078125 peripherals_i/apb_gpio_i/gpio_padcfg_reg[19][5]
0.002507573924958706 peripherals_i/apb_gpio_i/U397
0.0025029550306499004 peripherals_i/apb_gpio_i/U401
0.0025006383657455444 peripherals_i/apb_gpio_i/gpio_padcfg_reg[17][5]
0.002498732879757881 peripherals_i/apb_gpio_i/U400
0.002498732879757881 peripherals_i/apb_gpio_i/U507
0.0024975489359349012 peripherals_i/apb_gpio_i/gpio_padcfg_reg[19][4]
0.002497357316315174 peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][4]
0.0024981205351650715 peripherals_i/apb_gpio_i/U409
0.0024981205351650715 peripherals_i/apb_gpio_i/U654
0.002499655820429325 peripherals_i/apb_gpio_i/U387
0.0025017813313752413 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[11]
0.0025042856577783823 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[25]
0.0025042856577783823 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[12]
0.0024615987204015255 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][0]
0.0026036349590867758 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][0]
0.0026808660477399826 peripherals_i/apb_pulpino_i/U314
0.0026332265697419643 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][0]
0.002502149436622858 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][0]
0.002502149436622858 peripherals_i/apb_pulpino_i/U312
0.002502149436622858 peripherals_i/apb_pulpino_i/U315
0.00236503011547029 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][0]
0.00236503011547029 peripherals_i/apb_pulpino_i/U311
0.00236503011547029 peripherals_i/apb_pulpino_i/U313
0.0022993062157183886 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][0]
0.0022993062157183886 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][0]
0.0023591984063386917 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][5]
0.0023591984063386917 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][5]
0.0024956774432212114 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][5]
0.0024956774432212114 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][5]
0.002631023759022355 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][5]
0.0026875189505517483 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][5]
0.0026875189505517483 peripherals_i/apb_pulpino_i/U152
0.002617250196635723 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][2]
0.002617250196635723 peripherals_i/apb_pulpino_i/U151
0.002617250196635723 peripherals_i/apb_pulpino_i/U153
0.0024758679792284966 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][2]
0.0024758679792284966 peripherals_i/apb_pulpino_i/U149
0.0023415000177919865 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][2]
0.0023415000177919865 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][4]
0.002292217453941703 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][2]
0.002292217453941703 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][4]
0.0023688669316470623 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][3]
0.0023688669316470623 peripherals_i/apb_pulpino_i/U283
0.0025107571855187416 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][3]
0.0025107571855187416 peripherals_i/apb_pulpino_i/U304
0.002640043618157506 peripherals_i/apb_pulpino_i/U305
0.002640043618157506 peripherals_i/apb_pulpino_i/U307
0.00267912819981575 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][2]
0.00267912819981575 peripherals_i/apb_pulpino_i/U303
0.002595478668808937 peripherals_i/apb_pulpino_i/U306
0.002453858032822609 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][3]
0.002453858032822609 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][3]
0.002331704134121537 peripherals_i/apb_gpio_i/gpio_padcfg_reg[28][3]
0.002331704134121537 peripherals_i/apb_gpio_i/gpio_padcfg_reg[28][0]
0.002305796602740884 peripherals_i/apb_gpio_i/U463
0.002305796602740884 peripherals_i/apb_gpio_i/U599
0.0023995009250938892 peripherals_i/apb_gpio_i/U517
0.0023995009250938892 peripherals_i/apb_gpio_i/U520
0.0023995009250938892 peripherals_i/apb_gpio_i/U521
0.00254419120028615 peripherals_i/apb_gpio_i/gpio_padcfg_reg[16][2]
0.00254419120028615 peripherals_i/apb_gpio_i/gpio_padcfg_reg[16][1]
0.0026621464639902115 peripherals_i/apb_gpio_i/gpio_padcfg_reg[12][2]
0.0026621464639902115 peripherals_i/apb_gpio_i/gpio_padcfg_reg[12][1]
0.0026770313270390034 peripherals_i/apb_gpio_i/gpio_padcfg_reg[16][4]
0.0026770313270390034 peripherals_i/apb_gpio_i/U570
0.0025747078470885754 peripherals_i/apb_gpio_i/gpio_padcfg_reg[12][4]
0.0025747078470885754 peripherals_i/apb_gpio_i/U569
0.00242700707167387 peripherals_i/apb_gpio_i/clk_gate_gpio_padcfg_reg[15]/latch
0.00242700707167387 peripherals_i/apb_gpio_i/gpio_padcfg_reg[26][0]
0.0023120564874261618 peripherals_i/apb_gpio_i/clk_gate_gpio_padcfg_reg[23]/latch
0.0023120564874261618 peripherals_i/apb_gpio_i/gpio_padcfg_reg[18][0]
0.0023120564874261618 peripherals_i/apb_gpio_i/U531
0.0023120564874261618 peripherals_i/apb_gpio_i/U532
0.0023054732009768486 peripherals_i/apb_gpio_i/clk_gate_gpio_padcfg_reg[7]/latch
0.0023054732009768486 peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][0]
0.0023054732009768486 peripherals_i/apb_gpio_i/U624
0.0024122113827615976 peripherals_i/apb_gpio_i/gpio_padcfg_reg[25][1]
0.0024122113827615976 peripherals_i/apb_gpio_i/gpio_padcfg_reg[13][1]
0.0025585475377738476 peripherals_i/apb_gpio_i/gpio_padcfg_reg[17][1]
0.0025585475377738476 peripherals_i/apb_gpio_i/U623
0.002666637534275651 peripherals_i/apb_gpio_i/U350
0.0026627385523170233 peripherals_i/apb_gpio_i/gpio_padcfg_reg[17][2]
0.0026627385523170233 peripherals_i/apb_gpio_i/gpio_padcfg_reg[13][2]
0.0025514396838843822 peripherals_i/apb_gpio_i/gpio_padcfg_reg[17][0]
0.0025514396838843822 peripherals_i/apb_gpio_i/U613
0.0024076788686215878 peripherals_i/apb_gpio_i/gpio_padcfg_reg[13][0]
0.002308893483132124 peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][5]
0.002308893483132124 peripherals_i/apb_gpio_i/U455
0.0024453364312648773 peripherals_i/apb_gpio_i/gpio_padcfg_reg[25][5]
0.002589804120361805 peripherals_i/apb_gpio_i/U631
0.002589804120361805 peripherals_i/apb_gpio_i/U678
0.0026819342747330666 peripherals_i/apb_gpio_i/gpio_padcfg_reg[17][3]
0.0026819342747330666 peripherals_i/apb_gpio_i/gpio_padcfg_reg[13][3]
0.0026531419716775417 peripherals_i/apb_gpio_i/U635
0.0026531419716775417 peripherals_i/apb_gpio_i/U677
0.0025272415950894356 peripherals_i/apb_gpio_i/U634
0.002381699625402689 peripherals_i/apb_gpio_i/gpio_padcfg_reg[13][5]
0.0022946447134017944 peripherals_i/apb_gpio_i/U474
0.0023314724676311016 peripherals_i/apb_gpio_i/gpio_padcfg_reg[29][3]
0.002459852723404765 peripherals_i/apb_gpio_i/gpio_padcfg_reg[31][1]
0.002459852723404765 peripherals_i/apb_gpio_i/U675
0.002602187916636467 peripherals_i/apb_gpio_i/gpio_padcfg_reg[31][2]
0.0026806341484189034 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[25]
0.0026806341484189034 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[12]
0.0026344237849116325 peripherals_i/apb_gpio_i/FE_PHC3_gpio_in_24
0.004174703732132912 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][16]
0.004130741115659475 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][16]
0.004130741115659475 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U653
0.00409270916134119 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][30]
0.0041215126402676105 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1021
0.004161984659731388 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][30]
0.004161984659731388 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][18]
0.004192395135760307 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][18]
0.004192395135760307 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1131
0.004192227032035589 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][18]
0.004192227032035589 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][20]
0.004162956960499287 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][20]
0.004162956960499287 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U876
0.004125216044485569 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][20]
0.004125216044485569 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][27]
0.004100278485566378 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][27]
0.004100278485566378 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][27]
0.004100278485566378 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U524
0.004107571206986904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][17]
0.004107571206986904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][17]
0.004107571206986904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U612
0.004142437130212784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][17]
0.004142437130212784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][19]
0.004142437130212784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1323
0.004183328244835138 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][19]
0.004183328244835138 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][19]
0.004183328244835138 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1367
0.004183328244835138 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1609
0.0042083472944796085 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][21]
0.0042083472944796085 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][13]
0.004198323003947735 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][21]
0.004198323003947735 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][21]
0.004160555079579353 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][13]
0.004160555079579353 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][13]
0.004160555079579353 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1407
0.004117230884730816 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U806
0.004174177069216967 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][0]
0.004174177069216967 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][0]
0.0041965157724916935 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][0]
0.0041965157724916935 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][2]
0.004184829071164131 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][2]
0.004184829071164131 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][2]
0.004150419030338526 peripherals_i/apb_pulpino_i/U222
0.004150419030338526 peripherals_i/apb_pulpino_i/U223
0.0041145458817481995 peripherals_i/apb_pulpino_i/U219
0.0041145458817481995 peripherals_i/apb_pulpino_i/U221
0.004098483826965094 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][2]
0.0041170441545546055 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][2]
0.0041170441545546055 peripherals_i/apb_pulpino_i/U328
0.0041563138365745544 peripherals_i/apb_pulpino_i/U330
0.0041563138365745544 peripherals_i/apb_pulpino_i/U331
0.004194394685328007 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][5]
0.004194394685328007 peripherals_i/apb_pulpino_i/U230
0.00420939177274704 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][2]
0.004187869839370251 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][1]
0.004187869839370251 peripherals_i/apb_pulpino_i/U321
0.004145802929997444 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][2]
0.004145802929997444 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][1]
0.004105543717741966 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][5]
0.004109282046556473 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][4]
0.004109282046556473 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][3]
0.0041482155211269855 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][4]
0.0041845012456178665 peripherals_i/apb_pulpino_i/U284
0.0041845012456178665 peripherals_i/apb_pulpino_i/U285
0.004174964036792517 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][3]
0.004174964036792517 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][3]
0.004137722309678793 peripherals_i/apb_gpio_i/gpio_padcfg_reg[28][2]
0.00410602567717433 peripherals_i/apb_gpio_i/U556
0.004100963473320007 peripherals_i/apb_gpio_i/gpio_padcfg_reg[28][5]
0.004128764383494854 peripherals_i/apb_gpio_i/U583
0.0041700610890984535 peripherals_i/apb_gpio_i/gpio_padcfg_reg[0][1]
0.004202956333756447 peripherals_i/apb_gpio_i/gpio_padcfg_reg[0][5]
0.004202956333756447 peripherals_i/apb_gpio_i/gpio_padcfg_reg[0][3]
0.00420594634488225 peripherals_i/apb_gpio_i/gpio_padcfg_reg[0][4]
0.00420594634488225 peripherals_i/apb_gpio_i/gpio_padcfg_reg[30][1]
0.004175188019871712 peripherals_i/apb_gpio_i/clk_gate_gpio_padcfg_reg[27]/latch
0.004175188019871712 peripherals_i/apb_gpio_i/U540
0.004131247289478779 peripherals_i/apb_gpio_i/gpio_padcfg_reg[30][0]
0.004131247289478779 peripherals_i/apb_gpio_i/U441
0.004131247289478779 peripherals_i/apb_gpio_i/U529
0.0040964786894619465 peripherals_i/apb_gpio_i/clk_gate_gpio_padcfg_reg[19]/latch
0.0040964786894619465 peripherals_i/apb_gpio_i/gpio_padcfg_reg[31][3]
0.004092526156455278 peripherals_i/apb_gpio_i/clk_gate_gpio_padcfg_reg[31]/latch
0.004092526156455278 peripherals_i/apb_gpio_i/gpio_padcfg_reg[30][2]
0.004121063277125359 peripherals_i/apb_gpio_i/U485
0.004121063277125359 peripherals_i/apb_gpio_i/U621
0.004161524586379528 peripherals_i/apb_gpio_i/gpio_padcfg_reg[30][5]
0.004161524586379528 peripherals_i/apb_gpio_i/gpio_padcfg_reg[29][1]
0.004192180000245571 peripherals_i/apb_gpio_i/U496
0.00419243611395359 peripherals_i/apb_gpio_i/U610
0.004163391888141632 peripherals_i/apb_gpio_i/gpio_padcfg_reg[29][2]
0.004163391888141632 peripherals_i/apb_gpio_i/gpio_padcfg_reg[29][0]
0.004125627689063549 peripherals_i/apb_gpio_i/gpio_padcfg_reg[31][5]
0.004125627689063549 peripherals_i/apb_gpio_i/U643
0.004100415389984846 peripherals_i/apb_gpio_i/U452
0.004107284359633923 peripherals_i/apb_gpio_i/gpio_padcfg_reg[2][4]
0.004107284359633923 peripherals_i/apb_gpio_i/gpio_padcfg_reg[1][5]
0.004141949117183685 peripherals_i/apb_gpio_i/gpio_padcfg_reg[2][3]
0.004182896576821804 peripherals_i/apb_gpio_i/gpio_padcfg_reg[3][2]
0.004182896576821804 peripherals_i/apb_gpio_i/gpio_padcfg_reg[1][3]
0.004208229947835207 peripherals_i/apb_gpio_i/gpio_padcfg_reg[3][0]
0.004198645241558552 peripherals_i/apb_gpio_i/gpio_padcfg_reg[1][4]
0.004198645241558552 peripherals_i/apb_gpio_i/gpio_padcfg_reg[3][1]
0.004161075223237276 peripherals_i/apb_gpio_i/gpio_padcfg_reg[29][5]
0.004161075223237276 peripherals_i/apb_gpio_i/U632
0.004090834408998489 peripherals_i/apb_gpio_i/gpio_padcfg_reg[31][4]
0.004090834408998489 peripherals_i/apb_gpio_i/U398
0.00409927312284708 peripherals_i/apb_gpio_i/gpio_padcfg_reg[30][4]
0.004134138114750385 peripherals_i/apb_gpio_i/r_gpio_in_reg[25]
0.004185140132904053 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[24]
0.006747777108103037 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][2]
0.00649075023829937 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][3]
0.006456115283071995 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][3]
0.006456115283071995 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][3]
0.006672324612736702 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1302
0.006984014995396137 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][16]
0.006984014995396137 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1299
0.007222957909107208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][16]
0.007222957909107208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][16]
0.007226788438856602 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][30]
0.007226788438856602 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][30]
0.006988668814301491 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U395
0.006988668814301491 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U399
0.006988668814301491 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1023
0.006669691763818264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][30]
0.006669691763818264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1341
0.006439299322664738 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][18]
0.006439299322664738 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1346
0.006457366049289703 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][20]
0.006457366049289703 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][18]
0.006457366049289703 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1345
0.006710078567266464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U878
0.006710078567266464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1384
0.006710078567266464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1387
0.006710078567266464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1388
0.007032356224954128 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][27]
0.007032356224954128 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][20]
0.007032356224954128 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1007
0.007254059426486492 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][27]
0.007254059426486492 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U520
0.007254059426486492 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U525
0.007254059426486492 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1005
0.007219540886580944 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][17]
0.007219540886580944 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U614
0.007219540886580944 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1320
0.0069623179733753204 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][17]
0.0069623179733753204 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1324
0.006648573093116283 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][19]
0.006648573093116283 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1364
0.006648573093116283 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1611
0.006447230000048876 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][21]
0.006447230000048876 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1058
0.006447230000048876 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1404
0.00650644488632679 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][13]
0.00650644488632679 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][21]
0.00650644488632679 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U803
0.00650644488632679 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1056
0.006772687658667564 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][13]
0.006772687658667564 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U773
0.006772687658667564 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U777
0.007078994065523148 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U807
0.007078994065523148 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1408
0.007124823518097401 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][1]
0.007124823518097401 peripherals_i/apb_pulpino_i/U266
0.007151440717279911 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][5]
0.007151440717279911 peripherals_i/apb_pulpino_i/U329
0.006856941618025303 peripherals_i/apb_pulpino_i/U229
0.006561565678566694 peripherals_i/apb_pulpino_i/U227
0.006561565678566694 peripherals_i/apb_pulpino_i/U231
0.006434231530874968 peripherals_i/FE_OFC20_n1
0.006434231530874968 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][5]
0.006877397187054157 peripherals_i/apb_pulpino_i/U322
0.007160066626966 peripherals_i/apb_pulpino_i/U295
0.007259276695549488 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][5]
0.007259276695549488 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][0]
0.006777076981961727 peripherals_i/apb_pulpino_i/U286
0.006497418042272329 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][4]
0.006497418042272329 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][3]
0.006417439319193363 peripherals_i/apb_pulpino_i/U282
0.006607492454349995 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][4]
0.0069251577369868755 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][4]
0.00720029603689909 peripherals_i/apb_gpio_i/gpio_padcfg_reg[28][1]
0.00720029603689909 peripherals_i/apb_gpio_i/U518
0.007264207117259502 peripherals_i/apb_gpio_i/gpio_padcfg_reg[28][4]
0.00706491619348526 peripherals_i/apb_gpio_i/U356
0.0067514702677726746 peripherals_i/apb_gpio_i/gpio_padcfg_reg[0][0]
0.006668896414339542 peripherals_i/apb_gpio_i/r_gpio_dir_reg[5]
0.006980441510677338 peripherals_i/apb_gpio_i/clk_gate_gpio_padcfg_reg[3]/latch
0.006992273032665253 peripherals_i/apb_gpio_i/U345
0.006440841592848301 peripherals_i/apb_gpio_i/FE_OFC18_n1
0.006440841592848301 peripherals_i/apb_gpio_i/gpio_padcfg_reg[1][1]
0.006455486174672842 peripherals_i/apb_gpio_i/gpio_padcfg_reg[1][2]
0.006455486174672842 peripherals_i/apb_gpio_i/U341
0.006706368178129196 peripherals_i/apb_gpio_i/FE_OFC85_n1
0.00702881533652544 peripherals_i/apb_gpio_i/gpio_padcfg_reg[3][5]
0.00702881533652544 peripherals_i/apb_gpio_i/gpio_padcfg_reg[1][0]
0.007252691313624382 peripherals_i/apb_gpio_i/gpio_padcfg_reg[3][4]
0.007221556268632412 peripherals_i/apb_gpio_i/r_gpio_dir_reg[20]
0.0069660041481256485 peripherals_i/apb_gpio_i/r_gpio_dir_reg[19]
0.0069660041481256485 peripherals_i/apb_gpio_i/U502
0.006651941686868668 peripherals_i/apb_gpio_i/r_gpio_dir_reg[26]
0.006651941686868668 peripherals_i/apb_gpio_i/U382
0.006448294967412949 peripherals_i/apb_gpio_i/r_gpio_dir_reg[11]
0.006448294967412949 peripherals_i/apb_gpio_i/U670
0.006504221819341183 peripherals_i/apb_gpio_i/r_gpio_dir_reg[25]
0.00676899217069149 peripherals_i/apb_gpio_i/r_gpio_dir_reg[24]
0.00676899217069149 peripherals_i/apb_gpio_i/U420
0.007075806148350239 peripherals_i/apb_gpio_i/r_gpio_dir_reg[12]
0.007075806148350239 peripherals_i/apb_gpio_i/U166
0.007256434299051762 peripherals_i/apb_gpio_i/U165
0.007170211523771286 peripherals_i/apb_gpio_i/U91
0.007170211523771286 peripherals_i/apb_gpio_i/U167
0.006888044066727161 peripherals_i/apb_gpio_i/r_gpio_in_reg[12]
0.006578842643648386 peripherals_i/apb_gpio_i/r_gpio_in_reg[11]
0.006412048824131489 peripherals_i/apb_gpio_i/FE_PHC6_gpio_in_26
0.006412048824131489 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[24]
0.006519760936498642 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[11]
0.009670138359069824 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][2]
0.009670138359069824 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1038
0.009670138359069824 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1086
0.008957332000136375 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][2]
0.008957332000136375 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U263
0.008957332000136375 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U943
0.00886431336402893 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U944
0.00886431336402893 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U967
0.00886431336402893 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U969
0.009469730779528618 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][3]
0.009469730779528618 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1301
0.009469730779528618 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1303
0.010341251268982887 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U655
0.010341251268982887 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U656
0.010341251268982887 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U657
0.011010781861841679 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1300
0.011026524938642979 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][30]
0.011026524938642979 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][16]
0.011026524938642979 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1024
0.010368814691901207 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U103
0.010368814691901207 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U120
0.010368814691901207 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U396
0.010368814691901207 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1025
0.009484587237238884 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][30]
0.009484587237238884 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1133
0.008843977004289627 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1134
0.008843977004289627 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1135
0.008890602737665176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][18]
0.008890602737665176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1136
0.008890602737665176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1342
0.00958661362528801 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][18]
0.00958661362528801 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U879
0.010474850423634052 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][20]
0.010474850423634052 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U881
0.010474850423634052 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1385
0.011084137484431267 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U161
0.011084137484431267 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U521
0.011084137484431267 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1008
0.010983482003211975 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][27]
0.010983482003211975 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][17]
0.010983482003211975 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1009
0.010266500525176525 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U615
0.010266500525176525 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U616
0.010266500525176525 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1321
0.009394720196723938 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][19]
0.009394720196723938 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][19]
0.009394720196723938 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1612
0.008837275207042694 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1365
0.008837275207042694 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1368
0.009005563333630562 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U775
0.009005563333630562 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1060
0.009005563333630562 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1366
0.009750339202582836 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U776
0.009750339202582836 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1059
0.009750339202582836 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1405
0.010607022792100906 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][13]
0.010607022792100906 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U804
0.010607022792100906 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1061
0.011107521131634712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U805
0.011107521131634712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1406
0.008766228333115578 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][1]
0.009069664403796196 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][1]
0.009881038218736649 peripherals_i/apb_pulpino_i/U220
0.009881038218736649 peripherals_i/apb_pulpino_i/U267
0.010729428380727768 peripherals_i/apb_pulpino_i/U265
0.010729428380727768 peripherals_i/apb_pulpino_i/U268
0.011143656447529793 peripherals_i/apb_pulpino_i/FE_OFC21_n1
0.011143656447529793 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][1]
0.009973461739718914 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][5]
0.009973461739718914 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][5]
0.009153410792350769 peripherals_i/apb_pulpino_i/U30
0.009153410792350769 peripherals_i/apb_pulpino_i/U32
0.008802218362689018 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][1]
0.009209751151502132 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][1]
0.010043091140687466 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][5]
0.010834144428372383 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][5]
0.01111515425145626 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][0]
0.01111515425145626 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][5]
0.010642290115356445 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][0]
0.00978250615298748 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][0]
0.00978250615298748 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][0]
0.00900594238191843 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][1]
0.008781245909631252 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][4]
0.009303873404860497 peripherals_i/apb_gpio_i/FE_PHC4_gpio_in_0
0.009303873404860497 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][1]
0.010179481469094753 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[1]
0.010179481469094753 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[1]
0.011108923703432083 peripherals_i/FE_OFC19_n1
0.011108923703432083 peripherals_i/apb_gpio_i/U567
0.010552085936069489 peripherals_i/apb_gpio_i/U354
0.010552085936069489 peripherals_i/apb_gpio_i/U551
0.00968039408326149 peripherals_i/apb_gpio_i/gpio_padcfg_reg[0][2]
0.00968039408326149 peripherals_i/apb_gpio_i/U513
0.008962981402873993 peripherals_i/apb_gpio_i/U458
0.008962981402873993 peripherals_i/apb_gpio_i/U594
0.008860643953084946 peripherals_i/apb_gpio_i/r_gpio_dir_reg[3]
0.008860643953084946 peripherals_i/apb_gpio_i/U578
0.009460143744945526 peripherals_i/apb_gpio_i/r_gpio_dir_reg[17]
0.009460143744945526 peripherals_i/apb_gpio_i/U562
0.010331254452466965 peripherals_i/apb_gpio_i/gpio_padcfg_reg[2][1]
0.010331254452466965 peripherals_i/apb_gpio_i/U524
0.010331254452466965 peripherals_i/apb_gpio_i/U535
0.01103103905916214 peripherals_i/apb_gpio_i/gpio_padcfg_reg[2][2]
0.01103103905916214 peripherals_i/apb_gpio_i/gpio_padcfg_reg[2][0]
0.010378791950643063 peripherals_i/apb_gpio_i/gpio_padcfg_reg[3][3]
0.010378791950643063 peripherals_i/apb_gpio_i/U480
0.009494494646787643 peripherals_i/apb_gpio_i/gpio_padcfg_reg[2][5]
0.009494494646787643 peripherals_i/apb_gpio_i/U491
0.008848287165164948 peripherals_i/apb_gpio_i/U616
0.008885438553988934 peripherals_i/apb_gpio_i/U638
0.009576383978128433 peripherals_i/apb_gpio_i/r_gpio_dir_reg[8]
0.009576383978128433 peripherals_i/apb_gpio_i/U605
0.010465098544955254 peripherals_i/apb_gpio_i/FE_PHC29_gpio_in_10
0.010465098544955254 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[10]
0.010465098544955254 peripherals_i/apb_gpio_i/U447
0.011080406606197357 peripherals_i/apb_gpio_i/U393
0.010276755318045616 peripherals_i/apb_gpio_i/U469
0.008999336510896683 peripherals_i/apb_gpio_i/U404
0.008999336510896683 peripherals_i/apb_gpio_i/U649
0.009740008041262627 peripherals_i/apb_gpio_i/U423
0.010598096996545792 peripherals_i/apb_gpio_i/U169
0.011105506680905819 peripherals_i/apb_gpio_i/U164
0.011105506680905819 peripherals_i/apb_gpio_i/U168
0.010870726779103279 peripherals_i/apb_gpio_i/U92
0.010870726779103279 peripherals_i/apb_gpio_i/U93
0.010090112686157227 peripherals_i/apb_gpio_i/U89
0.010090112686157227 peripherals_i/apb_gpio_i/U90
0.009232318960130215 peripherals_i/apb_gpio_i/r_gpio_in_reg[24]
0.00876748189330101 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[26]
0.014807511121034622 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][3]
0.013861109502613544 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U144
0.013861109502613544 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U972
0.012396462261676788 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][2]
0.012396462261676788 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1040
0.012396462261676788 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1087
0.01120076049119234 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U143
0.01120076049119234 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1042
0.011045856401324272 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][3]
0.011045856401324272 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U970
0.011045856401324272 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U971
0.01206357590854168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][3]
0.013528162613511086 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1290
0.014653835445642471 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][16]
0.014653835445642471 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][16]
0.014653835445642471 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U658
0.014682161621749401 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][16]
0.014682161621749401 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][30]
0.014682161621749401 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U387
0.013579890131950378 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][30]
0.012096795253455639 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U397
0.012096795253455639 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1332
0.01102159172296524 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][18]
0.01102159172296524 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1132
0.01102159172296524 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1344
0.011098507791757584 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][18]
0.011098507791757584 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][20]
0.012264225631952286 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U877
0.012264225631952286 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U880
0.012264225631952286 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1386
0.013752132654190063 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][20]
0.013752132654190063 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1006
0.013752132654190063 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1376
0.014772101305425167 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][27]
0.014772101305425167 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][27]
0.014772101305425167 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U511
0.014772101305425167 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U522
0.014601413160562515 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][17]
0.014601413160562515 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][27]
0.013397349044680595 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][17]
0.013397349044680595 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U617
0.013397349044680595 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1311
0.013397349044680595 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1322
0.011934349313378334 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][19]
0.011934349313378334 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][17]
0.011934349313378334 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1613
0.010999607853591442 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][19]
0.010999607853591442 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1614
0.011283420026302338 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][19]
0.011283420026302338 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][21]
0.01253513153642416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][21]
0.01253513153642416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][13]
0.01253513153642416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U774
0.013974864967167377 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][13]
0.01481683924794197 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][21]
0.01481683924794197 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][13]
0.01481683924794197 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U778
0.011398326605558395 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][1]
0.012757446616888046 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][2]
0.014871295541524887 peripherals_i/apb_pulpino_i/U264
0.010941170156002045 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][1]
0.011626651510596275 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00250
0.011626651510596275 peripherals_i/apb_pulpino_i/U320
0.011626651510596275 peripherals_i/apb_pulpino_i/U323
0.01435670256614685 peripherals_i/apb_pulpino_i/U296
0.0140383867546916 peripherals_i/apb_pulpino_i/U16
0.0140383867546916 peripherals_i/apb_pulpino_i/U202
0.01259657833725214 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][1]
0.01259657833725214 peripherals_i/apb_pulpino_i/U150
0.011293571442365646 peripherals_i/apb_pulpino_i/U248
0.01091557927429676 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][1]
0.01091557927429676 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][1]
0.011790601536631584 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[0]
0.013257385231554508 peripherals_i/apb_gpio_i/FE_PHC5_gpio_in_1
0.014525803737342358 peripherals_i/apb_gpio_i/r_gpio_in_reg[1]
0.014812419191002846 peripherals_i/apb_gpio_i/U106
0.014812419191002846 peripherals_i/apb_gpio_i/U107
0.013876799494028091 peripherals_i/apb_gpio_i/U108
0.013876799494028091 peripherals_i/apb_gpio_i/U344
0.013876799494028091 peripherals_i/apb_gpio_i/U358
0.012413673102855682 peripherals_i/apb_gpio_i/r_gpio_dir_reg[2]
0.012413673102855682 peripherals_i/apb_gpio_i/r_gpio_dir_reg[1]
0.011210231110453606 peripherals_i/apb_gpio_i/r_gpio_out_reg[1]
0.011210231110453606 peripherals_i/apb_gpio_i/r_gpio_dir_reg[0]
0.011039678938686848 peripherals_i/apb_gpio_i/r_gpio_out_reg[2]
0.011039678938686848 peripherals_i/apb_gpio_i/r_gpio_out_reg[0]
0.012047464959323406 peripherals_i/apb_gpio_i/r_gpio_dir_reg[4]
0.013511361554265022 peripherals_i/apb_gpio_i/r_gpio_out_reg[27]
0.014645589515566826 peripherals_i/apb_gpio_i/r_gpio_dir_reg[27]
0.014645589515566826 peripherals_i/apb_gpio_i/r_gpio_dir_reg[16]
0.014689715579152107 peripherals_i/apb_gpio_i/r_gpio_dir_reg[18]
0.014689715579152107 peripherals_i/apb_gpio_i/U436
0.013596617616713047 peripherals_i/apb_gpio_i/r_gpio_in_reg[27]
0.013596617616713047 peripherals_i/apb_gpio_i/r_gpio_out_reg[18]
0.01211341843008995 peripherals_i/apb_gpio_i/r_gpio_out_reg[21]
0.01211341843008995 peripherals_i/apb_gpio_i/r_gpio_dir_reg[21]
0.011028831824660301 peripherals_i/apb_gpio_i/r_gpio_dir_reg[10]
0.011028831824660301 peripherals_i/apb_gpio_i/r_gpio_dir_reg[9]
0.011089865118265152 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[27]
0.012247090227901936 peripherals_i/apb_gpio_i/FE_PHC32_gpio_in_27
0.012247090227901936 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[27]
0.013735799118876457 peripherals_i/apb_gpio_i/FE_PHC33_gpio_in_21
0.013735799118876457 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[21]
0.014765866100788116 peripherals_i/apb_gpio_i/r_gpio_out_reg[29]
0.014765866100788116 peripherals_i/apb_gpio_i/r_gpio_dir_reg[28]
0.01461089588701725 peripherals_i/apb_gpio_i/r_gpio_dir_reg[13]
0.01461089588701725 peripherals_i/apb_gpio_i/U627
0.013414562679827213 peripherals_i/apb_gpio_i/r_gpio_out_reg[26]
0.013414562679827213 peripherals_i/apb_gpio_i/r_gpio_out_reg[12]
0.011950034648180008 peripherals_i/apb_gpio_i/r_gpio_out_reg[24]
0.011950034648180008 peripherals_i/apb_gpio_i/r_gpio_out_reg[11]
0.011004501022398472 peripherals_i/apb_gpio_i/r_gpio_out_reg[25]
0.011004501022398472 peripherals_i/apb_gpio_i/U403
0.011272948235273361 peripherals_i/apb_gpio_i/U419
0.012517771683633327 peripherals_i/apb_gpio_i/U405
0.012517771683633327 peripherals_i/apb_gpio_i/U421
0.013959861360490322 peripherals_i/apb_gpio_i/r_powerevent_reg[24]
0.014813436195254326 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[25]
0.014813436195254326 peripherals_i/apb_gpio_i/r_powerevent_reg[25]
0.014421232976019382 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[24]
0.01311251800507307 peripherals_i/apb_gpio_i/U88
0.01311251800507307 peripherals_i/apb_gpio_i/U191
0.01311251800507307 peripherals_i/apb_gpio_i/U193
0.011673513799905777 peripherals_i/apb_gpio_i/U188
0.011673513799905777 peripherals_i/apb_gpio_i/U192
0.01089293323457241 peripherals_i/apb_gpio_i/U190
0.011385858990252018 peripherals_i/apb_gpio_i/U189
0.015238338150084019 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC924_n222
0.01752503216266632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][3]
0.01752503216266632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][2]
0.016296498477458954 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1090
0.01439562439918518 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][2]
0.01439562439918518 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1089
0.01284400001168251 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1041
0.012643302790820599 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][2]
0.012643302790820599 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1077
0.013964574784040451 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][3]
0.013964574784040451 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U935
0.015865864232182503 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U654
0.01732732355594635 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][16]
0.01732732355594635 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][16]
0.01732732355594635 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U659
0.017364591360092163 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][16]
0.017364591360092163 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1022
0.015934450551867485 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][30]
0.015934450551867485 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][30]
0.015934450551867485 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1028
0.014009890146553516 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1026
0.012614436447620392 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][18]
0.012614436447620392 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][18]
0.012614436447620392 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1140
0.012713884934782982 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][18]
0.012713884934782982 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][20]
0.012713884934782982 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1137
0.014226119965314865 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][20]
0.014226119965314865 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][20]
0.014226119965314865 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][20]
0.016156386584043503 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][27]
0.016156386584043503 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U882
0.01747942343354225 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U159
0.01747942343354225 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1010
0.017257433384656906 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][27]
0.017257433384656906 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][17]
0.017257433384656906 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][27]
0.017257433384656906 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][17]
0.01569458656013012 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U618
0.013795925304293633 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U613
0.013795925304293633 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1355
0.012583035975694656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1610
0.012583035975694656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1615
0.01295175589621067 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][19]
0.01295175589621067 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][19]
0.01295175589621067 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1057
0.014576734974980354 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][21]
0.014576734974980354 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1395
0.016445782035589218 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][13]
0.016445782035589218 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1062
0.017539046704769135 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][21]
0.017539046704769135 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][21]
0.017539046704769135 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][13]
0.017539046704769135 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U779
0.017011046409606934 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U782
0.016842536628246307 peripherals_i/apb_pulpino_i/U28
0.01505623571574688 peripherals_i/apb_pulpino_i/clk_gate_pad_cfg_q_reg[31]/latch
0.01505623571574688 peripherals_i/apb_pulpino_i/U38
0.01327064074575901 peripherals_i/apb_pulpino_i/U36
0.012507306411862373 peripherals_i/apb_pulpino_i/U319
0.013397359289228916 peripherals_i/apb_pulpino_i/clk_gate_pad_cfg_q_reg[3]/latch
0.015215379185974598 peripherals_i/apb_pulpino_i/U293
0.01694151759147644 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00270
0.01694151759147644 peripherals_i/apb_pulpino_i/U294
0.01694151759147644 peripherals_i/apb_pulpino_i/U297
0.017556659877300262 peripherals_i/apb_pulpino_i/U203
0.016529373824596405 peripherals_i/apb_pulpino_i/U204
0.016529373824596405 peripherals_i/apb_pulpino_i/U206
0.01465846598148346 peripherals_i/apb_pulpino_i/U249
0.012967461720108986 peripherals_i/apb_pulpino_i/U250
0.012967461720108986 peripherals_i/apb_pulpino_i/U252
0.013611686415970325 peripherals_i/apb_gpio_i/FE_PHC7_gpio_in_2
0.017159992828965187 peripherals_i/apb_gpio_i/U109
0.017159992828965187 peripherals_i/apb_gpio_i/U110
0.01753140799701214 peripherals_i/apb_gpio_i/U105
0.016316864639520645 peripherals_i/apb_gpio_i/U514
0.014417960308492184 peripherals_i/apb_gpio_i/U516
0.012856287881731987 peripherals_i/apb_gpio_i/U512
0.017374388873577118 peripherals_i/apb_gpio_i/U155
0.017374388873577118 peripherals_i/apb_gpio_i/U156
0.01270267367362976 peripherals_i/apb_gpio_i/U637
0.012589383870363235 peripherals_i/apb_gpio_i/U648
0.012938161380589008 peripherals_i/apb_gpio_i/U407
0.014554198831319809 peripherals_i/apb_gpio_i/U650
0.014554198831319809 peripherals_i/apb_gpio_i/U652
0.014554198831319809 peripherals_i/apb_gpio_i/U671
0.015327982604503632 peripherals_i/apb_gpio_i/U82
0.015327982604503632 peripherals_i/apb_gpio_i/U83
0.015327982604503632 peripherals_i/apb_gpio_i/U84
0.015327982604503632 peripherals_i/apb_gpio_i/U85
0.013460568152368069 peripherals_i/apb_gpio_i/U81
0.017585232853889465 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC799_n323
0.017585232853889465 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U385
0.018510283902287483 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U530
0.017689090222120285 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC833_n312
0.017689090222120285 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U496
0.015809444710612297 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC629_n268
0.015809444710612297 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U390
0.015809444710612297 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U497
0.013942813500761986 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U34
0.013160590082406998 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U479
0.014110894873738289 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC923_n237
0.014110894873738289 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U486
0.01602172665297985 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U469
0.01602172665297985 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U471
0.01782359927892685 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U424
0.01842094026505947 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][2]
0.01713305339217186 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1088
0.015139725059270859 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][3]
0.015139725059270859 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U973
0.013512350618839264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][3]
0.013512350618839264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][2]
0.013301437720656395 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][3]
0.013301437720656395 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1039
0.014686418697237968 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][16]
0.014686418697237968 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][3]
0.014686418697237968 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][2]
0.014686418697237968 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U968
0.016679540276527405 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][2]
0.016679540276527405 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][16]
0.016679540276527405 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U662
0.018211353570222855 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U660
0.018211353570222855 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1304
0.018249642103910446 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][30]
0.016749177128076553 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][30]
0.014730473980307579 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U119
0.014730473980307579 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U400
0.013267038390040398 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][30]
0.013267038390040398 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1138
0.013371825218200684 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1347
0.014958643354475498 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][18]
0.014958643354475498 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1389
0.016984041780233383 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][20]
0.016984041780233383 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U883
0.016984041780233383 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U885
0.018372565507888794 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][27]
0.018372565507888794 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1011
0.018140505999326706 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U526
0.016501903533935547 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][17]
0.016501903533935547 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U621
0.01451079174876213 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][17]
0.01451079174876213 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1325
0.013238558545708656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][19]
0.013238558545708656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][19]
0.013238558545708656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1618
0.013624721206724644 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1369
0.013624721206724644 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1616
0.015328150242567062 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][19]
0.015328150242567062 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][21]
0.015328150242567062 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U794
0.01728743128478527 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][21]
0.01728743128478527 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1063
0.01728743128478527 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1065
0.018433120101690292 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][13]
0.018433120101690292 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1409
0.017878636717796326 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U780
0.017878636717796326 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U808
0.015630029141902924 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][1]
0.01756441593170166 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][2]
0.018507666885852814 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][2]
0.018507666885852814 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][1]
0.017705563455820084 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][1]
0.015832504257559776 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00266
0.015832504257559776 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][5]
0.013959864154458046 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][5]
0.013959864154458046 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][1]
0.013158995658159256 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00278
0.013158995658159256 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][1]
0.014091814868152142 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][1]
0.014091814868152142 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][5]
0.015997644513845444 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][5]
0.017807040363550186 peripherals_i/apb_pulpino_i/clk_gate_pad_cfg_q_reg[23]/latch
0.017807040363550186 peripherals_i/apb_pulpino_i/U40
0.018451327458024025 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][0]
0.017373282462358475 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][0]
0.015410739928483963 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][0]
0.013637211173772812 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][1]
0.013637211173772812 peripherals_i/apb_pulpino_i/U29
0.01312279887497425 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][1]
0.01431393250823021 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[2]
0.016310565173625946 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[0]
0.016310565173625946 peripherals_i/apb_gpio_i/r_gpio_in_reg[0]
0.016310565173625946 peripherals_i/apb_gpio_i/U98
0.01803724281489849 peripherals_i/apb_gpio_i/U100
0.01803724281489849 peripherals_i/apb_gpio_i/U101
0.018427617847919464 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[1]
0.018427617847919464 peripherals_i/apb_gpio_i/U102
0.017154406756162643 peripherals_i/apb_gpio_i/r_powerevent_reg[0]
0.017154406756162643 peripherals_i/apb_gpio_i/U459
0.015163149684667587 peripherals_i/apb_gpio_i/r_powerevent_reg[1]
0.015163149684667587 peripherals_i/apb_gpio_i/U461
0.013525241054594517 peripherals_i/apb_gpio_i/r_gpio_inten_reg[2]
0.013525241054594517 peripherals_i/apb_gpio_i/U457
0.013525241054594517 peripherals_i/apb_gpio_i/U460
0.013293031603097916 peripherals_i/apb_gpio_i/r_gpio_inten_reg[1]
0.013293031603097916 peripherals_i/apb_gpio_i/r_gpio_inten_reg[0]
0.014664492569863796 peripherals_i/apb_gpio_i/r_gpio_out_reg[5]
0.014664492569863796 peripherals_i/apb_gpio_i/r_gpio_out_reg[3]
0.016656674444675446 peripherals_i/apb_gpio_i/r_gpio_inten_reg[27]
0.016656674444675446 peripherals_i/apb_gpio_i/r_gpio_out_reg[4]
0.018200134858489037 peripherals_i/apb_gpio_i/U157
0.018200134858489037 peripherals_i/apb_gpio_i/U159
0.018200134858489037 peripherals_i/apb_gpio_i/U435
0.018200134858489037 peripherals_i/apb_gpio_i/U439
0.0182599239051342 peripherals_i/apb_gpio_i/U154
0.0182599239051342 peripherals_i/apb_gpio_i/U158
0.016771947965025902 peripherals_i/apb_gpio_i/r_powerevent_reg[27]
0.016771947965025902 peripherals_i/apb_gpio_i/U437
0.016771947965025902 peripherals_i/apb_gpio_i/U479
0.014753100462257862 peripherals_i/apb_gpio_i/r_powerevent_reg[21]
0.01327688992023468 peripherals_i/apb_gpio_i/r_gpio_out_reg[10]
0.01327688992023468 peripherals_i/apb_gpio_i/U490
0.01327688992023468 peripherals_i/apb_gpio_i/U492
0.01327688992023468 peripherals_i/apb_gpio_i/U494
0.013360058888792992 peripherals_i/apb_gpio_i/U641
0.014935316517949104 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[10]
0.014935316517949104 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[10]
0.016961807385087013 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[21]
0.016961807385087013 peripherals_i/apb_gpio_i/r_gpio_dir_reg[29]
0.0183640755712986 peripherals_i/apb_gpio_i/r_gpio_out_reg[28]
0.0183640755712986 peripherals_i/apb_gpio_i/r_gpio_out_reg[20]
0.018153410404920578 peripherals_i/apb_gpio_i/r_gpio_inten_reg[26]
0.018153410404920578 peripherals_i/apb_gpio_i/r_gpio_out_reg[13]
0.016525331884622574 peripherals_i/apb_gpio_i/r_gpio_inten_reg[12]
0.016525331884622574 peripherals_i/apb_gpio_i/r_gpio_inten_reg[11]
0.016525331884622574 peripherals_i/apb_gpio_i/U626
0.014532137662172318 peripherals_i/apb_gpio_i/r_gpio_inten_reg[25]
0.014532137662172318 peripherals_i/apb_gpio_i/r_gpio_inten_reg[24]
0.014532137662172318 peripherals_i/apb_gpio_i/U381
0.013245219364762306 peripherals_i/apb_gpio_i/U669
0.013245219364762306 peripherals_i/apb_gpio_i/U673
0.013610471971333027 peripherals_i/apb_gpio_i/U385
0.013610471971333027 peripherals_i/apb_gpio_i/U406
0.015304525382816792 peripherals_i/apb_gpio_i/r_powerevent_reg[11]
0.015304525382816792 peripherals_i/apb_gpio_i/U383
0.015304525382816792 peripherals_i/apb_gpio_i/U422
0.01726701483130455 peripherals_i/apb_gpio_i/r_powerevent_reg[26]
0.01726701483130455 peripherals_i/apb_gpio_i/r_powerevent_reg[12]
0.018428491428494453 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[24]
0.018428491428494453 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[11]
0.017894428223371506 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[11]
0.017894428223371506 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[12]
0.016113007441163063 peripherals_i/apb_gpio_i/U80
0.016113007441163063 peripherals_i/apb_gpio_i/U172
0.016113007441163063 peripherals_i/apb_gpio_i/U176
0.01415434293448925 peripherals_i/apb_gpio_i/U173
0.01415434293448925 peripherals_i/apb_gpio_i/U174
0.01309194229543209 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[26]
0.01309194229543209 peripherals_i/apb_gpio_i/r_gpio_in_reg[26]
0.01335608959197998 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC842_n343
0.01335608959197998 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U233
0.014933159574866295 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U537
0.014933159574866295 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U539
0.01657118648290634 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC832_n308
0.01657118648290634 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U364
0.01657118648290634 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U365
0.017357822507619858 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U531
0.017357822507619858 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U533
0.01666325144469738 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U386
0.01666325144469738 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U495
0.01666325144469738 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U499
0.015070457942783833 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U373
0.013487792573869228 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U230
0.013487792573869228 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U374
0.013487792573869228 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U481
0.012823546305298805 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U488
0.013627242296934128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC896_n173
0.013627242296934128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC788_n236
0.013627242296934128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U487
0.015244741924107075 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U378
0.015244741924107075 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U379
0.015244741924107075 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U470
0.01676975190639496 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC375_n221
0.01676975190639496 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U429
0.017296841368079185 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U427
0.017296841368079185 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U428
0.017282456159591675 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U81
0.017282456159591675 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1046
0.016192007809877396 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][2]
0.016192007809877396 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1043
0.01450259704142809 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U945
0.013122512958943844 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][3]
0.013122512958943844 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][2]
0.013122512958943844 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U974
0.012942342087626457 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1076
0.012942342087626457 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1078
0.012942342087626457 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1080
0.01411435566842556 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U936
0.01411435566842556 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U938
0.01580154523253441 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U934
0.01580154523253441 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1292
0.01709766313433647 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U661
0.01709766313433647 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1289
0.01709766313433647 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1293
0.017128005623817444 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][16]
0.017128005623817444 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][16]
0.017128005623817444 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U386
0.015854516997933388 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U169
0.015854516997933388 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U390
0.014142518863081932 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][30]
0.014142518863081932 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1027
0.012902255170047283 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][30]
0.012902255170047283 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1334
0.01299261674284935 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][18]
0.01299261674284935 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][18]
0.01299261674284935 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1139
0.014340313151478767 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][20]
0.014340313151478767 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U884
0.016060207039117813 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][20]
0.016060207039117813 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1378
0.017240017652511597 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][27]
0.017240017652511597 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1012
0.017045270651578903 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][27]
0.017045270651578903 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U512
0.017045270651578903 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U619
0.015657195821404457 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1310
0.015657195821404457 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1313
0.013969361782073975 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][17]
0.013969361782073975 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U620
0.012890052050352097 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1354
0.013215776532888412 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][19]
0.013215776532888412 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1357
0.014657590538263321 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][19]
0.014657590538263321 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1394
0.01631605066359043 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][13]
0.01631605066359043 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1397
0.01631605066359043 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1398
0.01728491112589836 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][21]
0.01728491112589836 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1064
0.016812920570373535 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][13]
0.016812920570373535 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U781
0.016812920570373535 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U796
0.015294446609914303 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U793
0.013637307099997997 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U797
0.015089856460690498 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00267
0.013611058704555035 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00254
0.013611058704555035 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00251
0.015224333852529526 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][5]
0.0167557280510664 peripherals_i/apb_pulpino_i/U25
0.017299644649028778 peripherals_i/apb_pulpino_i/U201
0.01638401858508587 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][1]
0.01471932977437973 peripherals_i/apb_pulpino_i/U247
0.013792844489216805 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[2]
0.015488281846046448 peripherals_i/apb_gpio_i/FE_PHC8_gpio_in_3
0.015488281846046448 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[3]
0.015488281846046448 peripherals_i/apb_gpio_i/U114
0.016954883933067322 peripherals_i/apb_gpio_i/U97
0.016954883933067322 peripherals_i/apb_gpio_i/U99
0.016954883933067322 peripherals_i/apb_gpio_i/U113
0.016954883933067322 peripherals_i/apb_gpio_i/U115
0.016954883933067322 peripherals_i/apb_gpio_i/U118
0.017288096249103546 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[0]
0.016210097819566727 peripherals_i/apb_gpio_i/r_powerevent_reg[2]
0.016210097819566727 peripherals_i/apb_gpio_i/U554
0.014522455632686615 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[1]
0.014522455632686615 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[0]
0.013133452273905277 peripherals_i/apb_gpio_i/U515
0.013133452273905277 peripherals_i/apb_gpio_i/U550
0.013133452273905277 peripherals_i/apb_gpio_i/U553
0.012935236096382141 peripherals_i/apb_gpio_i/r_status_reg[1]
0.012935236096382141 peripherals_i/apb_gpio_i/U311
0.014095795340836048 peripherals_i/apb_gpio_i/U302
0.0157821923494339 peripherals_i/apb_gpio_i/r_status_reg[0]
0.0157821923494339 peripherals_i/apb_gpio_i/r_status_reg[27]
0.017088178545236588 peripherals_i/apb_gpio_i/U328
0.017088178545236588 peripherals_i/apb_gpio_i/U438
0.017136745154857635 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[27]
0.017136745154857635 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[18]
0.015873834490776062 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[18]
0.015873834490776062 peripherals_i/apb_gpio_i/U483
0.014161702245473862 peripherals_i/apb_gpio_i/r_gpio_inten_reg[21]
0.014161702245473862 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[21]
0.012910597957670689 peripherals_i/apb_gpio_i/U263
0.012910597957670689 peripherals_i/apb_gpio_i/U264
0.012910597957670689 peripherals_i/apb_gpio_i/U265
0.012910597957670689 peripherals_i/apb_gpio_i/U267
0.012910597957670689 peripherals_i/apb_gpio_i/U268
0.012982618063688278 peripherals_i/apb_gpio_i/r_powerevent_reg[10]
0.012982618063688278 peripherals_i/apb_gpio_i/U266
0.012982618063688278 peripherals_i/apb_gpio_i/U639
0.014320505782961845 peripherals_i/apb_gpio_i/r_gpio_in_reg[21]
0.014320505782961845 peripherals_i/apb_gpio_i/U39
0.014320505782961845 peripherals_i/apb_gpio_i/U43
0.01604132354259491 peripherals_i/apb_gpio_i/r_gpio_in_reg[10]
0.01604132354259491 peripherals_i/apb_gpio_i/U40
0.017056189477443695 peripherals_i/apb_gpio_i/r_gpio_out_reg[19]
0.01567704975605011 peripherals_i/apb_gpio_i/U630
0.013987461104989052 peripherals_i/apb_gpio_i/r_powerevent_reg[13]
0.013987461104989052 peripherals_i/apb_gpio_i/U628
0.012895713560283184 peripherals_i/apb_gpio_i/r_status_reg[24]
0.012895713560283184 peripherals_i/apb_gpio_i/U308
0.012895713560283184 peripherals_i/apb_gpio_i/U309
0.01320371963083744 peripherals_i/apb_gpio_i/r_status_reg[11]
0.01320371963083744 peripherals_i/apb_gpio_i/r_status_reg[25]
0.014637591317296028 peripherals_i/apb_gpio_i/U64
0.014637591317296028 peripherals_i/apb_gpio_i/U66
0.014637591317296028 peripherals_i/apb_gpio_i/U651
0.014637591317296028 peripherals_i/apb_gpio_i/U672
0.016298772767186165 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[13]
0.016298772767186165 peripherals_i/apb_gpio_i/U65
0.01728101074695587 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[26]
0.015314902178943157 peripherals_i/apb_gpio_i/FE_PHC12_gpio_in_28
0.015314902178943157 peripherals_i/apb_gpio_i/U175
0.015314902178943157 peripherals_i/apb_gpio_i/U177
0.012754173949360847 peripherals_i/apb_gpio_i/FE_PHC9_gpio_in_13
0.012500671669840813 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC895_n173
0.012315471656620502 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U381
0.013441273011267185 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U698
0.013441273011267185 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U864
0.014610495418310165 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U383
0.014610495418310165 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U854
0.015173394232988358 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U684
0.014681322500109673 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U368
0.014681322500109673 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U861
0.013548879884183407 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U388
0.013548879884183407 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U651
0.013548879884183407 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U701
0.012422248721122742 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U376
0.012422248721122742 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U625
0.011947572231292725 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC591_n249
0.011947572231292725 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U391
0.012515909969806671 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U242
0.012515909969806671 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U399
0.01366252638399601 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC374_n254
0.01366252638399601 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U153
0.01366252638399601 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U232
0.01366252638399601 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U398
0.01474340446293354 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U397
0.01474340446293354 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U473
0.01511513814330101 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U396
0.014451805502176285 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC618_n225
0.014451805502176285 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U63
0.015120220370590687 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U149
0.014346171170473099 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1096
0.013144628144800663 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][2]
0.013144628144800663 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U976
0.012161722406744957 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1044
0.012161722406744957 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1045
0.012031007558107376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][2]
0.012031007558107376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U975
0.01286109909415245 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][3]
0.01286109909415245 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][3]
0.01286109909415245 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1050
0.014057248830795288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][2]
0.014057248830795288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U139
0.014057248830795288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U937
0.014057248830795288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U980
0.014975474216043949 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][3]
0.014975474216043949 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1291
0.014994227327406406 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][16]
0.014086817391216755 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U389
0.014086817391216755 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U666
0.012868857011198997 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][30]
0.012868857011198997 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1032
0.011987900361418724 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1331
0.011987900361418724 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1333
0.011987900361418724 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1335
0.01205494999885559 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][18]
0.01205494999885559 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][18]
0.01205494999885559 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][18]
0.01205494999885559 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1144
0.013017482124269009 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][20]
0.013017482124269009 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1375
0.014245109632611275 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U67
0.014245109632611275 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U510
0.014245109632611275 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U889
0.014245109632611275 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1377
0.015088126063346863 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][20]
0.015088126063346863 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U514
0.015088126063346863 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1016
0.014952198602259159 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][27]
0.014952198602259159 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][27]
0.014952198602259159 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U513
0.013965962454676628 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U625
0.013965962454676628 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1314
0.012765076011419296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][17]
0.012765076011419296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][17]
0.012765076011419296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1312
0.011995670385658741 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][17]
0.012224409729242325 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1356
0.012224409729242325 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1358
0.012224409729242325 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1622
0.013246213085949421 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][21]
0.013246213085949421 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][19]
0.013246213085949421 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1069
0.013246213085949421 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1617
0.01510760560631752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][21]
0.01510760560631752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][21]
0.01510760560631752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1396
0.014769444242119789 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][13]
0.014769444242119789 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U786
0.013688214123249054 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][13]
0.013688214123249054 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][13]
0.013688214123249054 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U795
0.01356246042996645 peripherals_i/apb_pulpino_i/clk_gate_pad_cfg_q_reg[19]/latch
0.012432342395186424 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00279
0.011946529150009155 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00258
0.014733451418578625 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00271
0.012626651674509048 peripherals_i/apb_gpio_i/r_gpio_in_reg[2]
0.013836853206157684 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[3]
0.013836853206157684 peripherals_i/apb_gpio_i/r_gpio_in_reg[3]
0.014884108677506447 peripherals_i/apb_gpio_i/U116
0.014884108677506447 peripherals_i/apb_gpio_i/U117
0.014884108677506447 peripherals_i/apb_gpio_i/U147
0.014884108677506447 peripherals_i/apb_gpio_i/U148
0.014884108677506447 peripherals_i/apb_gpio_i/U149
0.015124205499887466 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[2]
0.014359031803905964 peripherals_i/apb_gpio_i/U552
0.013158760964870453 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[2]
0.012169526889920235 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[3]
0.012169526889920235 peripherals_i/apb_gpio_i/U597
0.012025989592075348 peripherals_i/apb_gpio_i/U128
0.012025989592075348 peripherals_i/apb_gpio_i/U301
0.012025989592075348 peripherals_i/apb_gpio_i/U593
0.012847943231463432 peripherals_i/apb_gpio_i/r_status_reg[2]
0.012847943231463432 peripherals_i/apb_gpio_i/r_status_reg[3]
0.014968767762184143 peripherals_i/apb_gpio_i/r_gpio_in_reg[18]
0.015000470913946629 peripherals_i/apb_gpio_i/U279
0.015000470913946629 peripherals_i/apb_gpio_i/U280
0.015000470913946629 peripherals_i/apb_gpio_i/U481
0.014100568369030952 peripherals_i/apb_gpio_i/U282
0.014100568369030952 peripherals_i/apb_gpio_i/U283
0.014100568369030952 peripherals_i/apb_gpio_i/U482
0.011993811465799809 peripherals_i/apb_gpio_i/U493
0.01204779651015997 peripherals_i/apb_gpio_i/U640
0.013003342784941196 peripherals_i/apb_gpio_i/U44
0.01423162966966629 peripherals_i/apb_gpio_i/r_gpio_inten_reg[29]
0.01423162966966629 peripherals_i/apb_gpio_i/U41
0.01423162966966629 peripherals_i/apb_gpio_i/U42
0.015082946047186852 peripherals_i/apb_gpio_i/r_gpio_inten_reg[20]
0.015082946047186852 peripherals_i/apb_gpio_i/r_gpio_inten_reg[19]
0.014959944412112236 peripherals_i/apb_gpio_i/r_gpio_inten_reg[28]
0.014959944412112236 peripherals_i/apb_gpio_i/r_gpio_inten_reg[13]
0.013980080373585224 peripherals_i/apb_gpio_i/U392
0.012777961790561676 peripherals_i/apb_gpio_i/U195
0.012777961790561676 peripherals_i/apb_gpio_i/U396
0.011999724432826042 peripherals_i/apb_gpio_i/U306
0.011999724432826042 peripherals_i/apb_gpio_i/U324
0.011999724432826042 peripherals_i/apb_gpio_i/U325
0.011999724432826042 peripherals_i/apb_gpio_i/U629
0.013232034631073475 peripherals_i/apb_gpio_i/U67
0.013232034631073475 peripherals_i/apb_gpio_i/U68
0.013232034631073475 peripherals_i/apb_gpio_i/U69
0.013232034631073475 peripherals_i/apb_gpio_i/U384
0.014409692957997322 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[13]
0.015104868449270725 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[26]
0.015104868449270725 peripherals_i/apb_gpio_i/U221
0.014779001474380493 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[12]
0.013702768832445145 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[28]
0.01252167858183384 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[13]
0.01252167858183384 peripherals_i/apb_gpio_i/r_gpio_in_reg[13]
0.011883285827934742 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[13]
0.010989665985107422 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U669
0.010989665985107422 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U807
0.011272221803665161 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U670
0.011272221803665161 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U824
0.012000344693660736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U699
0.012000344693660736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U865
0.012755954638123512 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U620
0.012755954638123512 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U621
0.013120810501277447 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U605
0.013120810501277447 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U685
0.013120810501277447 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U855
0.012806023471057415 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U183
0.012806023471057415 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U652
0.012077968567609787 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U125
0.01135198399424553 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U606
0.01135198399424553 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U678
0.011043380945920944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U586
0.011403733864426613 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U118
0.011403733864426613 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U123
0.012135261669754982 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U39
0.012135261669754982 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U116
0.012135261669754982 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U167
0.012135261669754982 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U553
0.01282510720193386 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U431
0.013060802593827248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U231
0.013060802593827248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U395
0.01263356301933527 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U62
0.011481016874313354 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U672
0.012937977910041809 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U259
0.012937977910041809 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1054
0.013086820021271706 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][2]
0.012590370140969753 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC9_FE_OFN453_data_wdata_ex_2
0.012590370140969753 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1309
0.011817466467618942 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U150
0.011183410882949829 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][2]
0.011183410882949829 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1091
0.011183410882949829 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1095
0.011095423251390457 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][2]
0.011095423251390457 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1094
0.011623769998550415 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][3]
0.011623769998550415 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U141
0.011623769998550415 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1051
0.012387224473059177 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U981
0.012387224473059177 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1048
0.012387224473059177 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1079
0.012972956523299217 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][3]
0.012972956523299217 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][2]
0.012972956523299217 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U978
0.012972956523299217 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1306
0.01298252958804369 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][16]
0.01298252958804369 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][16]
0.01298252958804369 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U664
0.01298252958804369 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1308
0.012399137020111084 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U65
0.012399137020111084 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U667
0.011618046090006828 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][30]
0.011618046090006828 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U170
0.011618046090006828 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1030
0.011055012233555317 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][30]
0.011055012233555317 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U402
0.011055012233555317 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1353
0.01110229454934597 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1349
0.01110229454934597 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1351
0.01110229454934597 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1352
0.011725585907697678 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][18]
0.011725585907697678 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][18]
0.011725585907697678 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U21
0.011725585907697678 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1393
0.012519076466560364 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][20]
0.012519076466560364 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][20]
0.012519076466560364 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U887
0.012519076466560364 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1391
0.013064537197351456 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][27]
0.013064537197351456 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U158
0.012979362159967422 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][27]
0.012979362159967422 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U262
0.012979362159967422 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U528
0.012979362159967422 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1014
0.012345977127552032 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC7_n156
0.012345977127552032 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1330
0.011572940275073051 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][17]
0.011572940275073051 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U623
0.011572940275073051 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1327
0.011572940275073051 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1329
0.011075555346906185 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][17]
0.011075555346906185 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U243
0.011075555346906185 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1374
0.011218108236789703 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1373
0.011869498528540134 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][19]
0.011869498528540134 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1371
0.012620005756616592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][19]
0.012620005756616592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U64
0.0130568016320467 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][21]
0.0130568016320467 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1411
0.0130568016320467 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1413
0.012837761081755161 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][21]
0.012837761081755161 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U784
0.012837761081755161 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U812
0.012143323197960854 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][13]
0.011388142593204975 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][19]
0.011388142593204975 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U31
0.01098797470331192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][21]
0.01098797470331192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][19]
0.01126309297978878 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][21]
0.011988642625510693 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][13]
0.011042661964893341 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00259
0.011396344751119614 peripherals_i/apb_pulpino_i/clk_gate_pad_cfg_q_reg[7]/latch
0.01147279143333435 peripherals_i/apb_gpio_i/FE_PHC10_gpio_in_4
0.012932304292917252 peripherals_i/apb_gpio_i/U133
0.012932304292917252 peripherals_i/apb_gpio_i/U146
0.012932304292917252 peripherals_i/apb_gpio_i/U150
0.013089358806610107 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[3]
0.013089358806610107 peripherals_i/apb_gpio_i/U151
0.012598633766174316 peripherals_i/apb_gpio_i/FE_OFC17_n1
0.012598633766174316 peripherals_i/apb_gpio_i/r_powerevent_reg[3]
0.012598633766174316 peripherals_i/apb_gpio_i/U595
0.011188464239239693 peripherals_i/apb_gpio_i/U564
0.011188464239239693 peripherals_i/apb_gpio_i/U565
0.011188464239239693 peripherals_i/apb_gpio_i/U596
0.011092253029346466 peripherals_i/apb_gpio_i/r_status_reg[4]
0.011092253029346466 peripherals_i/apb_gpio_i/U312
0.011092253029346466 peripherals_i/apb_gpio_i/U561
0.01161537691950798 peripherals_i/apb_gpio_i/U161
0.01161537691950798 peripherals_i/apb_gpio_i/U318
0.012378465384244919 peripherals_i/apb_gpio_i/r_gpio_inten_reg[4]
0.012378465384244919 peripherals_i/apb_gpio_i/r_gpio_inten_reg[3]
0.012968689203262329 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[27]
0.012986557558178902 peripherals_i/apb_gpio_i/U162
0.012986557558178902 peripherals_i/apb_gpio_i/U281
0.012407965958118439 peripherals_i/apb_gpio_i/r_gpio_inten_reg[18]
0.012407965958118439 peripherals_i/apb_gpio_i/U284
0.011626782827079296 peripherals_i/apb_gpio_i/r_status_reg[18]
0.011626782827079296 peripherals_i/apb_gpio_i/U321
0.011058766394853592 peripherals_i/apb_gpio_i/r_status_reg[21]
0.011058766394853592 peripherals_i/apb_gpio_i/U310
0.011058766394853592 peripherals_i/apb_gpio_i/U320
0.011097644455730915 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[21]
0.011097644455730915 peripherals_i/apb_gpio_i/r_status_reg[10]
0.011716444045305252 peripherals_i/apb_gpio_i/FE_PHC38_gpio_in_9
0.011716444045305252 peripherals_i/apb_gpio_i/r_gpio_inten_reg[10]
0.011716444045305252 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[10]
0.012510363012552261 peripherals_i/apb_gpio_i/r_powerevent_reg[29]
0.012510363012552261 peripherals_i/apb_gpio_i/U198
0.012510363012552261 peripherals_i/apb_gpio_i/U448
0.013061173260211945 peripherals_i/apb_gpio_i/U446
0.013061173260211945 peripherals_i/apb_gpio_i/U450
0.012984326109290123 peripherals_i/apb_gpio_i/U468
0.012355053797364235 peripherals_i/apb_gpio_i/r_powerevent_reg[28]
0.012355053797364235 peripherals_i/apb_gpio_i/r_powerevent_reg[20]
0.011581247672438622 peripherals_i/apb_gpio_i/U95
0.011581247672438622 peripherals_i/apb_gpio_i/U394
0.011581247672438622 peripherals_i/apb_gpio_i/U470
0.011581247672438622 peripherals_i/apb_gpio_i/U472
0.011078204959630966 peripherals_i/apb_gpio_i/U326
0.011078204959630966 peripherals_i/apb_gpio_i/U395
0.011212681420147419 peripherals_i/apb_gpio_i/r_status_reg[12]
0.011212681420147419 peripherals_i/apb_gpio_i/r_status_reg[13]
0.011860448867082596 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[28]
0.011860448867082596 peripherals_i/apb_gpio_i/r_status_reg[26]
0.012612191028892994 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[28]
0.012612191028892994 peripherals_i/apb_gpio_i/U226
0.013055076822638512 peripherals_i/apb_gpio_i/U222
0.013055076822638512 peripherals_i/apb_gpio_i/U223
0.013055076822638512 peripherals_i/apb_gpio_i/U225
0.012843909673392773 peripherals_i/apb_gpio_i/FE_PHC18_gpio_in_20
0.012843909673392773 peripherals_i/apb_gpio_i/r_gpio_in_reg[28]
0.012152662500739098 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[28]
0.012152662500739098 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[25]
0.010898804292082787 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U808
0.010898804292082787 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U850
0.010577002540230751 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U672
0.010577002540230751 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U673
0.010577002540230751 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U825
0.010814965702593327 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U671
0.012048719450831413 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U184
0.012088323011994362 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U122
0.012088323011994362 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U185
0.012088323011994362 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U653
0.012088323011994362 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U862
0.01148188579827547 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U181
0.01148188579827547 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U679
0.01148188579827547 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U702
0.010876335203647614 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U121
0.010876335203647614 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U124
0.010876335203647614 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U180
0.010876335203647614 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U182
0.010616326704621315 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U178
0.010616326704621315 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U585
0.010910853743553162 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U119
0.010910853743553162 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U177
0.010910853743553162 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U559
0.010910853743553162 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U566
0.011513747274875641 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U117
0.011513747274875641 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U173
0.011513747274875641 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U541
0.012083488516509533 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U138
0.012083488516509533 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U536
0.012083488516509533 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U555
0.012278886511921883 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U64
0.012278886511921883 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U129
0.012278886511921883 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U535
0.011927172541618347 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U501
0.010590774938464165 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][16]
0.01098848320543766 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U668
0.01098848320543766 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1296
0.011640263721346855 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][16]
0.011640263721346855 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1298
0.012199295684695244 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U670
0.012199295684695244 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1081
0.012199295684695244 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1294
0.01232205145061016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][4]
0.01232205145061016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][16]
0.01232205145061016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][2]
0.01232205145061016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][16]
0.011908458545804024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][4]
0.011908458545804024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][4]
0.011908458545804024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1161
0.011264612898230553 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][4]
0.011264612898230553 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][4]
0.011264612898230553 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1231
0.010735150426626205 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][4]
0.010735150426626205 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][4]
0.010735150426626205 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U948
0.010658016428351402 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][4]
0.010658016428351402 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U947
0.011091980151832104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][3]
0.011091980151832104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][2]
0.011091980151832104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1047
0.011721736751496792 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][3]
0.011721736751496792 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U142
0.011721736751496792 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U977
0.012205798178911209 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][3]
0.012205798178911209 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][2]
0.012205798178911209 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][2]
0.012205798178911209 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1093
0.012214580550789833 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][16]
0.012214580550789833 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][16]
0.012214580550789833 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][16]
0.012214580550789833 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1307
0.011734066531062126 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U22
0.011734066531062126 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U663
0.011734066531062126 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1033
0.011090987361967564 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][30]
0.011090987361967564 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U403
0.011090987361967564 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1029
0.010629014112055302 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][30]
0.010629014112055302 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U260
0.010629014112055302 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1142
0.010629014112055302 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1143
0.010629014112055302 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1150
0.010672365315258503 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][18]
0.010672365315258503 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][18]
0.010672365315258503 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1141
0.010672365315258503 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1348
0.011192083358764648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U244
0.011192083358764648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1390
0.011192083358764648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1392
0.011851625517010689 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][20]
0.011851625517010689 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U886
0.011851625517010689 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U888
0.011851625517010689 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U890
0.012304170057177544 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][20]
0.012304170057177544 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U86
0.01223243959248066 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][27]
0.01223243959248066 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U529
0.01223243959248066 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U530
0.01223243959248066 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1013
0.011704934760928154 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][27]
0.011704934760928154 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][17]
0.011704934760928154 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][27]
0.011704934760928154 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U152
0.011060701683163643 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U622
0.011060701683163643 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U626
0.011060701683163643 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1328
0.010644380003213882 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][19]
0.010644380003213882 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][17]
0.010644380003213882 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][17]
0.01075834035873413 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1372
0.01075834035873413 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1619
0.01075834035873413 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1620
0.01075834035873413 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1623
0.011294517666101456 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][19]
0.011294517666101456 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U153
0.011294517666101456 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1070
0.011294517666101456 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1621
0.011913998052477837 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][21]
0.011913998052477837 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1066
0.011913998052477837 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1067
0.011913998052477837 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1412
0.01227529440075159 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][21]
0.01227529440075159 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U811
0.01209538709372282 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][13]
0.01209538709372282 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U137
0.01209538709372282 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U783
0.01209538709372282 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U787
0.01209538709372282 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U810
0.011523363180458546 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][13]
0.011523363180458546 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][19]
0.011523363180458546 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][13]
0.010901983827352524 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1359
0.010901983827352524 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1363
0.01057492010295391 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1073
0.01057492010295391 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1626
0.010806791484355927 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][13]
0.010806791484355927 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][21]
0.010806791484355927 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1399
0.011410875245928764 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U790
0.011410875245928764 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U798
0.012040537782013416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U792
0.012040537782013416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U802
0.010881519876420498 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U274
0.010615725070238113 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00275
0.010615725070238113 peripherals_i/apb_pulpino_i/U66
0.010615725070238113 peripherals_i/apb_pulpino_i/U81
0.010904759168624878 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U283
0.010904759168624878 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00274
0.010904759168624878 peripherals_i/apb_pulpino_i/U60
0.012279965914785862 peripherals_i/apb_pulpino_i/clk_gate_pad_cfg_q_reg[15]/latch
0.011307304725050926 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U276
0.011307304725050926 peripherals_i/apb_pulpino_i/U253
0.010744917206466198 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U300
0.010744917206466198 peripherals_i/apb_pulpino_i/U8
0.010981627739965916 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[4]
0.010981627739965916 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[4]
0.011632444337010384 peripherals_i/apb_gpio_i/r_gpio_in_reg[4]
0.012194589711725712 peripherals_i/apb_gpio_i/U131
0.012194589711725712 peripherals_i/apb_gpio_i/U134
0.012324173003435135 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[4]
0.012324173003435135 peripherals_i/apb_gpio_i/U130
0.012324173003435135 peripherals_i/apb_gpio_i/U132
0.012324173003435135 peripherals_i/apb_gpio_i/U135
0.011915341019630432 peripherals_i/apb_gpio_i/r_powerevent_reg[4]
0.011915341019630432 peripherals_i/apb_gpio_i/U563
0.01127220131456852 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[5]
0.01127220131456852 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[4]
0.010739387944340706 peripherals_i/apb_gpio_i/U577
0.010739387944340706 peripherals_i/apb_gpio_i/U579
0.010739387944340706 peripherals_i/apb_gpio_i/U581
0.010655439458787441 peripherals_i/apb_gpio_i/r_gpio_inten_reg[5]
0.010655439458787441 peripherals_i/apb_gpio_i/U313
0.011085066944360733 peripherals_i/apb_gpio_i/r_gpio_out_reg[17]
0.011085066944360733 peripherals_i/apb_gpio_i/r_gpio_out_reg[16]
0.011714505031704903 peripherals_i/apb_gpio_i/clk_gate_r_gpio_out_reg/latch
0.011714505031704903 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[18]
0.012202266603708267 peripherals_i/apb_gpio_i/FE_PHC19_gpio_in_18
0.012202266603708267 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[18]
0.012217894196510315 peripherals_i/apb_gpio_i/U373
0.011741338297724724 peripherals_i/apb_gpio_i/r_powerevent_reg[9]
0.011098174378275871 peripherals_i/apb_gpio_i/r_gpio_in_reg[9]
0.010632072575390339 peripherals_i/apb_gpio_i/U366
0.010632072575390339 peripherals_i/apb_gpio_i/U368
0.010668467730283737 peripherals_i/apb_gpio_i/U362
0.01118447631597519 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[9]
0.011844390071928501 peripherals_i/apb_gpio_i/CTS_ccl_a_buf_00033
0.011844390071928501 peripherals_i/apb_gpio_i/FE_OFC87_n1
0.011844390071928501 peripherals_i/apb_gpio_i/U197
0.012301385402679443 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U158
0.012301385402679443 peripherals_i/apb_gpio_i/U199
0.012301385402679443 peripherals_i/apb_gpio_i/U200
0.012301385402679443 peripherals_i/apb_gpio_i/U201
0.012301385402679443 peripherals_i/apb_gpio_i/U202
0.012236575596034527 peripherals_i/apb_gpio_i/r_powerevent_reg[19]
0.011712495237588882 peripherals_i/apb_gpio_i/FE_PHC36_gpio_in_29
0.011712495237588882 peripherals_i/apb_gpio_i/U501
0.011712495237588882 peripherals_i/apb_gpio_i/U503
0.011067632585763931 peripherals_i/apb_gpio_i/U471
0.011067632585763931 peripherals_i/apb_gpio_i/U505
0.010646624490618706 peripherals_i/apb_gpio_i/r_status_reg[28]
0.010646624490618706 peripherals_i/apb_gpio_i/U304
0.010646624490618706 peripherals_i/apb_gpio_i/U504
0.010753890499472618 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[20]
0.011287055909633636 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[20]
0.011287055909633636 peripherals_i/apb_gpio_i/U291
0.011287055909633636 peripherals_i/apb_gpio_i/U292
0.011907541193068027 peripherals_i/apb_gpio_i/U224
0.011907541193068027 peripherals_i/apb_gpio_i/U287
0.011907541193068027 peripherals_i/apb_gpio_i/U288
0.011907541193068027 peripherals_i/apb_gpio_i/U289
0.011907541193068027 peripherals_i/apb_gpio_i/U290
0.012273860163986683 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[20]
0.012273860163986683 peripherals_i/apb_gpio_i/r_gpio_in_reg[20]
0.012100450694561005 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[20]
0.0108172707259655 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U791
0.0108172707259655 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U849
0.011139821261167526 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U608
0.011139821261167526 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U609
0.011139821261167526 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U624
0.011139821261167526 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U677
0.011961627751588821 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U171
0.011961627751588821 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U548
0.012811291962862015 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U175
0.012811291962862015 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U697
0.013217229396104813 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U584
0.013217229396104813 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U680
0.012853989377617836 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U168
0.012853989377617836 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U179
0.012853989377617836 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U540
0.012023430317640305 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U665
0.01119570154696703 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U126
0.01119570154696703 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U636
0.010840918868780136 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U633
0.011244125664234161 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U176
0.011244125664234161 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U534
0.01206942182034254 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U135
0.01206942182034254 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U172
0.01206942182034254 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U194
0.012850835919380188 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U136
0.012850835919380188 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U169
0.013122834265232086 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U134
0.013122834265232086 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U193
0.013122834265232086 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U483
0.012649312615394592 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U164
0.012649312615394592 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U490
0.012649312615394592 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U491
0.011799120344221592 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U188
0.011799120344221592 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U474
0.011799120344221592 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U475
0.011039646342396736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U492
0.010836529545485973 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][3]
0.010836529545485973 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][2]
0.011375769972801208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U110
0.011375769972801208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U982
0.011375769972801208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1052
0.011375769972801208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1084
0.012259088456630707 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][2]
0.012259088456630707 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U986
0.013014940544962883 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][3]
0.013014940544962883 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U984
0.013014940544962883 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1085
0.01317628100514412 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][4]
0.01317628100514412 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][3]
0.012607589364051819 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U145
0.012607589364051819 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1163
0.012607589364051819 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1234
0.011726468801498413 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1162
0.011726468801498413 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1233
0.011726468801498413 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1235
0.011003009974956512 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][4]
0.011003009974956512 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1152
0.011003009974956512 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1232
0.010898172855377197 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][4]
0.010898172855377197 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1230
0.011492056772112846 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][4]
0.011492056772112846 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][4]
0.011492056772112846 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[3]
0.012354442849755287 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U946
0.012354442849755287 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U979
0.012354442849755287 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1049
0.012354442849755287 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1092
0.013019394129514694 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][2]
0.013019394129514694 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][2]
0.01303718239068985 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC46_n748
0.01303718239068985 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][16]
0.01303718239068985 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1305
0.01238795556128025 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][30]
0.01238795556128025 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U665
0.011516021564602852 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U401
0.011516021564602852 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1031
0.01088877022266388 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][30]
0.01088877022266388 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][18]
0.010947134345769882 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][18]
0.01165180653333664 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][20]
0.01165180653333664 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][18]
0.012545224279165268 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][20]
0.012545224279165268 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][20]
0.012545224279165268 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][20]
0.012545224279165268 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][20]
0.013155845925211906 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][27]
0.013155845925211906 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1019
0.013052370399236679 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][27]
0.013052370399236679 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U527
0.013052370399236679 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1015
0.012328839860856533 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][17]
0.012328839860856533 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U629
0.011447733268141747 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][17]
0.011447733268141747 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][17]
0.011447733268141747 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U624
0.011447733268141747 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1326
0.010879140347242355 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[17]
0.011035490781068802 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][19]
0.011035490781068802 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][19]
0.011035490781068802 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1370
0.01176928449422121 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][21]
0.01176928449422121 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1068
0.01261809654533863 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][21]
0.01261809654533863 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1410
0.013115987181663513 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][13]
0.013115987181663513 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][21]
0.013115987181663513 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][13]
0.012876665219664574 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U785
0.012876665219664574 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U809
0.012102452106773853 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1182
0.012102452106773853 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1430
0.011259496212005615 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U258
0.011259496212005615 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1361
0.011259496212005615 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1362
0.01081518642604351 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][19]
0.01081518642604351 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1075
0.01081518642604351 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1624
0.011129412800073624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1071
0.011129412800073624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1401
0.011129412800073624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1403
0.011948341503739357 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][21]
0.011948341503739357 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][21]
0.011948341503739357 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][13]
0.012800684198737144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U788
0.012800684198737144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U800
0.0132149001583457 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][13]
0.0132149001583457 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][13]
0.0132149001583457 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U296
0.01286034844815731 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U278
0.01286034844815731 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U305
0.01286034844815731 peripherals_i/apb_pulpino_i/U41
0.01286034844815731 peripherals_i/apb_pulpino_i/U90
0.012032989412546158 peripherals_i/apb_pulpino_i/clk_gate_q_reg[25]
0.012032989412546158 peripherals_i/apb_pulpino_i/U44
0.011202906258404255 peripherals_i/apb_pulpino_i/clk_gate_q_reg[18]
0.011202906258404255 peripherals_i/apb_pulpino_i/U92
0.010840173810720444 peripherals_i/apb_pulpino_i/clk_gate_q_reg[26]
0.010840173810720444 peripherals_i/apb_pulpino_i/U105
0.011235849931836128 peripherals_i/apb_pulpino_i/clk_gate_q_reg[13]
0.011235849931836128 peripherals_i/apb_pulpino_i/U107
0.012058993801474571 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U285
0.012058993801474571 peripherals_i/apb_pulpino_i/clk_gate_q_reg[21]
0.012058993801474571 peripherals_i/apb_pulpino_i/U82
0.012843672186136246 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U282
0.012843672186136246 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U302
0.012843672186136246 peripherals_i/apb_pulpino_i/U84
0.013124280609190464 peripherals_i/apb_pulpino_i/U69
0.013124280609190464 peripherals_i/apb_pulpino_i/U71
0.012657970190048218 peripherals_i/apb_pulpino_i/status_q_reg[0]
0.011809488758444786 peripherals_i/apb_pulpino_i/U19
0.011809488758444786 peripherals_i/apb_pulpino_i/U21
0.011809488758444786 peripherals_i/apb_pulpino_i/U205
0.011046228930354118 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00282
0.011046228930354118 peripherals_i/apb_pulpino_i/U26
0.011046228930354118 peripherals_i/apb_pulpino_i/U34
0.011046228930354118 peripherals_i/apb_pulpino_i/U39
0.010834092274308205 peripherals_i/apb_pulpino_i/U23
0.01300860196352005 peripherals_i/apb_gpio_i/r_gpio_in_reg[5]
0.013179237022995949 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U148
0.013179237022995949 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U164
0.013179237022995949 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U178
0.013179237022995949 peripherals_i/apb_gpio_i/FE_PHC17_gpio_in_5
0.013179237022995949 peripherals_i/apb_gpio_i/U139
0.012617019936442375 peripherals_i/apb_gpio_i/U138
0.012617019936442375 peripherals_i/apb_gpio_i/U140
0.012617019936442375 peripherals_i/apb_gpio_i/U141
0.012617019936442375 peripherals_i/apb_gpio_i/U142
0.012617019936442375 peripherals_i/apb_gpio_i/U143
0.01173684187233448 peripherals_i/apb_gpio_i/CTS_cdb_buf_00353
0.01173684187233448 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[5]
0.011008795350790024 peripherals_i/apb_gpio_i/r_powerevent_reg[5]
0.011008795350790024 peripherals_i/apb_gpio_i/U580
0.010894643142819405 peripherals_i/apb_gpio_i/r_status_reg[5]
0.011482594534754753 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[17]
0.011482594534754753 peripherals_i/apb_gpio_i/r_powerevent_reg[17]
0.012344530783593655 peripherals_i/apb_gpio_i/FE_PHC15_gpio_in_17
0.012344530783593655 peripherals_i/apb_gpio_i/U523
0.012344530783593655 peripherals_i/apb_gpio_i/U527
0.012344530783593655 peripherals_i/apb_gpio_i/U534
0.013014513067901134 peripherals_i/apb_gpio_i/r_powerevent_reg[18]
0.013014513067901134 peripherals_i/apb_gpio_i/r_powerevent_reg[16]
0.013041630387306213 peripherals_i/apb_gpio_i/r_gpio_out_reg[9]
0.012397805228829384 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U172
0.012397805228829384 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[9]
0.01152577344328165 peripherals_i/apb_gpio_i/U32
0.01152577344328165 peripherals_i/apb_gpio_i/U34
0.01152577344328165 peripherals_i/apb_gpio_i/U615
0.01152577344328165 peripherals_i/apb_gpio_i/U617
0.01152577344328165 peripherals_i/apb_gpio_i/U619
0.010892925783991814 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[9]
0.010892925783991814 peripherals_i/apb_gpio_i/U618
0.010941850021481514 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U159
0.010941850021481514 peripherals_i/apb_gpio_i/U364
0.010941850021481514 peripherals_i/apb_gpio_i/U371
0.011641494929790497 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U167
0.011641494929790497 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U175
0.011641494929790497 peripherals_i/apb_gpio_i/U294
0.01253543235361576 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[29]
0.013152122497558594 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U166
0.013152122497558594 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U171
0.013152122497558594 peripherals_i/apb_gpio_i/U449
0.013058068230748177 peripherals_i/apb_gpio_i/r_gpio_in_reg[29]
0.013058068230748177 peripherals_i/apb_gpio_i/U305
0.012339189648628235 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[29]
0.012339189648628235 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[29]
0.011457204818725586 peripherals_i/apb_gpio_i/r_status_reg[19]
0.011457204818725586 peripherals_i/apb_gpio_i/r_status_reg[20]
0.010882201604545116 peripherals_i/apb_gpio_i/U319
0.011029401794075966 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[19]
0.011759068816900253 peripherals_i/apb_gpio_i/FE_PHC27_gpio_in_23
0.011759068816900253 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[19]
0.011759068816900253 peripherals_i/apb_gpio_i/U218
0.012609236873686314 peripherals_i/apb_gpio_i/FE_PHC24_gpio_in_22
0.012609236873686314 peripherals_i/apb_gpio_i/U213
0.012609236873686314 peripherals_i/apb_gpio_i/U214
0.012609236873686314 peripherals_i/apb_gpio_i/U215
0.012609236873686314 peripherals_i/apb_gpio_i/U216
0.012609236873686314 peripherals_i/apb_gpio_i/U217
0.013113965280354023 peripherals_i/apb_gpio_i/FE_PHC23_gpio_in_30
0.013113965280354023 peripherals_i/apb_gpio_i/r_gpio_in_reg[19]
0.012883498333394527 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[19]
0.012112876400351524 peripherals_i/apb_gpio_i/FE_PHC21_gpio_in_19
0.012112876400351524 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[19]
0.013220526278018951 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U82
0.013220526278018951 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U564
0.013220526278018951 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U853
0.012000592425465584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U81
0.012000592425465584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U792
0.012000592425465584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U852
0.011364529840648174 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U848
0.011828115209937096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U120
0.011828115209937096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U622
0.011828115209937096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U623
0.011828115209937096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U676
0.01301434263586998 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U159
0.01301434263586998 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U565
0.014240538701415062 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U160
0.014823755249381065 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U170
0.014823755249381065 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U632
0.014292879030108452 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U666
0.013086112216114998 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U161
0.013086112216114998 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U634
0.01188560202717781 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U111
0.01188560202717781 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U517
0.01188560202717781 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U635
0.01137345191091299 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U115
0.01137345191091299 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U554
0.01137345191091299 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U579
0.01137345191091299 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U617
0.011963052675127983 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U174
0.011963052675127983 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U602
0.013166265562176704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U132
0.013166265562176704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U137
0.013166265562176704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U500
0.014306092634797096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U192
0.014306092634797096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U482
0.014306092634797096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U581
0.014706175774335861 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U557
0.01402316614985466 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U127
0.01402316614985466 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U459
0.01402316614985466 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U484
0.012791786342859268 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U189
0.012791786342859268 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U432
0.012791786342859268 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U433
0.01168978400528431 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC384_data_wdata_ex_3
0.01168978400528431 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U476
0.011392373591661453 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][16]
0.011392373591661453 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][3]
0.011392373591661453 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][2]
0.01216953992843628 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][16]
0.01216953992843628 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][16]
0.01216953992843628 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][2]
0.013444583863019943 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][2]
0.013444583863019943 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U669
0.013444583863019943 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1053
0.013444583863019943 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1295
0.014534641057252884 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][3]
0.014534641057252884 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U942
0.014534641057252884 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1082
0.01476336270570755 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][4]
0.01476336270570755 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][4]
0.01476336270570755 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U939
0.013934960588812828 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1160
0.013934960588812828 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1169
0.013934960588812828 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1229
0.012655423954129219 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U151
0.012655423954129219 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1164
0.012655423954129219 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1238
0.011606816202402115 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][4]
0.011606816202402115 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1155
0.011606816202402115 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1236
0.011457948014140129 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[2]
0.011457948014140129 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1153
0.011457948014140129 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1237
0.012324660085141659 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1167
0.012324660085141659 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1168
0.013581860810518265 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][4]
0.013581860810518265 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1239
0.013581860810518265 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1240
0.013581860810518265 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1243
0.014552596025168896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][3]
0.014552596025168896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][3]
0.014552596025168896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1166
0.014552596025168896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1241
0.014583442360162735 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][16]
0.014583442360162735 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][4]
0.014583442360162735 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1165
0.013644928112626076 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[16]
0.013644928112626076 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[30]
0.012381301261484623 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC652_wdata_a_q_30
0.012381301261484623 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][30]
0.012381301261484623 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U391
0.012381301261484623 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1036
0.011470312252640724 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][18]
0.011470312252640724 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][30]
0.011470312252640724 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][18]
0.01155137363821268 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[18]
0.01155137363821268 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1147
0.01155137363821268 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1336
0.01155137363821268 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1340
0.012567972764372826 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[20]
0.012567972764372826 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U893
0.012567972764372826 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1383
0.013857507146894932 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][20]
0.013857507146894932 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1379
0.014737114310264587 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[27]
0.014737114310264587 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U515
0.014737114310264587 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U519
0.014582257717847824 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][27]
0.014582257717847824 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][27]
0.014582257717847824 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][27]
0.013529913499951363 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U631
0.013529913499951363 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1315
0.013529913499951363 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1319
0.0122511126101017 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][17]
0.0122511126101017 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][17]
0.011427920311689377 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[19]
0.011658687144517899 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][22]
0.011658687144517899 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][19]
0.011658687144517899 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][22]
0.012728800065815449 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][22]
0.012728800065815449 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][22]
0.012728800065815449 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[21]
0.013966405764222145 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][22]
0.013966405764222145 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[13]
0.014694549143314362 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][22]
0.014694549143314362 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[22]
0.014351879246532917 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][13]
0.014351879246532917 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][22]
0.013231411576271057 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][22]
0.013231411576271057 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][22]
0.013231411576271057 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][22]
0.013231411576271057 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U59
0.012009089812636375 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][22]
0.012009089812636375 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][19]
0.012009089812636375 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1360
0.01136266440153122 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][19]
0.01136266440153122 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][19]
0.01136266440153122 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1072
0.01136266440153122 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1625
0.011814107187092304 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][21]
0.011814107187092304 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1400
0.012996036559343338 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][13]
0.012996036559343338 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][21]
0.012996036559343338 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U789
0.014225958846509457 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][13]
0.014225958846509457 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U799
0.014225958846509457 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1420
0.014821009710431099 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][22]
0.014302566647529602 FE_OFC84_n1
0.014302566647529602 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U287
0.014302566647529602 peripherals_i/apb_pulpino_i/clk_gate_q_reg[19]
0.014302566647529602 peripherals_i/apb_pulpino_i/U87
0.013100290670990944 peripherals_i/apb_pulpino_i/U42
0.013100290670990944 peripherals_i/apb_pulpino_i/U88
0.01189623773097992 peripherals_i/apb_pulpino_i/clk_gate_q_reg[17]
0.01189623773097992 peripherals_i/apb_pulpino_i/U91
0.01189623773097992 peripherals_i/apb_pulpino_i/U170
0.011372450739145279 peripherals_i/apb_pulpino_i/U67
0.011372450739145279 peripherals_i/apb_pulpino_i/U68
0.011372450739145279 peripherals_i/apb_pulpino_i/U154
0.011372450739145279 peripherals_i/apb_pulpino_i/U224
0.011951059103012085 peripherals_i/apb_pulpino_i/U106
0.011951059103012085 peripherals_i/apb_pulpino_i/U232
0.01315111480653286 peripherals_i/apb_pulpino_i/U62
0.01315111480653286 peripherals_i/apb_pulpino_i/U83
0.01429566740989685 peripherals_i/apb_pulpino_i/clk_gate_q_reg[20]
0.01429566740989685 peripherals_i/apb_pulpino_i/U85
0.01429566740989685 peripherals_i/apb_pulpino_i/U86
0.014708250761032104 peripherals_i/apb_pulpino_i/clk_gate_q_reg[24]
0.014708250761032104 peripherals_i/apb_pulpino_i/U70
0.014035719446837902 peripherals_i/apb_pulpino_i/clk_gate_q_reg[29]
0.014035719446837902 peripherals_i/apb_pulpino_i/U57
0.012806842103600502 peripherals_i/apb_pulpino_i/U20
0.012806842103600502 peripherals_i/apb_pulpino_i/U33
0.012806842103600502 peripherals_i/apb_pulpino_i/U198
0.011699370108544827 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00283
0.011699370108544827 peripherals_i/apb_pulpino_i/clk_gate_q_reg[2]
0.011699370108544827 peripherals_i/apb_pulpino_i/U279
0.011388899758458138 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U277
0.011388899758458138 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U480
0.011388899758458138 peripherals_i/apb_pulpino_i/U7
0.011388899758458138 peripherals_i/apb_pulpino_i/U9
0.011388899758458138 peripherals_i/apb_pulpino_i/U72
0.012156148441135883 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U281
0.012156148441135883 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U301
0.0145255196839571 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[5]
0.0145255196839571 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[5]
0.014767702668905258 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U475
0.014767702668905258 peripherals_i/apb_gpio_i/U330
0.014767702668905258 peripherals_i/apb_gpio_i/U331
0.013948669657111168 peripherals_i/genblk1[2].core_clock_gate/U3
0.013948669657111168 peripherals_i/apb_gpio_i/U333
0.013948669657111168 peripherals_i/apb_gpio_i/U334
0.013948669657111168 peripherals_i/apb_gpio_i/U363
0.013948669657111168 peripherals_i/apb_gpio_i/U372
0.012670474126935005 peripherals_i/apb_gpio_i/FE_PHC16_gpio_in_16
0.012670474126935005 peripherals_i/apb_gpio_i/U367
0.01145277637988329 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[17]
0.01145277637988329 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[17]
0.01145277637988329 peripherals_i/apb_gpio_i/U238
0.012310866266489029 peripherals_i/apb_gpio_i/U536
0.013567407615482807 peripherals_i/apb_gpio_i/U525
0.013567407615482807 peripherals_i/apb_gpio_i/U537
0.013567407615482807 peripherals_i/apb_gpio_i/U538
0.014589844271540642 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U157
0.014589844271540642 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U163
0.014589844271540642 peripherals_i/apb_gpio_i/U296
0.013659188523888588 peripherals_i/apb_gpio_i/U31
0.013659188523888588 peripherals_i/apb_gpio_i/U62
0.012395447120070457 peripherals_i/apb_gpio_i/U33
0.012395447120070457 peripherals_i/apb_gpio_i/U35
0.012395447120070457 peripherals_i/apb_gpio_i/U36
0.012395447120070457 peripherals_i/apb_gpio_i/U317
0.011476367712020874 peripherals_i/apb_gpio_i/r_status_reg[9]
0.011476367712020874 peripherals_i/apb_gpio_i/r_gpio_out_reg[8]
0.011543762870132923 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[9]
0.012553086504340172 peripherals_i/apb_gpio_i/U295
0.01384337991476059 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U156
0.01384337991476059 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[29]
0.01473177969455719 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U162
0.01473177969455719 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U168
0.01473177969455719 peripherals_i/apb_gpio_i/r_status_reg[29]
0.014590568840503693 peripherals_i/apb_gpio_i/r_gpio_dir_reg[14]
0.014590568840503693 peripherals_i/apb_gpio_i/U299
0.01354494784027338 peripherals_i/apb_gpio_i/r_gpio_out_reg[31]
0.01354494784027338 peripherals_i/apb_gpio_i/r_gpio_out_reg[30]
0.01226484589278698 peripherals_i/apb_gpio_i/r_gpio_out_reg[22]
0.011432328261435032 peripherals_i/apb_gpio_i/r_gpio_dir_reg[31]
0.011432328261435032 peripherals_i/apb_gpio_i/U228
0.011432328261435032 peripherals_i/apb_gpio_i/U307
0.011649795807898045 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[23]
0.012713909149169922 peripherals_i/apb_gpio_i/r_gpio_dir_reg[30]
0.013953479006886482 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[22]
0.013953479006886482 peripherals_i/apb_gpio_i/r_gpio_dir_reg[22]
0.014691552147269249 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[30]
0.013246513903141022 peripherals_i/apb_gpio_i/FE_PHC22_gpio_in_31
0.015582185238599777 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U357
0.015582185238599777 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U358
0.015582185238599777 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U359
0.01416606456041336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC364_n415
0.01416606456041336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U94
0.01416606456041336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U349
0.01416606456041336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U350
0.01416606456041336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U562
0.0126301608979702 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U692
0.0126301608979702 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U834
0.0126301608979702 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U835
0.011827588081359863 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U691
0.011827588081359863 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U785
0.011827588081359863 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U851
0.012407531961798668 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U613
0.012407531961798668 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U675
0.013896150514483452 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U589
0.013896150514483452 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U614
0.015435104258358479 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U695
0.016165710985660553 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U681
0.016165710985660553 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U682
0.015495739877223969 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U694
0.013976722955703735 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U667
0.012467036955058575 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U106
0.012467036955058575 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U615
0.012467036955058575 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U630
0.012467036955058575 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U631
0.01182500645518303 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U150
0.01182500645518303 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U165
0.01182500645518303 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U166
0.012570662423968315 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U619
0.014089079573750496 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC304_n48
0.014089079573750496 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U191
0.014089079573750496 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U196
0.014089079573750496 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U453
0.014089079573750496 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U502
0.015527570620179176 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U195
0.015527570620179176 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U556
0.016034254804253578 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U133
0.016034254804253578 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U321
0.016034254804253578 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U454
0.015176508575677872 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U274
0.015176508575677872 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U407
0.015176508575677872 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U455
0.015176508575677872 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U460
0.013627182692289352 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U400
0.013627182692289352 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U408
0.013627182692289352 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U409
0.012239200994372368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U187
0.012239200994372368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U434
0.011862298473715782 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][4]
0.012836478650569916 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][3]
0.012836478650569916 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][3]
0.012836478650569916 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1244
0.014436710625886917 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U983
0.014436710625886917 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1248
0.015804430469870567 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U940
0.015804430469870567 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1159
0.015804430469870567 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1246
0.016089260578155518 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][28]
0.016089260578155518 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][28]
0.016089260578155518 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][4]
0.016089260578155518 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1156
0.015045293606817722 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][28]
0.015045293606817722 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U482
0.015045293606817722 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U536
0.013435110449790955 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][28]
0.013435110449790955 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U484
0.013435110449790955 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U537
0.013435110449790955 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U540
0.012116988189518452 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][28]
0.012116988189518452 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][28]
0.012116988189518452 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U475
0.012116988189518452 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U538
0.01193251833319664 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][28]
0.01193251833319664 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U162
0.01193251833319664 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U539
0.01193251833319664 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1151
0.013027140870690346 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][28]
0.013027140870690346 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][4]
0.013027140870690346 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U164
0.013027140870690346 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1242
0.014613509178161621 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][4]
0.014613509178161621 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1154
0.0158389899879694 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][28]
0.0158389899879694 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][4]
0.0158389899879694 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][4]
0.0158389899879694 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U487
0.01588057167828083 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][28]
0.01588057167828083 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][4]
0.01588057167828083 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][4]
0.01588057167828083 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][30]
0.014700792729854584 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][30]
0.014700792729854584 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][30]
0.014700792729854584 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U393
0.013110397383570671 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][30]
0.013110397383570671 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U12
0.013110397383570671 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U168
0.013110397383570671 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1034
0.01196231134235859 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC785_multdiv_operand_a_ex_20
0.012061234563589096 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1145
0.012061234563589096 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1146
0.012061234563589096 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1149
0.012061234563589096 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1337
0.013336475007236004 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][18]
0.013336475007236004 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][18]
0.013336475007236004 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U895
0.013336475007236004 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1338
0.014954948797821999 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U891
0.014954948797821999 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1380
0.014954948797821999 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1381
0.016058089211583138 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][20]
0.016058089211583138 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U160
0.016058089211583138 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1017
0.015860695391893387 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][27]
0.015860695391893387 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U516
0.015860695391893387 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U517
0.01453541312366724 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][27]
0.01453541312366724 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U627
0.01453541312366724 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1317
0.012926640920341015 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][24]
0.012926640920341015 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][17]
0.012926640920341015 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][17]
0.011892655864357948 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][22]
0.011892655864357948 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][22]
0.011892655864357948 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][22]
0.011892655864357948 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1424
0.012186344712972641 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1170
0.012186344712972641 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1174
0.012186344712972641 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1427
0.013537127524614334 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1171
0.013537127524614334 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1425
0.013537127524614334 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1428
0.01509878784418106 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][22]
0.01509878784418106 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][22]
0.01509878784418106 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1426
0.016018694266676903 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][22]
0.016018694266676903 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][22]
0.016018694266676903 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U154
0.015589750371873379 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1178
0.015589750371873379 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1417
0.014180504716932774 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1418
0.014180504716932774 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1433
0.012641604989767075 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][22]
0.012641604989767075 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1184
0.012641604989767075 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1431
0.011825979687273502 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1180
0.011825979687273502 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1432
0.01239059679210186 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][22]
0.01239059679210186 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][22]
0.01239059679210186 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1419
0.013873731717467308 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1187
0.013873731717467308 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1423
0.015417276881635189 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1001
0.015417276881635189 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1186
0.015417276881635189 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1189
0.01616266742348671 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][22]
0.01616266742348671 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][22]
0.01616266742348671 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][24]
0.015508231706917286 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U299
0.015508231706917286 peripherals_i/apb_pulpino_i/U93
0.013994768261909485 peripherals_i/apb_pulpino_i/U89
0.013994768261909485 peripherals_i/apb_pulpino_i/U94
0.013994768261909485 peripherals_i/apb_pulpino_i/U95
0.012480541132390499 peripherals_i/apb_pulpino_i/U269
0.011823799461126328 FE_OFC16_n1
0.011823799461126328 peripherals_i/apb_pulpino_i/U240
0.011823799461126328 peripherals_i/apb_pulpino_i/U415
0.012555575929582119 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00255
0.012555575929582119 peripherals_i/apb_pulpino_i/U162
0.012555575929582119 peripherals_i/apb_pulpino_i/U332
0.012555575929582119 peripherals_i/apb_pulpino_i/U414
0.012555575929582119 peripherals_i/apb_pulpino_i/U420
0.014069996774196625 peripherals_i/apb_pulpino_i/clk_gate_q_reg[28]
0.014069996774196625 peripherals_i/apb_pulpino_i/U61
0.015514429658651352 peripherals_i/apb_pulpino_i/U216
0.016036855056881905 peripherals_i/apb_pulpino_i/U58
0.016036855056881905 peripherals_i/apb_pulpino_i/U59
0.016036855056881905 peripherals_i/apb_pulpino_i/U180
0.016036855056881905 peripherals_i/apb_pulpino_i/U419
0.015192307531833649 peripherals_i/apb_pulpino_i/status_q_reg[1]
0.015192307531833649 peripherals_i/apb_pulpino_i/U418
0.013646147213876247 peripherals_i/apb_pulpino_i/U11
0.013646147213876247 peripherals_i/apb_pulpino_i/U22
0.013646147213876247 peripherals_i/apb_pulpino_i/U142
0.012251297943294048 peripherals_i/apb_pulpino_i/U4
0.012251297943294048 peripherals_i/apb_pulpino_i/U136
0.012251297943294048 peripherals_i/apb_pulpino_i/U251
0.011857975274324417 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U482
0.011857975274324417 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U483
0.011857975274324417 peripherals_i/apb_pulpino_i/U43
0.011857975274324417 peripherals_i/apb_pulpino_i/U73
0.011857975274324417 peripherals_i/apb_pulpino_i/U74
0.012819679453969002 peripherals_i/genblk1[2].core_clock_gate/U2
0.012819679453969002 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U288
0.012819679453969002 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U293
0.012819679453969002 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U295
0.0160947497934103 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U170
0.0160947497934103 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U173
0.0160947497934103 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U474
0.015062551945447922 peripherals_i/genblk1[2].core_clock_gate/clk_en_reg
0.015062551945447922 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U177
0.015062551945447922 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U472
0.015062551945447922 peripherals_i/apb_gpio_i/U335
0.015062551945447922 peripherals_i/apb_gpio_i/U369
0.013454040512442589 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[16]
0.01212749257683754 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[17]
0.011925970204174519 peripherals_i/apb_gpio_i/U239
0.011925970204174519 peripherals_i/apb_gpio_i/U241
0.011925970204174519 peripherals_i/apb_gpio_i/U242
0.013009732589125633 peripherals_i/apb_gpio_i/r_gpio_inten_reg[17]
0.013009732589125633 peripherals_i/apb_gpio_i/U243
0.0145952720195055 peripherals_i/apb_gpio_i/r_gpio_inten_reg[16]
0.01582995429635048 peripherals_i/apb_gpio_i/r_gpio_inten_reg[7]
0.01582995429635048 peripherals_i/apb_gpio_i/r_gpio_dir_reg[7]
0.015888605266809464 peripherals_i/apb_gpio_i/r_gpio_out_reg[7]
0.015888605266809464 peripherals_i/apb_gpio_i/r_gpio_dir_reg[6]
0.014718731865286827 peripherals_i/apb_gpio_i/r_gpio_inten_reg[6]
0.014718731865286827 peripherals_i/apb_gpio_i/r_gpio_out_reg[6]
0.013128209859132767 peripherals_i/apb_gpio_i/r_gpio_inten_reg[9]
0.012051701545715332 peripherals_i/apb_gpio_i/r_gpio_out_reg[15]
0.013317793607711792 peripherals_i/apb_gpio_i/r_gpio_out_reg[23]
0.013317793607711792 peripherals_i/apb_gpio_i/r_gpio_dir_reg[15]
0.014937220141291618 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U174
0.014937220141291618 peripherals_i/apb_gpio_i/FE_OFC86_n1
0.014937220141291618 peripherals_i/apb_gpio_i/r_gpio_dir_reg[23]
0.016051415354013443 peripherals_i/apb_gpio_i/r_gpio_inten_reg[14]
0.01587117463350296 peripherals_i/apb_gpio_i/r_gpio_out_reg[14]
0.01294390857219696 peripherals_i/apb_gpio_i/r_gpio_inten_reg[22]
0.01189817301928997 peripherals_i/apb_gpio_i/U546
0.012175111100077629 peripherals_i/apb_gpio_i/r_status_reg[22]
0.012175111100077629 peripherals_i/apb_gpio_i/U545
0.013518339022994041 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[22]
0.015082474797964096 peripherals_i/apb_gpio_i/U271
0.015082474797964096 peripherals_i/apb_gpio_i/U276
0.016014887019991875 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[22]
0.016014887019991875 peripherals_i/apb_gpio_i/U275
0.014199510216712952 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[31]
0.015672042965888977 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC776_n369
0.015672042965888977 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U561
0.014221428893506527 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U344
0.012647384777665138 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U95
0.012647384777665138 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U151
0.012647384777665138 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U693
0.012647384777665138 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U786
0.011823952198028564 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U706
0.012416290119290352 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U662
0.012416290119290352 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U663
0.012416290119290352 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U873
0.013939263299107552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U158
0.015513898804783821 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U157
0.015513898804783821 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U668
0.016260869801044464 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC637_n730
0.015573760494589806 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U664
0.014017602428793907 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U148
0.014017602428793907 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U576
0.012471705675125122 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC303_n48
0.012471705675125122 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U147
0.011815323494374752 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U618
0.012581085786223412 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U604
0.01413871068507433 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U109
0.01413871068507433 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U156
0.01413871068507433 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U526
0.015614302828907967 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U190
0.01613478735089302 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U276
0.01613478735089302 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U322
0.01613478735089302 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U543
0.015256707556545734 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U275
0.015256707556545734 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U323
0.013669385574758053 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U401
0.013669385574758053 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U456
0.012246659025549889 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U527
0.011859103105962276 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][4]
0.011859103105962276 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U214
0.012855187058448792 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][4]
0.012855187058448792 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][4]
0.012855187058448792 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U146
0.012855187058448792 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U478
0.014492484740912914 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U163
0.014492484740912914 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1157
0.014492484740912914 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1245
0.015891795977950096 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][4]
0.015891795977950096 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][4]
0.015891795977950096 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U476
0.01618230529129505 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][28]
0.01618230529129505 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U483
0.015112298540771008 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U101
0.015112298540771008 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U480
0.015112298540771008 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U481
0.015112298540771008 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U531
0.013462972827255726 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][28]
0.013462972827255726 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][28]
0.013462972827255726 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U533
0.012113532051444054 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][28]
0.012113532051444054 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U534
0.012113532051444054 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U535
0.011926082894206047 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][28]
0.011926082894206047 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][28]
0.011926082894206047 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U473
0.013049440458416939 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U472
0.013049440458416939 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U486
0.013049440458416939 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U544
0.014676657505333424 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][28]
0.014676657505333424 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U474
0.014676657505333424 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U541
0.014676657505333424 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U545
0.015933889895677567 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC921_n392
0.015933889895677567 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][28]
0.015933889895677567 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U542
0.015933889895677567 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U543
0.015977652743458748 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][28]
0.015977652743458748 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][28]
0.015977652743458748 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U485
0.014769406989216805 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][7]
0.014769406989216805 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][7]
0.014769406989216805 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][7]
0.013139773160219193 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U256
0.013139773160219193 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U392
0.013139773160219193 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1273
0.013139773160219193 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1510
0.011962592601776123 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][30]
0.011962592601776123 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][7]
0.011962592601776123 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1035
0.011962592601776123 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1274
0.012062311172485352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][7]
0.012062311172485352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][30]
0.012062311172485352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[7]
0.013366729021072388 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][18]
0.013366729021072388 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][18]
0.015022743493318558 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][20]
0.015022743493318558 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][20]
0.015022743493318558 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][20]
0.015022743493318558 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U892
0.016151152551174164 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][27]
0.016151152551174164 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][7]
0.016151152551174164 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1018
0.015947896987199783 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][17]
0.015947896987199783 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][27]
0.014589947648346424 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][7]
0.014589947648346424 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][7]
0.014589947648346424 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U628
0.014589947648346424 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1316
0.01294229831546545 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][25]
0.01294229831546545 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][17]
0.011884153820574284 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][24]
0.011884153820574284 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U585
0.011884153820574284 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U987
0.011884153820574284 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1172
0.012186733074486256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][22]
0.012186733074486256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][25]
0.012186733074486256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U336
0.012186733074486256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1173
0.013572582975029945 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][25]
0.013572582975029945 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][25]
0.013572582975029945 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][25]
0.013572582975029945 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1415
0.015174439176917076 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][25]
0.015174439176917076 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U584
0.015174439176917076 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1175
0.016118455678224564 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][25]
0.016118455678224564 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1176
0.016118455678224564 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1179
0.01567993126809597 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][25]
0.01567993126809597 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][25]
0.01567993126809597 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1177
0.01567993126809597 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1429
0.014236358925700188 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][25]
0.014236358925700188 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][22]
0.014236358925700188 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1414
0.012659253552556038 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][25]
0.012659253552556038 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1183
0.012659253552556038 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1416
0.011822453700006008 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][25]
0.011822453700006008 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][22]
0.011822453700006008 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1181
0.011822453700006008 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1220
0.012399092316627502 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][22]
0.012399092316627502 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][24]
0.013916438445448875 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][22]
0.013916438445448875 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][22]
0.013916438445448875 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U325
0.01549576222896576 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U327
0.01549576222896576 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U329
0.016257859766483307 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][24]
0.016257859766483307 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1421
0.015586646273732185 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][22]
0.015586646273732185 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1185
0.015586646273732185 peripherals_i/apb_pulpino_i/pad_mux_q_reg[17]
0.014036158099770546 peripherals_i/apb_pulpino_i/U416
0.014036158099770546 peripherals_i/apb_pulpino_i/U417
0.014036158099770546 peripherals_i/apb_pulpino_i/U432
0.014036158099770546 peripherals_i/apb_pulpino_i/U433
0.01248558983206749 peripherals_i/apb_pulpino_i/pad_mux_q_reg[25]
0.01248558983206749 peripherals_i/apb_pulpino_i/pad_mux_q_reg[19]
0.011814117431640625 peripherals_i/apb_pulpino_i/pad_mux_q_reg[26]
0.011814117431640625 peripherals_i/apb_pulpino_i/U428
0.012565644457936287 peripherals_i/apb_pulpino_i/pad_mux_q_reg[13]
0.012565644457936287 peripherals_i/apb_pulpino_i/U440
0.014119165018200874 peripherals_i/apb_pulpino_i/pad_mux_q_reg[21]
0.014119165018200874 peripherals_i/apb_pulpino_i/U421
0.014119165018200874 peripherals_i/apb_pulpino_i/U425
0.015600836835801601 peripherals_i/apb_pulpino_i/pad_mux_q_reg[29]
0.015600836835801601 peripherals_i/apb_pulpino_i/pad_mux_q_reg[28]
0.016137447208166122 peripherals_i/apb_pulpino_i/FE_OFC253_n342
0.016137447208166122 peripherals_i/apb_pulpino_i/U466
0.0152728958055377 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00286
0.0152728958055377 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00287
0.0152728958055377 peripherals_i/apb_pulpino_i/U17
0.0152728958055377 peripherals_i/apb_pulpino_i/U111
0.013688821345567703 peripherals_i/apb_pulpino_i/U18
0.013688821345567703 peripherals_i/apb_pulpino_i/U63
0.012259066104888916 peripherals_i/apb_pulpino_i/clk_gate_clk_gate_q_reg/latch
0.012259066104888916 peripherals_i/apb_pulpino_i/U10
0.011854695156216621 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U481
0.011854695156216621 peripherals_i/apb_pulpino_i/U6
0.011854695156216621 peripherals_i/apb_pulpino_i/U137
0.011854695156216621 peripherals_i/apb_pulpino_i/U461
0.012838002294301987 peripherals_i/apb_pulpino_i/U108
0.012838002294301987 peripherals_i/apb_pulpino_i/U131
0.012838002294301987 peripherals_i/apb_pulpino_i/U460
0.014472872018814087 peripherals_i/apb_pulpino_i/pad_mux_q_reg[2]
0.015129981562495232 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U473
0.013482359237968922 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[16]
0.012124277651309967 peripherals_i/apb_gpio_i/r_gpio_in_reg[16]
0.012124277651309967 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[16]
0.011919353157281876 peripherals_i/apb_gpio_i/r_gpio_in_reg[17]
0.013031582348048687 peripherals_i/apb_gpio_i/U240
0.013031582348048687 peripherals_i/apb_gpio_i/U315
0.013031582348048687 peripherals_i/apb_gpio_i/U526
0.014657950028777122 peripherals_i/apb_gpio_i/U329
0.014657950028777122 peripherals_i/apb_gpio_i/U573
0.015924617648124695 peripherals_i/apb_gpio_i/r_status_reg[17]
0.015924617648124695 peripherals_i/apb_gpio_i/U322
0.015985872596502304 peripherals_i/apb_gpio_i/interrupt_reg
0.014787784777581692 peripherals_i/apb_gpio_i/U589
0.013158028945326805 peripherals_i/apb_gpio_i/r_gpio_inten_reg[8]
0.013158028945326805 peripherals_i/apb_gpio_i/U316
0.01197044551372528 peripherals_i/apb_gpio_i/U604
0.01197044551372528 peripherals_i/apb_gpio_i/U608
0.012052567675709724 peripherals_i/apb_gpio_i/r_gpio_inten_reg[15]
0.012052567675709724 peripherals_i/apb_gpio_i/U660
0.01334761455655098 peripherals_i/apb_gpio_i/U261
0.015004605054855347 peripherals_i/apb_gpio_i/r_gpio_inten_reg[23]
0.01614433154463768 peripherals_i/apb_gpio_i/U415
0.015958638861775398 peripherals_i/apb_gpio_i/r_gpio_inten_reg[31]
0.015958638861775398 peripherals_i/apb_gpio_i/U665
0.014609331265091896 peripherals_i/apb_gpio_i/r_gpio_inten_reg[30]
0.012959979474544525 peripherals_i/apb_gpio_i/U303
0.012959979474544525 peripherals_i/apb_gpio_i/U376
0.012959979474544525 peripherals_i/apb_gpio_i/U431
0.011889788322150707 peripherals_i/apb_gpio_i/U323
0.011889788322150707 peripherals_i/apb_gpio_i/U380
0.011889788322150707 peripherals_i/apb_gpio_i/U549
0.012175202369689941 peripherals_i/apb_gpio_i/U375
0.012175202369689941 peripherals_i/apb_gpio_i/U547
0.012175202369689941 peripherals_i/apb_gpio_i/U548
0.013553310185670853 peripherals_i/apb_gpio_i/r_powerevent_reg[22]
0.015157703310251236 peripherals_i/apb_gpio_i/U207
0.015157703310251236 peripherals_i/apb_gpio_i/U210
0.015157703310251236 peripherals_i/apb_gpio_i/U273
0.015157703310251236 peripherals_i/apb_gpio_i/U274
0.01611454039812088 peripherals_i/apb_gpio_i/U272
0.015692632645368576 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[30]
0.014465808868408203 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U354
0.013267751783132553 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U42
0.013267751783132553 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U225
0.013267751783132553 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U610
0.011967502534389496 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U340
0.011967502534389496 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U352
0.011967502534389496 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U707
0.011967502534389496 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U770
0.011967502534389496 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U816
0.011286837980151176 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U860
0.011286837980151176 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U875
0.011775067076086998 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U661
0.011775067076086998 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U690
0.013031739741563797 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U872
0.013031739741563797 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U880
0.014331224374473095 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U162
0.014947600662708282 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U708
0.014947600662708282 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U879
0.014380248263478279 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U203
0.014380248263478279 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U696
0.013095665723085403 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U33
0.013095665723085403 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U616
0.011819807812571526 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U202
0.011278580874204636 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U32
0.011911679990589619 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U201
0.011911679990589619 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U603
0.013198564760386944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U200
0.014417539350688457 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U217
0.014417539350688457 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U583
0.014847585931420326 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U544
0.014847585931420326 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U558
0.014122468419373035 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U215
0.014122468419373035 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U216
0.012811420485377312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U528
0.011636048555374146 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U494
0.011315268464386463 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][28]
0.011315268464386463 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][28]
0.012136904522776604 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][28]
0.012136904522776604 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][28]
0.012136904522776604 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U546
0.01348806545138359 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U477
0.01348806545138359 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U547
0.01348806545138359 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U550
0.014642924070358276 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][28]
0.014642924070358276 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][28]
0.014642924070358276 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U548
0.014882581308484077 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][6]
0.014882581308484077 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][28]
0.014882581308484077 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][28]
0.014882581308484077 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U30
0.013999246060848236 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][28]
0.013999246060848236 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][6]
0.013999246060848236 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1260
0.012637870386242867 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][6]
0.012637870386242867 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U551
0.011524317786097527 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][6]
0.011524317786097527 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U532
0.011524317786097527 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1263
0.011370338499546051 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OCPC948_wdata_a_q_4
0.011370338499546051 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][6]
0.011370338499546051 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][6]
0.012298700399696827 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][6]
0.012298700399696827 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][28]
0.012298700399696827 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1267
0.013642994686961174 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][6]
0.013642994686961174 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][28]
0.013642994686961174 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1266
0.013642994686961174 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1483
0.014681573025882244 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC16_n436
0.014681573025882244 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1264
0.014681573025882244 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1265
0.014681573025882244 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1485
0.014717857353389263 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][6]
0.014717857353389263 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1275
0.013720003888010979 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][7]
0.013720003888010979 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][7]
0.013720003888010979 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1508
0.012373930774629116 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CTS_ccl_a_buf_00111
0.012373930774629116 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1277
0.01140124723315239 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][7]
0.01140124723315239 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][7]
0.01140124723315239 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1509
0.011482778936624527 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][7]
0.012559017166495323 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][7]
0.012559017166495323 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][7]
0.012559017166495323 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][7]
0.012559017166495323 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1503
0.013925687409937382 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC341_multdiv_operand_a_ex_27
0.013925687409937382 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1505
0.013925687409937382 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1507
0.014856960624456406 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][7]
0.014856960624456406 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1504
0.014856960624456406 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1506
0.014689046889543533 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][7]
0.014689046889543533 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][7]
0.014689046889543533 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1281
0.014689046889543533 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1497
0.01356806792318821 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][7]
0.01356806792318821 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1493
0.01356806792318821 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1495
0.012208156287670135 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][25]
0.012208156287670135 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][25]
0.011335175484418869 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][24]
0.011335175484418869 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U331
0.011335175484418869 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U582
0.011335175484418869 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1209
0.011585826054215431 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][25]
0.011585826054215431 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1212
0.011585826054215431 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1213
0.012730906717479229 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U573
0.012730906717479229 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U583
0.012730906717479229 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U586
0.012730906717479229 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1210
0.014054200612008572 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][25]
0.014054200612008572 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U157
0.014054200612008572 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1214
0.014054200612008572 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1215
0.014834060333669186 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][25]
0.014834060333669186 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1216
0.014834060333669186 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1218
0.014471996575593948 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U574
0.014471996575593948 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U576
0.014471996575593948 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U587
0.014471996575593948 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1217
0.013279734179377556 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][25]
0.013279734179377556 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U572
0.013279734179377556 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U589
0.011976957321166992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][25]
0.011976957321166992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U575
0.011976957321166992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1222
0.01128527894616127 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U590
0.01128527894616127 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1219
0.01128527894616127 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1223
0.011760584078729153 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][25]
0.011760584078729153 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][25]
0.013012661598622799 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][24]
0.013012661598622799 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1002
0.014316074550151825 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][24]
0.014316074550151825 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U109
0.014316074550151825 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1004
0.014944994822144508 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][24]
0.014944994822144508 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][24]
0.014944994822144508 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U326
0.01439081784337759 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][25]
0.01439081784337759 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U298
0.01439081784337759 peripherals_i/apb_pulpino_i/pad_mux_q_reg[18]
0.013110959902405739 peripherals_i/apb_pulpino_i/U430
0.013110959902405739 peripherals_i/apb_pulpino_i/U431
0.013110959902405739 peripherals_i/apb_pulpino_i/U472
0.01183127798140049 peripherals_i/apb_pulpino_i/U225
0.01183127798140049 peripherals_i/apb_pulpino_i/U270
0.011277610436081886 peripherals_i/apb_pulpino_i/U155
0.011277610436081886 peripherals_i/apb_pulpino_i/U241
0.011277610436081886 peripherals_i/apb_pulpino_i/U333
0.011277610436081886 peripherals_i/apb_pulpino_i/U429
0.011898960918188095 peripherals_i/apb_pulpino_i/U163
0.011898960918188095 peripherals_i/apb_pulpino_i/U439
0.013182451948523521 peripherals_i/apb_pulpino_i/U233
0.013182451948523521 peripherals_i/apb_pulpino_i/U424
0.014406438916921616 peripherals_i/apb_pulpino_i/U217
0.014406438916921616 peripherals_i/apb_pulpino_i/U426
0.014406438916921616 peripherals_i/apb_pulpino_i/U427
0.01484979223459959 peripherals_i/apb_pulpino_i/pad_mux_q_reg[20]
0.01484979223459959 peripherals_i/apb_pulpino_i/U181
0.01484979223459959 peripherals_i/apb_pulpino_i/U465
0.01413583941757679 peripherals_i/apb_pulpino_i/pad_mux_q_reg[24]
0.01413583941757679 peripherals_i/apb_pulpino_i/U139
0.01282747182995081 peripherals_i/apb_pulpino_i/U12
0.01282747182995081 peripherals_i/apb_pulpino_i/U141
0.01282747182995081 peripherals_i/apb_pulpino_i/U144
0.01282747182995081 peripherals_i/apb_pulpino_i/U489
0.01164629589766264 peripherals_i/apb_pulpino_i/clk_gate_pad_mux_q_reg/latch
0.01164629589766264 peripherals_i/apb_pulpino_i/U243
0.01164629589766264 peripherals_i/apb_pulpino_i/U280
0.011311633512377739 peripherals_i/apb_pulpino_i/U393
0.01212272047996521 peripherals_i/apb_pulpino_i/pad_mux_q_reg[3]
0.01212272047996521 peripherals_i/apb_pulpino_i/U459
0.011533182114362717 peripherals_i/apb_gpio_i/U234
0.011364771053195 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[16]
0.011364771053195 peripherals_i/apb_gpio_i/U233
0.012283945456147194 peripherals_i/apb_gpio_i/r_status_reg[7]
0.012283945456147194 peripherals_i/apb_gpio_i/U572
0.013627540320158005 peripherals_i/apb_gpio_i/r_status_reg[16]
0.013627540320158005 peripherals_i/apb_gpio_i/U576
0.014673911035060883 peripherals_i/apb_gpio_i/r_powerevent_reg[7]
0.014724643900990486 peripherals_i/apb_gpio_i/U588
0.014724643900990486 peripherals_i/apb_gpio_i/U592
0.013735182583332062 peripherals_i/apb_gpio_i/r_powerevent_reg[6]
0.013735182583332062 peripherals_i/apb_gpio_i/U314
0.012389011681079865 peripherals_i/apb_gpio_i/r_status_reg[6]
0.012389011681079865 peripherals_i/apb_gpio_i/r_status_reg[8]
0.011407740414142609 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U161
0.011407740414142609 peripherals_i/apb_gpio_i/U606
0.011474743485450745 peripherals_i/apb_gpio_i/r_powerevent_reg[15]
0.011474743485450745 peripherals_i/apb_gpio_i/r_powerevent_reg[8]
0.012543244287371635 peripherals_i/apb_gpio_i/U300
0.012543244287371635 peripherals_i/apb_gpio_i/U659
0.012543244287371635 peripherals_i/apb_gpio_i/U661
0.013910716399550438 peripherals_i/apb_gpio_i/r_powerevent_reg[23]
0.01485133171081543 peripherals_i/apb_gpio_i/r_status_reg[23]
0.01485133171081543 peripherals_i/apb_gpio_i/U298
0.01485133171081543 peripherals_i/apb_gpio_i/U414
0.01485133171081543 peripherals_i/apb_gpio_i/U416
0.014697914943099022 peripherals_i/apb_gpio_i/r_powerevent_reg[14]
0.014697914943099022 peripherals_i/apb_gpio_i/U666
0.013584068045020103 peripherals_i/apb_gpio_i/r_status_reg[14]
0.013584068045020103 peripherals_i/apb_gpio_i/U327
0.01222274824976921 peripherals_i/apb_gpio_i/r_status_reg[31]
0.011339819058775902 peripherals_i/apb_gpio_i/r_status_reg[30]
0.011339819058775902 peripherals_i/apb_gpio_i/U379
0.011339819058775902 peripherals_i/apb_gpio_i/U430
0.011576294898986816 peripherals_i/apb_gpio_i/r_powerevent_reg[31]
0.011576294898986816 peripherals_i/apb_gpio_i/U377
0.011576294898986816 peripherals_i/apb_gpio_i/U432
0.012714984826743603 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[22]
0.012714984826743603 peripherals_i/apb_gpio_i/r_powerevent_reg[30]
0.014040376991033554 peripherals_i/apb_gpio_i/U205
0.014040376991033554 peripherals_i/apb_gpio_i/U206
0.014040376991033554 peripherals_i/apb_gpio_i/U208
0.014040376991033554 peripherals_i/apb_gpio_i/U209
0.014830824919044971 peripherals_i/apb_gpio_i/r_gpio_in_reg[30]
0.014482485130429268 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[31]
0.014482485130429268 peripherals_i/apb_gpio_i/r_gpio_in_reg[22]
0.012768790125846863 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U336
0.012768790125846863 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U337
0.011931846849620342 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC605_n104
0.011931846849620342 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U328
0.011931846849620342 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U795
0.011023404076695442 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U771
0.011023404076695442 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U794
0.011023404076695442 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U817
0.010547088459134102 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U705
0.010547088459134102 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U722
0.010886230506002903 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U628
0.010886230506002903 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U629
0.010886230506002903 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U688
0.010886230506002903 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U689
0.011761713773012161 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U876
0.012667610310018063 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U659
0.012667610310018063 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U881
0.0130977937951684 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U884
0.012703189626336098 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U886
0.011808887124061584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U113
0.010920843109488487 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U105
0.010920843109488487 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U587
0.010544974356889725 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U601
0.010987655259668827 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U580
0.011885765008628368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U582
0.012735936790704727 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U155
0.013035278767347336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U542
0.012528400868177414 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC731_n519
0.011612516827881336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U270
0.011612516827881336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U324
0.010791139677166939 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U478
0.010791139677166939 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U493
0.010565906763076782 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][6]
0.010565906763076782 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1564
0.011137764900922775 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][6]
0.011137764900922775 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1488
0.012079408392310143 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1254
0.012079408392310143 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1257
0.012079408392310143 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1489
0.012079408392310143 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1492
0.012884760275483131 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][6]
0.012884760275483131 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1253
0.013052570633590221 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][6]
0.013052570633590221 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][6]
0.013052570633590221 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][6]
0.012437881901860237 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1261
0.012437881901860237 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1262
0.012437881901860237 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1478
0.01149018108844757 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U148
0.01149018108844757 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1477
0.01149018108844757 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1479
0.01149018108844757 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1482
0.010715356096625328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U133
0.010715356096625328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1251
0.010715356096625328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1474
0.010715356096625328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1480
0.010609456337988377 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1249
0.010609456337988377 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1252
0.010609456337988377 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1481
0.011257889680564404 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][6]
0.011257889680564404 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][6]
0.01219584234058857 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][6]
0.01219584234058857 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U19
0.01219584234058857 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1486
0.01219584234058857 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1487
0.012919988483190536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][6]
0.012919988483190536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1484
0.01294448971748352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][6]
0.01294448971748352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][7]
0.01294448971748352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][6]
0.012247242033481598 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][7]
0.012247242033481598 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1280
0.012247242033481598 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1499
0.01130685769021511 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U134
0.01130685769021511 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1283
0.01130685769021511 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1502
0.01062685251235962 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1500
0.01062685251235962 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1501
0.010682294145226479 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][7]
0.010682294145226479 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][7]
0.010682294145226479 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1271
0.011431863531470299 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1285
0.011431863531470299 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1286
0.011431863531470299 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1287
0.012384515255689621 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC27_FE_OFN191_data_wdata_ex_7
0.012384515255689621 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][7]
0.012384515255689621 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1284
0.012384515255689621 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1288
0.013034166768193245 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][7]
0.013034166768193245 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][31]
0.013034166768193245 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1268
0.013034166768193245 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1270
0.013034166768193245 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1272
0.012917984277009964 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1269
0.012917984277009964 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1279
0.012917984277009964 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1282
0.012917984277009964 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1494
0.012137722223997116 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][7]
0.012137722223997116 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1278
0.012137722223997116 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1496
0.011191092431545258 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][7]
0.011191092431545258 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][25]
0.011191092431545258 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][7]
0.010583983734250069 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][24]
0.010583983734250069 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U108
0.010583983734250069 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1211
0.010760122910141945 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][24]
0.010760122910141945 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U337
0.010760122910141945 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U989
0.010760122910141945 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U990
0.011559519916772842 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][24]
0.011559519916772842 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U321
0.011559519916772842 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U988
0.01248263381421566 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][24]
0.01248263381421566 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][24]
0.01248263381421566 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U335
0.013026140630245209 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][24]
0.013026140630245209 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][24]
0.013026140630245209 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U156
0.012772631831467152 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][24]
0.012772631831467152 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U89
0.012772631831467152 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U322
0.011939678341150284 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][24]
0.011939678341150284 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U13
0.011939678341150284 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U320
0.011939678341150284 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U324
0.011029452085494995 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U323
0.011029452085494995 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U591
0.011029452085494995 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U999
0.01054546982049942 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][24]
0.01054546982049942 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1221
0.01087565440684557 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][25]
0.01087565440684557 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U588
0.01087565440684557 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U998
0.011748017743229866 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][25]
0.011748017743229866 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][24]
0.011748017743229866 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][25]
0.01265675388276577 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1228
0.013095781207084656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][25]
0.013095781207084656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U579
0.013095781207084656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U581
0.012710446491837502 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1224
0.012710446491837502 peripherals_i/apb_pulpino_i/U382
0.01181950606405735 peripherals_i/apb_pulpino_i/U383
0.01181950606405735 peripherals_i/apb_pulpino_i/U389
0.01092884223908186 peripherals_i/apb_pulpino_i/U171
0.01092884223908186 peripherals_i/apb_pulpino_i/U365
0.01054433174431324 peripherals_i/apb_pulpino_i/U400
0.01054433174431324 peripherals_i/apb_pulpino_i/U401
0.01054433174431324 peripherals_i/apb_pulpino_i/U485
0.01054433174431324 peripherals_i/apb_pulpino_i/U486
0.010978830978274345 peripherals_i/apb_pulpino_i/U407
0.010978830978274345 peripherals_i/apb_pulpino_i/U481
0.010978830978274345 peripherals_i/apb_pulpino_i/U482
0.011874574236571789 peripherals_i/apb_pulpino_i/U469
0.011874574236571789 peripherals_i/apb_pulpino_i/U470
0.012728234753012657 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00262
0.012728234753012657 peripherals_i/apb_pulpino_i/U199
0.012728234753012657 peripherals_i/apb_pulpino_i/U394
0.012728234753012657 peripherals_i/apb_pulpino_i/U395
0.013036848977208138 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00263
0.013036848977208138 peripherals_i/apb_pulpino_i/U479
0.013036848977208138 peripherals_i/apb_pulpino_i/U480
0.011623729020357132 peripherals_i/apb_pulpino_i/U65
0.011623729020357132 peripherals_i/apb_pulpino_i/U490
0.010798299685120583 peripherals_i/apb_pulpino_i/U64
0.01056338008493185 peripherals_i/apb_pulpino_i/pad_mux_q_reg[4]
0.01056338008493185 peripherals_i/apb_pulpino_i/U457
0.011127877049148083 peripherals_i/apb_pulpino_i/U392
0.012068118900060654 peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]
0.011501319706439972 peripherals_i/apb_gpio_i/U231
0.011501319706439972 peripherals_i/apb_gpio_i/U232
0.010721519589424133 peripherals_i/apb_gpio_i/U230
0.01060555875301361 peripherals_i/apb_gpio_i/U126
0.01060555875301361 peripherals_i/apb_gpio_i/U235
0.011247590184211731 peripherals_i/apb_gpio_i/U575
0.01218506321310997 peripherals_i/apb_gpio_i/U574
0.01291465014219284 peripherals_i/apb_gpio_i/U337
0.012949235737323761 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[6]
0.012949235737323761 peripherals_i/apb_gpio_i/U50
0.012949235737323761 peripherals_i/apb_gpio_i/U590
0.01225784420967102 peripherals_i/apb_gpio_i/U591
0.010631399229168892 peripherals_i/apb_gpio_i/FE_PHC35_gpio_in_8
0.010631399229168892 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[8]
0.010631399229168892 peripherals_i/apb_gpio_i/U607
0.010676704347133636 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[15]
0.011420872993767262 peripherals_i/apb_gpio_i/U663
0.01237407699227333 peripherals_i/apb_gpio_i/r_status_reg[15]
0.01237407699227333 peripherals_i/apb_gpio_i/U417
0.013030234724283218 peripherals_i/apb_gpio_i/U418
0.012924153357744217 peripherals_i/apb_gpio_i/U668
0.012148860841989517 peripherals_i/apb_gpio_i/U664
0.012148860841989517 peripherals_i/apb_gpio_i/U667
0.01120124664157629 peripherals_i/apb_gpio_i/U434
0.010587204247713089 peripherals_i/apb_gpio_i/U433
0.01154840923845768 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[30]
0.01247299462556839 peripherals_i/apb_gpio_i/U183
0.013023892417550087 peripherals_i/apb_gpio_i/r_gpio_in_reg[31]
0.011447219178080559 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC777_n506
0.011447219178080559 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U654
0.010888071730732918 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC789_n502
0.010888071730732918 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U43
0.010888071730732918 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U80
0.010888071730732918 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U656
0.010888071730732918 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U783
0.010280989110469818 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U21
0.010280989110469818 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U229
0.010280989110469818 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U723
0.010280989110469818 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U782
0.009960906580090523 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U65
0.009960906580090523 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U726
0.009960906580090523 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U831
0.010182864964008331 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U703
0.010182864964008331 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U704
0.010182864964008331 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U727
0.010761957615613937 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U640
0.010761957615613937 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U641
0.010761957615613937 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U657
0.010761957615613937 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U658
0.010761957615613937 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1092
0.01136264018714428 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U145
0.01136264018714428 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U878
0.011649241670966148 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U99
0.011649241670966148 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U100
0.011649241670966148 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U645
0.011649241670966148 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1126
0.011390166357159615 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U683
0.01080058142542839 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U3
0.01080058142542839 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U687
0.010215511545538902 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC539_n390
0.010215511545538902 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U35
0.010215511545538902 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U37
0.009969957172870636 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U552
0.009969957172870636 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U567
0.010266605764627457 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC515_n292
0.010864217765629292 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U518
0.010864217765629292 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U545
0.011428561061620712 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U524
0.011428561061620712 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U525
0.011625716462731361 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U485
0.011286243796348572 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U277
0.011286243796348572 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U402
0.010674385353922844 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U271
0.010674385353922844 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U272
0.010125026106834412 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U58
0.010125026106834412 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U264
0.009971803985536098 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC278_data_wdata_ex_4
0.009971803985536098 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][6]
0.010348644107580185 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][0]
0.010348644107580185 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][6]
0.010348644107580185 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][0]
0.010348644107580185 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1256
0.010972194373607635 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][0]
0.01150678563863039 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][0]
0.01150678563863039 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][6]
0.01150678563863039 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1490
0.011619945988059044 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][6]
0.011619945988059044 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1258
0.0112153310328722 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][6]
0.0112153310328722 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][0]
0.0112153310328722 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1259
0.0112153310328722 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1473
0.010590547695755959 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][6]
0.010590547695755959 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][6]
0.010590547695755959 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1475
0.010080588050186634 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][6]
0.010080588050186634 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1250
0.010080588050186634 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1476
0.010013911873102188 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][6]
0.010013911873102188 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[4]
0.010446697473526001 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[28]
0.010446697473526001 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[6]
0.01107027754187584 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][1]
0.01107027754187584 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U645
0.01107027754187584 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1100
0.011550448834896088 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]
0.011550448834896088 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][6]
0.011550448834896088 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][1]
0.011550448834896088 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U643
0.011564630083739758 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][7]
0.011564630083739758 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][11]
0.011564630083739758 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][11]
0.011098410002887249 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][11]
0.011098410002887249 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1498
0.010470127686858177 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][11]
0.010470127686858177 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][11]
0.010470127686858177 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][11]
0.01001466903835535 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][11]
0.01001466903835535 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U712
0.01001466903835535 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1582
0.010048025287687778 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][31]
0.010048025287687778 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][31]
0.010048025287687778 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U441
0.010543212294578552 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][31]
0.010543212294578552 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][31]
0.010543212294578552 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U932
0.011174540035426617 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][31]
0.011174540035426617 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U445
0.011174540035426617 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U446
0.011174540035426617 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U448
0.011606335639953613 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][31]
0.011606335639953613 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U918
0.011531584896147251 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][31]
0.011531584896147251 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][7]
0.011017445474863052 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U724
0.011017445474863052 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1571
0.010393485426902771 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][11]
0.010393485426902771 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][11]
0.009994696825742722 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][12]
0.009994696825742722 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U731
0.009994696825742722 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U765
0.010114847682416439 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][24]
0.010114847682416439 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][12]
0.010114847682416439 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U333
0.010647395625710487 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][24]
0.010647395625710487 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][24]
0.010647395625710487 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][12]
0.01126064732670784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][12]
0.01126064732670784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U991
0.01126064732670784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U992
0.01162040140479803 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][12]
0.01162040140479803 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U993
0.01162040140479803 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U995
0.011449549347162247 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][24]
0.011449549347162247 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U339
0.010892955586314201 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][24]
0.010892955586314201 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U994
0.010284614749252796 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][24]
0.010284614749252796 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][24]
0.010284614749252796 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U341
0.010284614749252796 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U343
0.009959413670003414 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U342
0.009959413670003414 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U996
0.009959413670003414 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U997
0.009959413670003414 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1000
0.010175462812185287 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][24]
0.010175462812185287 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][24]
0.010175462812185287 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U340
0.010752571746706963 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][25]
0.010752571746706963 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][25]
0.011355245485901833 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][12]
0.011355245485901833 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U577
0.011355245485901833 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1225
0.011355245485901833 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1226
0.011647813022136688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][12]
0.011647813022136688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][25]
0.011647813022136688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U578
0.011394954286515713 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][25]
0.011394954286515713 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][12]
0.011394954286515713 peripherals_i/apb_pulpino_i/U471
0.010807638987898827 peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]
0.010807638987898827 peripherals_i/apb_pulpino_i/U388
0.010220853611826897 peripherals_i/apb_pulpino_i/boot_adr_q_reg[26]
0.010220853611826897 peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]
0.009969577193260193 peripherals_i/apb_pulpino_i/boot_adr_q_reg[19]
0.009969577193260193 peripherals_i/apb_pulpino_i/boot_adr_q_reg[13]
0.009969577193260193 peripherals_i/apb_pulpino_i/U364
0.010260806418955326 peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]
0.010260806418955326 peripherals_i/apb_pulpino_i/U406
0.010856851004064083 peripherals_i/apb_pulpino_i/boot_adr_q_reg[29]
0.010856851004064083 peripherals_i/apb_pulpino_i/boot_adr_q_reg[21]
0.011423510499298573 peripherals_i/apb_pulpino_i/boot_adr_q_reg[24]
0.011423510499298573 peripherals_i/apb_pulpino_i/boot_adr_q_reg[20]
0.011626822873950005 peripherals_i/apb_pulpino_i/pad_mux_q_reg[27]
0.011626822873950005 peripherals_i/apb_pulpino_i/U413
0.011292513459920883 peripherals_i/apb_pulpino_i/U412
0.010681886225938797 peripherals_i/apb_pulpino_i/U190
0.01012982614338398 peripherals_i/apb_pulpino_i/clk_gate_q_reg[27]
0.009970160201191902 peripherals_i/apb_pulpino_i/U309
0.009970160201191902 peripherals_i/apb_pulpino_i/U366
0.009970160201191902 peripherals_i/apb_pulpino_i/U458
0.010342099703848362 peripherals_i/apb_pulpino_i/U456
0.01008463092148304 peripherals_i/apb_gpio_i/U121
0.010011289268732071 peripherals_i/apb_gpio_i/U125
0.010439841076731682 peripherals_i/apb_gpio_i/U124
0.01106311846524477 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[7]
0.01106311846524477 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[7]
0.011105493642389774 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[6]
0.011105493642389774 peripherals_i/apb_gpio_i/U52
0.01047717034816742 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[8]
0.01047717034816742 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[8]
0.01001773215830326 peripherals_i/apb_gpio_i/U58
0.010044349357485771 peripherals_i/apb_gpio_i/U250
0.010535936802625656 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[15]
0.010535936802625656 peripherals_i/apb_gpio_i/U251
0.011167614720761776 peripherals_i/apb_gpio_i/U662
0.011603709310293198 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[23]
0.01153564266860485 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[23]
0.01153564266860485 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[14]
0.01102478988468647 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[14]
0.01102478988468647 peripherals_i/apb_gpio_i/U75
0.009996788576245308 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[31]
0.010110396891832352 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[31]
0.010640005581080914 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[30]
0.010640005581080914 peripherals_i/apb_gpio_i/U185
0.01125425100326538 peripherals_i/apb_gpio_i/U180
0.01125425100326538 peripherals_i/apb_gpio_i/U184
0.011618929915130138 peripherals_i/apb_gpio_i/U182
0.011454451829195023 peripherals_i/apb_gpio_i/U181
0.011332999914884567 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U784
0.011332999914884567 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U796
0.010187773033976555 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U767
0.010187773033976555 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U768
0.010187773033976555 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U798
0.009870493784546852 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U710
0.009870493784546852 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U797
0.009870493784546852 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U813
0.009870493784546852 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U814
0.010081028565764427 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U226
0.010081028565764427 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U709
0.010081028565764427 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U754
0.010081028565764427 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U832
0.010640302672982216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U755
0.010640302672982216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U843
0.011222751811146736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U146
0.011222751811146736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U729
0.011222751811146736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U826
0.011222751811146736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U842
0.01150268130004406 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U8
0.01150268130004406 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U152
0.01150268130004406 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U650
0.011255262419581413 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC387_data_wdata_ex_2
0.011255262419581413 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U72
0.011255262419581413 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U339
0.010688635520637035 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U14
0.010688635520637035 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U53
0.010127093642950058 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U97
0.010127093642950058 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U551
0.010127093642950058 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U578
0.00989491119980812 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U519
0.00989491119980812 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U523
0.010187983512878418 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U108
0.010187983512878418 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U114
0.010187983512878418 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U468
0.010187983512878418 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U503
0.01077149249613285 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U128
0.01077149249613285 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U130
0.011320393532514572 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC518_n219
0.011320393532514572 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U437
0.011320393532514572 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U464
0.011509949341416359 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U19
0.011509949341416359 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U223
0.011509949341416359 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U462
0.011175569146871567 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U5
0.011175569146871567 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U438
0.010574938729405403 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U458
0.010574938729405403 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U461
0.010034523904323578 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U243
0.010034523904323578 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U477
0.009879575110971928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][0]
0.009879575110971928 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC530_n1432
0.009879575110971928 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U54
0.009879575110971928 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U320
0.010241102427244186 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U106
0.010241102427244186 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U687
0.010844267904758453 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U688
0.010844267904758453 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U691
0.010844267904758453 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1121
0.010844267904758453 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1123
0.011363347060978413 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][0]
0.011363347060978413 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U105
0.011363347060978413 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U689
0.011475715786218643 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][0]
0.011475715786218643 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1124
0.011087602004408836 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U673
0.01048706378787756 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][5]
0.01048706378787756 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][0]
0.01048706378787756 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][5]
0.01048706378787756 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][0]
0.00999838300049305 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][1]
0.00999838300049305 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][1]
0.00999838300049305 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U633
0.009939510375261307 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][1]
0.009939510375261307 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][1]
0.009939510375261307 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1097
0.009939510375261307 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1098
0.010364202782511711 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][1]
0.010364202782511711 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1101
0.01097220927476883 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][1]
0.01097220927476883 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U646
0.011438507586717606 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U642
0.011438507586717606 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U644
0.011438507586717606 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1112
0.011449386365711689 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][1]
0.011449386365711689 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][1]
0.010991202667355537 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U727
0.010991202667355537 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U729
0.010991202667355537 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1583
0.010374315083026886 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U728
0.010374315083026886 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1581
0.009925194084644318 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1584
0.009925194084644318 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1585
0.009951930493116379 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][11]
0.009951930493116379 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U714
0.009951930493116379 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U931
0.01042903121560812 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U930
0.011040478944778442 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U33
0.011040478944778442 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U710
0.011460545472800732 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][31]
0.011460545472800732 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U447
0.011460545472800732 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U916
0.011391276493668556 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][31]
0.011391276493668556 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][11]
0.011391276493668556 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U419
0.011391276493668556 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U711
0.010897371917963028 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][31]
0.010897371917963028 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][11]
0.010897371917963028 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U917
0.010897371917963028 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U925
0.010297862812876701 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][31]
0.010297862812876701 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][31]
0.010297862812876701 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U423
0.009917031973600388 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][12]
0.009917031973600388 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][12]
0.009917031973600388 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U762
0.010039171203970909 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][12]
0.010039171203970909 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U734
0.010039171203970909 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U735
0.010039171203970909 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U763
0.01056014746427536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][12]
0.01056014746427536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U764
0.01056014746427536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U766
0.01115737296640873 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U736
0.01115737296640873 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U740
0.011505821719765663 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U737
0.011505821719765663 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U738
0.011505821719765663 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U767
0.011336063966155052 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[25]
0.011336063966155052 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U739
0.011336063966155052 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U756
0.010789543390274048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][12]
0.010789543390274048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U771
0.010789543390274048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U772
0.010191861540079117 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][12]
0.010191861540079117 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][12]
0.010191861540079117 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U769
0.009869487956166267 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U741
0.009869487956166267 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U770
0.010074220597743988 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][24]
0.010074220597743988 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][12]
0.010631552897393703 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][12]
0.010631552897393703 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][12]
0.01121593452990055 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U757
0.01121593452990055 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U761
0.011501634493470192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U758
0.011501634493470192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U759
0.011260188184678555 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U746
0.011260188184678555 peripherals_i/apb_pulpino_i/boot_adr_q_reg[25]
0.010764366947114468 peripherals_i/apb_pulpino_i/U435
0.01151110790669918 peripherals_i/apb_pulpino_i/pad_mux_q_reg[12]
0.01151110790669918 peripherals_i/apb_pulpino_i/U442
0.011181764304637909 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U289
0.011181764304637909 peripherals_i/apb_pulpino_i/U113
0.0105823315680027 peripherals_i/apb_pulpino_i/clk_gate_q_reg[12]
0.010039281100034714 peripherals_i/apb_pulpino_i/U112
0.010039281100034714 peripherals_i/apb_pulpino_i/U308
0.009878048673272133 peripherals_i/apb_pulpino_i/U133
0.010234789922833443 peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]
0.010234789922833443 peripherals_i/apb_pulpino_i/U367
0.010494116693735123 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U169
0.009936902672052383 peripherals_i/apb_gpio_i/U122
0.009936902672052383 peripherals_i/apb_gpio_i/U123
0.010357502847909927 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[7]
0.010357502847909927 peripherals_i/apb_gpio_i/r_gpio_in_reg[7]
0.010965242981910706 peripherals_i/apb_gpio_i/FE_PHC30_gpio_in_7
0.010965242981910706 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[7]
0.011452529579401016 peripherals_i/apb_gpio_i/U47
0.011452529579401016 peripherals_i/apb_gpio_i/U51
0.010998156853020191 peripherals_i/apb_gpio_i/FE_PHC31_gpio_in_6
0.010381238535046577 peripherals_i/apb_gpio_i/U59
0.00994841568171978 peripherals_i/apb_gpio_i/FE_PHC34_gpio_in_15
0.00994841568171978 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[8]
0.010421997867524624 peripherals_i/apb_gpio_i/r_gpio_in_reg[15]
0.011033759452402592 peripherals_i/apb_gpio_i/U249
0.011033759452402592 peripherals_i/apb_gpio_i/U257
0.011033759452402592 peripherals_i/apb_gpio_i/U259
0.01145797036588192 peripherals_i/apb_gpio_i/U258
0.011395163834095001 peripherals_i/apb_gpio_i/r_gpio_in_reg[23]
0.011395163834095001 peripherals_i/apb_gpio_i/U77
0.010904432274401188 peripherals_i/apb_gpio_i/U76
0.010304279625415802 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[14]
0.010304279625415802 peripherals_i/apb_gpio_i/r_gpio_in_reg[14]
0.009918992407619953 peripherals_i/apb_gpio_i/FE_PHC28_gpio_in_14
0.009918992407619953 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[14]
0.010034792125225067 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[23]
0.011636488139629364 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U769
0.010756608098745346 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U815
0.010287058539688587 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U724
0.010287058539688587 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U778
0.0105941416695714 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U240
0.0105941416695714 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U711
0.011414799839258194 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U23
0.011414799839258194 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U714
0.011414799839258194 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U720
0.011414799839258194 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U765
0.012270494364202023 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U67
0.012270494364202023 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U224
0.012270494364202023 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U237
0.012270494364202023 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U730
0.012270494364202023 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U735
0.012682498432695866 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U740
0.012320301495492458 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U59
0.012320301495492458 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U573
0.012320301495492458 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U575
0.011489640921354294 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U66
0.011489640921354294 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U70
0.011489640921354294 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U163
0.010666942223906517 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U12
0.010666942223906517 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U38
0.010666942223906517 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U590
0.010328602977097034 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC411_n1
0.010328602977097034 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U28
0.010328602977097034 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U73
0.010762263089418411 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC635_n117
0.010762263089418411 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U96
0.010762263089418411 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U327
0.011622298508882523 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC773_n87
0.011622298508882523 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U363
0.011622298508882523 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U436
0.011622298508882523 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U463
0.012430425733327866 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U412
0.012430425733327866 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U417
0.012708812952041626 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC927_n134
0.012708812952041626 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U413
0.012708812952041626 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U418
0.012215334922075272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U411
0.012215334922075272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U435
0.011329376138746738 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U419
0.010300700552761555 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U60
0.010829910635948181 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][5]
0.010829910635948181 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][5]
0.010829910635948181 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][5]
0.01171526312828064 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1469
0.012477978132665157 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][5]
0.012477978132665157 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][5]
0.012477978132665157 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][0]
0.012643836438655853 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][5]
0.012643836438655853 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][5]
0.012643836438655853 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U959
0.012074926868081093 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][5]
0.012074926868081093 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U960
0.012074926868081093 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1125
0.012074926868081093 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1454
0.011194437742233276 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][5]
0.011194437742233276 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1456
0.010478802025318146 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC809_n383
0.010478802025318146 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U634
0.010478802025318146 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U636
0.010478802025318146 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1108
0.010395139455795288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][1]
0.010395139455795288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U632
0.010395139455795288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1107
0.011022111400961876 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][1]
0.011022111400961876 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1099
0.011917872354388237 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][1]
0.011917872354388237 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][1]
0.011917872354388237 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U127
0.011917872354388237 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U640
0.012604149989783764 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1113
0.012604149989783764 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1114
0.012619324028491974 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U923
0.011943425983190536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][31]
0.011033367365598679 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U32
0.011033367365598679 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U730
0.011033367365598679 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U922
0.01036977581679821 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][31]
0.01036977581679821 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][11]
0.01036977581679821 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1579
0.010406242683529854 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][11]
0.010406242683529854 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U713
0.011105642654001713 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][31]
0.011105642654001713 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U437
0.012003479525446892 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U455
0.012003479525446892 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U919
0.012620970606803894 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][11]
0.012620970606803894 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][31]
0.012620970606803894 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U38
0.012620970606803894 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U725
0.012520150281488895 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U427
0.012520150281488895 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U428
0.012520150281488895 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1572
0.011795980855822563 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1574
0.011795980855822563 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1575
0.010917173698544502 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][15]
0.010917173698544502 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U720
0.01036016084253788 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][12]
0.01036016084253788 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U733
0.01036016084253788 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U836
0.010542565956711769 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][15]
0.010542565956711769 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U865
0.01131090521812439 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][15]
0.01131090521812439 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][12]
0.01131090521812439 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U732
0.012190486304461956 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][15]
0.012190486304461956 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][15]
0.012190486304461956 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][12]
0.012190486304461956 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U753
0.012703034095466137 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC48_multdiv_operand_a_ex_12
0.012703034095466137 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][12]
0.012703034095466137 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][12]
0.012703034095466137 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U751
0.012452099472284317 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC817_data_wdata_ex_24
0.012452099472284317 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][12]
0.012452099472284317 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[24]
0.01164598111063242 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][12]
0.01164598111063242 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U752
0.01164598111063242 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U755
0.010764027014374733 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][12]
0.010764027014374733 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U744
0.010764027014374733 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U754
0.010286862030625343 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U742
0.010286862030625343 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U745
0.010585267096757889 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][12]
0.010585267096757889 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U743
0.010585267096757889 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U768
0.011402917094528675 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][12]
0.011402917094528675 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][15]
0.011402917094528675 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U748
0.0122612863779068 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U747
0.0122612863779068 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U750
0.012681592255830765 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][12]
0.012327983975410461 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][12]
0.011500253342092037 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U290
0.011500253342092037 peripherals_i/apb_pulpino_i/U45
0.011500253342092037 peripherals_i/apb_pulpino_i/U96
0.010674826800823212 peripherals_i/apb_pulpino_i/U97
0.010674826800823212 peripherals_i/apb_pulpino_i/U261
0.010328121483325958 peripherals_i/apb_pulpino_i/clk_gate_q_reg[16]
0.010753963142633438 peripherals_i/apb_pulpino_i/pad_mux_q_reg[11]
0.010753963142633438 peripherals_i/apb_pulpino_i/U98
0.011611771769821644 peripherals_i/apb_pulpino_i/pad_mux_q_reg[16]
0.011611771769821644 peripherals_i/apb_pulpino_i/U434
0.012423273175954819 peripherals_i/apb_pulpino_i/boot_adr_q_reg[27]
0.012423273175954819 peripherals_i/apb_pulpino_i/U478
0.012710538692772388 peripherals_i/apb_pulpino_i/U477
0.012224491685628891 peripherals_i/apb_pulpino_i/U441
0.010538609698414803 peripherals_i/apb_pulpino_i/U287
0.010538609698414803 peripherals_i/apb_pulpino_i/U348
0.010298507288098335 peripherals_i/apb_pulpino_i/clk_gate_q_reg[3]
0.010820666328072548 peripherals_i/apb_pulpino_i/U132
0.011704610660672188 peripherals_i/apb_pulpino_i/U376
0.010391270741820335 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U165
0.012599138543009758 peripherals_i/apb_gpio_i/r_gpio_in_reg[6]
0.012599138543009758 peripherals_i/apb_gpio_i/U48
0.012623965740203857 peripherals_i/apb_gpio_i/U49
0.011953683570027351 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[6]
0.011953683570027351 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[6]
0.011043584905564785 peripherals_i/apb_gpio_i/r_gpio_in_reg[8]
0.011043584905564785 peripherals_i/apb_gpio_i/U55
0.010374298319220543 peripherals_i/apb_gpio_i/U60
0.010401105508208275 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[15]
0.011095321737229824 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[15]
0.011993607506155968 peripherals_i/apb_gpio_i/U256
0.012617180123925209 peripherals_i/apb_gpio_i/U254
0.012617180123925209 peripherals_i/apb_gpio_i/U255
0.012525848113000393 peripherals_i/apb_gpio_i/U72
0.011806334368884563 peripherals_i/apb_gpio_i/U73
0.011806334368884563 peripherals_i/apb_gpio_i/U74
0.01398205105215311 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U837
0.012820940464735031 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U809
0.01155895832926035 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U823
0.010885701514780521 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U766
0.011326762847602367 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U92
0.011326762847602367 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U833
0.012504590675234795 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U516
0.012504590675234795 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U844
0.012504590675234795 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U863
0.013732412829995155 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U515
0.013732412829995155 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U847
0.01432318240404129 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U513
0.01432318240404129 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U514
0.01432318240404129 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U830
0.013802597299218178 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U512
0.01260959729552269 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC784_n384
0.01260959729552269 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U607
0.011428112164139748 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U36
0.011428112164139748 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U596
0.011428112164139748 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U600
0.010942032560706139 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U25
0.010942032560706139 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U49
0.010942032560706139 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U333
0.010942032560706139 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U451
0.011564303189516068 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC483_n1504
0.011564303189516068 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U17
0.011564303189516068 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U296
0.0127988550812006 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC559_n1321
0.0127988550812006 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC553_n69
0.0127988550812006 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U48
0.0127988550812006 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U283
0.013959194533526897 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U287
0.013959194533526897 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U294
0.013959194533526897 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U304
0.013959194533526897 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U343
0.014359472319483757 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U57
0.014359472319483757 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U305
0.014359472319483757 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U346
0.01365211233496666 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U410
0.01365211233496666 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U414
0.012381471693515778 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC287_n50
0.012381471693515778 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U457
0.011237191036343575 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1617
0.010906347073614597 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U46
0.010906347073614597 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U360
0.010906347073614597 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U362
0.011665983125567436 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U957
0.011665983125567436 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1468
0.012936417944729328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U955
0.012936417944729328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1472
0.014030547812581062 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC64_dbg_reg_rdata_22
0.014030547812581062 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U954
0.014030547812581062 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1470
0.01426781341433525 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U962
0.013450371101498604 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC10_n890
0.013450371101498604 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][5]
0.013450371101498604 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U961
0.012185751460492611 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U675
0.012185751460492611 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1457
0.012185751460492611 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1458
0.011157901026308537 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][5]
0.011157901026308537 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U652
0.011037401854991913 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][1]
0.011037401854991913 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][1]
0.011037401854991913 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U635
0.011937220580875874 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1110
0.011937220580875874 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1115
0.013223156332969666 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U637
0.013223156332969666 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U641
0.0142087172716856 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][1]
0.0142087172716856 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U639
0.014231310226023197 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U449
0.014231310226023197 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U638
0.014231310226023197 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1111
0.013262171298265457 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][31]
0.013262171298265457 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][31]
0.013262171298265457 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U454
0.011956920847296715 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U450
0.011956920847296715 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U452
0.011956920847296715 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U920
0.011005213484168053 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][31]
0.011005213484168053 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][11]
0.011057909578084946 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][11]
0.011057909578084946 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1578
0.01206168532371521 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][31]
0.01206168532371521 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U436
0.01206168532371521 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U929
0.01206168532371521 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1577
0.013349932618439198 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[22].CG_Inst/clk_en_reg
0.013349932618439198 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U431
0.013349932618439198 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U933
0.014235543087124825 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[22].CG_Inst/U3
0.014235543087124825 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U34
0.014089997857809067 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U926
0.013049708679318428 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][11]
0.013049708679318428 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][11]
0.013049708679318428 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U412
0.011787541210651398 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][15]
0.011787541210651398 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][31]
0.011787541210651398 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][11]
0.011787541210651398 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1573
0.01098744198679924 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][15]
0.01098744198679924 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U834
0.011248942464590073 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U837
0.011248942464590073 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U838
0.011248942464590073 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U866
0.012351775541901588 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U835
0.012351775541901588 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U856
0.012351775541901588 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U869
0.013614587485790253 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][15]
0.013614587485790253 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U840
0.014350885525345802 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][15]
0.01399160549044609 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U870
0.012835575267672539 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][15]
0.012835575267672539 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U855
0.012835575267672539 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U859
0.011570613831281662 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][15]
0.011570613831281662 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U857
0.010886375792324543 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U848
0.010886375792324543 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U873
0.011314883828163147 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][15]
0.011314883828163147 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][15]
0.012488259002566338 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][15]
0.012488259002566338 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][12]
0.012488259002566338 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U854
0.013719763606786728 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U852
0.013719763606786728 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U860
0.013719763606786728 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U864
0.014322290197014809 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][15]
0.013813888654112816 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][15]
0.013813888654112816 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U862
0.012624966911971569 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U304
0.012624966911971569 peripherals_i/apb_pulpino_i/U114
0.011439467780292034 peripherals_i/apb_pulpino_i/U115
0.011439467780292034 peripherals_i/apb_pulpino_i/U361
0.010941315442323685 peripherals_i/apb_pulpino_i/clk_gate_q_reg[11]
0.010941315442323685 peripherals_i/apb_pulpino_i/U116
0.011552335694432259 peripherals_i/apb_pulpino_i/U443
0.011552335694432259 peripherals_i/apb_pulpino_i/U444
0.01278369128704071 peripherals_i/apb_pulpino_i/U262
0.014361925423145294 peripherals_i/apb_pulpino_i/U191
0.014361925423145294 peripherals_i/apb_pulpino_i/U349
0.013665243983268738 peripherals_i/apb_pulpino_i/U463
0.0123971588909626 peripherals_i/apb_pulpino_i/pad_mux_q_reg[0]
0.011247322894632816 peripherals_i/apb_pulpino_i/U288
0.010903209447860718 peripherals_i/apb_pulpino_i/boot_adr_q_reg[4]
0.01165272668004036 peripherals_i/apb_pulpino_i/U377
0.011011699214577675 peripherals_i/apb_gpio_i/U57
0.011050536297261715 peripherals_i/apb_gpio_i/U56
0.011050536297261715 peripherals_i/apb_gpio_i/U246
0.0120468745008111 peripherals_i/apb_gpio_i/U248
0.013335769064724445 peripherals_i/apb_gpio_i/U247
0.01509947795420885 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U803
0.013684513978660107 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U802
0.01214656513184309 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U13
0.011326500214636326 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U856
0.011865179985761642 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U867
0.011865179985761642 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U868
0.011865179985761642 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U869
0.01330205611884594 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC903_n942
0.014799474738538265 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U871
0.015519451349973679 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U47
0.015519451349973679 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1094
0.014883514493703842 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U509
0.01342721562832594 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U626
0.011984961107373238 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U40
0.011984961107373238 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U660
0.011391108855605125 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U11
0.011391108855605125 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1766
0.012149500660598278 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1762
0.012149500660598278 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1763
0.013655120506882668 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U282
0.013655120506882668 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U297
0.015070660971105099 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U288
0.01555960439145565 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U295
0.01555960439145565 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U302
0.014697961509227753 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U306
0.014697961509227753 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U404
0.01175504270941019 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1634
0.011352473869919777 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U52
0.011352473869919777 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U261
0.011352473869919777 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U285
0.011352473869919777 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U286
0.012279508635401726 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][1]
0.012279508635401726 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][1]
0.015163224190473557 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][5]
0.015163224190473557 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U958
0.01545180194079876 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][5]
0.01545180194079876 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U132
0.014453617855906487 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][5]
0.014453617855906487 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U80
0.012909883633255959 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][0]
0.012909883633255959 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U676
0.011655023321509361 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][0]
0.011655023321509361 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1455
0.01150716282427311 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][1]
0.01150716282427311 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][5]
0.01150716282427311 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][0]
0.01150716282427311 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U950
0.012604213319718838 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][1]
0.012604213319718838 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1109
0.01417265459895134 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U128
0.01417265459895134 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U952
0.015375174582004547 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][1]
0.015375174582004547 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][1]
0.015403613448143005 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][31]
0.015403613448143005 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][1]
0.014222770929336548 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][11]
0.014222770929336548 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][11]
0.014222770929336548 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][31]
0.012632078491151333 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[17].CG_Inst/clk_en_reg
0.01147246640175581 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[17].CG_Inst/U3
0.01147246640175581 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][11]
0.01147246640175581 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U726
0.01153755933046341 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]
0.01153755933046341 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1580
0.012762215919792652 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC646_wdata_a_q_31_dup
0.012762215919792652 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][31]
0.012762215919792652 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U35
0.012762215919792652 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U435
0.014333389699459076 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC315_multdiv_operand_a_ex_24
0.014333389699459076 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][11]
0.014333389699459076 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][11]
0.014333389699459076 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U438
0.014333389699459076 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1576
0.015413032844662666 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][31]
0.015413032844662666 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][11]
0.015413032844662666 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][31]
0.015413032844662666 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U723
0.01523456908762455 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][31]
0.01523456908762455 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U722
0.01523456908762455 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U927
0.013964512385427952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][31]
0.013964512385427952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U928
0.012423772364854813 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][23]
0.012423772364854813 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][31]
0.012423772364854813 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][15]
0.011446777731180191 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U868
0.011764978989958763 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][23]
0.011764978989958763 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][15]
0.013109792023897171 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][15]
0.013109792023897171 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][15]
0.013109792023897171 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U867
0.014650176279246807 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U138
0.014650176279246807 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U839
0.015548819676041603 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U842
0.015548819676041603 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U844
0.015111619606614113 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U858
0.013702888041734695 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U843
0.013702888041734695 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U875
0.012161317281425 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][15]
0.012161317281425 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U872
0.012161317281425 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U874
0.011327840387821198 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U845
0.011327840387821198 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U846
0.011851157993078232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U849
0.011851157993078232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U871
0.013282524421811104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][15]
0.013282524421811104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][15]
0.015518570318818092 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][15]
0.015518570318818092 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U861
0.014897415414452553 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][15]
0.014897415414452553 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U850
0.013446031138300896 peripherals_i/apb_pulpino_i/U399
0.011390222236514091 peripherals_i/apb_pulpino_i/U46
0.011390222236514091 peripherals_i/apb_pulpino_i/U47
0.011390222236514091 peripherals_i/apb_pulpino_i/U446
0.012134876102209091 peripherals_i/apb_pulpino_i/U370
0.012134876102209091 peripherals_i/apb_pulpino_i/U371
0.012134876102209091 peripherals_i/apb_pulpino_i/U445
0.013636593706905842 peripherals_i/apb_pulpino_i/boot_adr_q_reg[16]
0.0150580620393157 peripherals_i/apb_pulpino_i/boot_adr_q_reg[12]
0.0150580620393157 peripherals_i/apb_pulpino_i/U381
0.0150580620393157 peripherals_i/apb_pulpino_i/U405
0.015562575310468674 peripherals_i/apb_pulpino_i/U464
0.014713960699737072 peripherals_i/apb_pulpino_i/boot_adr_q_reg[0]
0.01316858921200037 peripherals_i/apb_pulpino_i/U246
0.01316858921200037 peripherals_i/apb_pulpino_i/U254
0.01316858921200037 peripherals_i/apb_pulpino_i/U391
0.011767392046749592 peripherals_i/apb_pulpino_i/clk_gate_q_reg[4]
0.011348644271492958 peripherals_i/apb_pulpino_i/U110
0.012263340875506401 peripherals_i/genblk1[3].core_clock_gate/U2
0.015366384759545326 peripherals_i/apb_gpio_i/U29
0.015010049566626549 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U822
0.015010049566626549 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1134
0.013615366071462631 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U787
0.012099334970116615 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U241
0.012099334970116615 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U838
0.011821651831269264 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U857
0.011821651831269264 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U859
0.011821651831269264 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1079
0.013237789273262024 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1118
0.014713585376739502 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U93
0.015423035249114037 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U745
0.014795953407883644 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U234
0.013360286131501198 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC55_FE_OFN735_multdiv_operand_a_ex_5
0.013360286131501198 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC480_n1447
0.013360286131501198 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U444
0.013360286131501198 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U572
0.011938575655221939 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC447_mult_state_q_1
0.011353317648172379 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U443
0.011353317648172379 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1768
0.012101182714104652 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1767
0.012101182714104652 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1769
0.013585712760686874 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U300
0.013585712760686874 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1772
0.014981457963585854 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1770
0.015463744290173054 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U403
0.014614569954574108 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U131
0.014614569954574108 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U289
0.013088210485875607 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U9
0.011713605374097824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U27
0.011713605374097824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U266
0.011316613294184208 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U372
0.013757394626736641 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][1]
0.013757394626736641 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1105
0.015072187408804893 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][1]
0.01535637304186821 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U124
0.01535637304186821 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U231
0.014372204430401325 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][0]
0.014372204430401325 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U123
0.014372204430401325 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1126
0.01285035815089941 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC768_multdiv_operand_a_ex_1
0.01285035815089941 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U677
0.011613398790359497 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U674
0.011613398790359497 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1117
0.01146781723946333 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U949
0.01146781723946333 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U953
0.012549543753266335 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][5]
0.012549543753266335 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][5]
0.012549543753266335 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][0]
0.012549543753266335 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1466
0.014096008613705635 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][5]
0.014096008613705635 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1464
0.014096008613705635 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1467
0.015281755477190018 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC577_data_wdata_ex_18
0.015281755477190018 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][5]
0.015281755477190018 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U964
0.015281755477190018 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1465
0.015310060232877731 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC881_n267
0.015310060232877731 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][1]
0.015310060232877731 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][11]
0.014146191999316216 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[16].CG_Inst/clk_en_reg
0.014146191999316216 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][11]
0.014146191999316216 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][11]
0.014146191999316216 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1586
0.012578193098306656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[16].CG_Inst/U3
0.012578193098306656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][11]
0.012578193098306656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U715
0.012578193098306656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U719
0.011435016989707947 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][26]
0.011435016989707947 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U257
0.011435016989707947 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1588
0.01149898674339056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[11]
0.012705916538834572 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC646_wdata_a_q_31
0.012705916538834572 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[4].CG_Inst/U3
0.012705916538834572 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][31]
0.012705916538834572 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][26]
0.014254388399422169 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[4].CG_Inst/clk_en_reg
0.014254388399422169 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][9]
0.014254388399422169 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][26]
0.015318339690566063 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][26]
0.015142157673835754 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][26]
0.015142157673835754 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][26]
0.013890020549297333 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][26]
0.013890020549297333 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U898
0.012371165677905083 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][23]
0.012371165677905083 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U562
0.011408159509301186 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1192
0.011408159509301186 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1444
0.011722048744559288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][23]
0.011722048744559288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1445
0.011722048744559288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1448
0.013048037886619568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][23]
0.013048037886619568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1195
0.013048037886619568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1446
0.014566849917173386 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][23]
0.014566849917173386 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][23]
0.014566849917173386 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1196
0.015453027561306953 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][23]
0.015453027561306953 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][15]
0.01502228993922472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][23]
0.01502228993922472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][15]
0.01502228993922472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[12]
0.013633739203214645 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC281_FE_OFN170_data_wdata_ex_15
0.013633739203214645 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][23]
0.013633739203214645 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][15]
0.013633739203214645 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1198
0.01211412250995636 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][15]
0.01211412250995636 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1436
0.01129239797592163 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][23]
0.01129239797592163 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1200
0.011808032169938087 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][23]
0.011808032169938087 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U847
0.011808032169938087 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1450
0.013218709267675877 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][15]
0.013218709267675877 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][23]
0.013218709267675877 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][23]
0.014698812738060951 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][23]
0.014698812738060951 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][23]
0.015422279946506023 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U851
0.014809738844633102 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][23]
0.013378890231251717 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U291
0.013378890231251717 peripherals_i/apb_pulpino_i/U119
0.013378890231251717 peripherals_i/apb_pulpino_i/U398
0.011952286586165428 peripherals_i/apb_pulpino_i/clk_gate_q_reg[10]
0.011952286586165428 peripherals_i/apb_pulpino_i/boot_adr_q_reg[11]
0.011352465488016605 peripherals_i/apb_pulpino_i/U316
0.011352465488016605 peripherals_i/apb_pulpino_i/U340
0.01208677887916565 peripherals_i/apb_pulpino_i/pad_mux_q_reg[10]
0.013567456975579262 peripherals_i/apb_pulpino_i/U324
0.013567456975579262 peripherals_i/apb_pulpino_i/U362
0.01496904343366623 peripherals_i/apb_pulpino_i/U380
0.015466677956283092 peripherals_i/apb_pulpino_i/U15
0.015466677956283092 peripherals_i/apb_pulpino_i/U140
0.015466677956283092 peripherals_i/apb_pulpino_i/U208
0.015466677956283092 peripherals_i/apb_pulpino_i/U404
0.01463034562766552 peripherals_i/apb_pulpino_i/U209
0.01463034562766552 peripherals_i/apb_pulpino_i/U298
0.013107063248753548 peripherals_i/apb_pulpino_i/U390
0.013107063248753548 peripherals_i/apb_pulpino_i/U454
0.011725782416760921 peripherals_i/apb_pulpino_i/boot_adr_q_reg[1]
0.01221425086259842 peripherals_i/genblk1[4].core_clock_gate/U2
0.01221425086259842 peripherals_i/apb_pulpino_i/U109
0.015273086726665497 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U220
0.015273086726665497 peripherals_i/apb_gpio_i/U336
0.015318043529987335 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U160
0.015318043529987335 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U176
0.014155647717416286 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U806
0.013797430321574211 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1136
0.012677816674113274 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U790
0.012677816674113274 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1056
0.011460546404123306 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U774
0.011460546404123306 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U840
0.010810836218297482 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1108
0.011235710233449936 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1081
0.013554573059082031 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U753
0.014123589731752872 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U742
0.014123589731752872 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U747
0.014123589731752872 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1160
0.01362072117626667 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U55
0.012469477951526642 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U6
0.012469477951526642 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U75
0.012469477951526642 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U210
0.011329695582389832 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U101
0.011329695582389832 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U331
0.011329695582389832 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U599
0.010861169546842575 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U550
0.010861169546842575 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1761
0.011462267488241196 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U31
0.011462267488241196 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1764
0.011462267488241196 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1765
0.012654274702072144 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U348
0.014161864295601845 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U255
0.014161864295601845 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U301
0.014161864295601845 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U441
0.013480165973305702 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U291
0.013480165973305702 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U308
0.012254737317562103 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U447
0.011150836944580078 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC52_multdiv_operand_b_ex_1
0.011150836944580078 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U112
0.011150836944580078 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U154
0.011150836944580078 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U263
0.010831249877810478 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U450
0.01156326662749052 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U647
0.012787830084562302 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U648
0.012787830084562302 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U651
0.013842273503541946 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1103
0.013842273503541946 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1106
0.014070240780711174 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][0]
0.014070240780711174 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U966
0.013281007297337055 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][0]
0.013281007297337055 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1462
0.012060712091624737 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][5]
0.012060712091624737 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1459
0.01106921024620533 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][5]
0.01106921024620533 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][0]
0.01106921024620533 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U963
0.01106921024620533 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1460
0.010953458957374096 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][5]
0.010953458957374096 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U951
0.010953458957374096 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1461
0.011822384782135487 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][0]
0.011822384782135487 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U131
0.011822384782135487 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U965
0.011822384782135487 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1463
0.013063994236290455 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[18].CG_Inst/clk_en_reg
0.013063994236290455 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][5]
0.013063994236290455 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][5]
0.013063994236290455 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U130
0.014015833847224712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[18].CG_Inst/U3
0.014015833847224712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][5]
0.014015833847224712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][0]
0.014015833847224712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][0]
0.014038512483239174 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][5]
0.014038512483239174 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][5]
0.014038512483239174 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[1]
0.013104164972901344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][11]
0.013104164972901344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U717
0.011845223605632782 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][29]
0.011845223605632782 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U716
0.010926961898803711 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[20].CG_Inst/clk_en_reg
0.010926961898803711 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[26]
0.010977234691381454 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC636_dbg_reg_rdata_31
0.010977234691381454 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[20].CG_Inst/U3
0.010977234691381454 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][26]
0.010977234691381454 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U558
0.01194467768073082 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[31].CG_Inst/clk_en_reg
0.01194467768073082 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][9]
0.013186391443014145 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][9]
0.014039704576134682 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[27].CG_Inst/clk_en_reg
0.014039704576134682 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][26]
0.014039704576134682 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][26]
0.0138984564691782 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U552
0.0138984564691782 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U897
0.012894345447421074 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][26]
0.012894345447421074 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][26]
0.012894345447421074 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U896
0.01167653501033783 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][26]
0.01167653501033783 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][23]
0.010904882103204727 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][23]
0.010904882103204727 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1447
0.011157785542309284 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1190
0.011157785542309284 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1193
0.011157785542309284 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1194
0.012222645804286003 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][23]
0.012222645804286003 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1191
0.013441968709230423 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][23]
0.013441968709230423 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U155
0.013441968709230423 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U261
0.013441968709230423 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1435
0.01415330357849598 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][23]
0.01415330357849598 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1197
0.01415330357849598 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1449
0.013807496055960655 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1437
0.013807496055960655 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1438
0.01269274391233921 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_RC_8_0
0.01269274391233921 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_RC_7_0
0.01269274391233921 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_RC_6_0
0.011472548358142376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][23]
0.011472548358142376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1451
0.011472548358142376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1453
0.010812180116772652 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1203
0.010812180116772652 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1452
0.011224870570003986 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][23]
0.011224870570003986 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1201
0.01235585380345583 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][23]
0.01235585380345583 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1206
0.01235585380345583 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1439
0.013542816042900085 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1443
0.014123083092272282 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1205
0.014123083092272282 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1440
0.013631878420710564 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1204
0.013631878420710564 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1441
0.012484491802752018 peripherals_i/apb_pulpino_i/boot_adr_q_reg[10]
0.012484491802752018 peripherals_i/apb_pulpino_i/U386
0.01134076900780201 peripherals_i/apb_pulpino_i/clk_gate_q_reg[8]
0.01134076900780201 peripherals_i/apb_pulpino_i/U387
0.010860545560717583 peripherals_i/apb_pulpino_i/U120
0.010860545560717583 peripherals_i/apb_pulpino_i/U121
0.010860545560717583 peripherals_i/apb_pulpino_i/U450
0.011450758203864098 peripherals_i/apb_pulpino_i/pad_mux_q_reg[9]
0.011450758203864098 peripherals_i/apb_pulpino_i/U341
0.012639667838811874 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U303
0.012639667838811874 peripherals_i/apb_pulpino_i/U48
0.012639667838811874 peripherals_i/apb_pulpino_i/U49
0.012639667838811874 peripherals_i/apb_pulpino_i/U50
0.012639667838811874 peripherals_i/apb_pulpino_i/U447
0.013764820992946625 peripherals_i/apb_pulpino_i/clk_gate_q_reg[9]
0.013764820992946625 peripherals_i/apb_pulpino_i/clk_gate_q_reg[0]
0.014164246618747711 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U485
0.014164246618747711 peripherals_i/apb_pulpino_i/clk_gate_q_reg[5]
0.014164246618747711 peripherals_i/apb_pulpino_i/U134
0.014164246618747711 peripherals_i/apb_pulpino_i/U135
0.013492848724126816 peripherals_i/apb_pulpino_i/U128
0.013492848724126816 peripherals_i/apb_pulpino_i/U130
0.013492848724126816 peripherals_i/apb_pulpino_i/U455
0.0122698824852705 peripherals_i/apb_pulpino_i/pad_mux_q_reg[1]
0.0122698824852705 peripherals_i/apb_pulpino_i/U369
0.011160621419548988 peripherals_i/apb_pulpino_i/pad_mux_q_reg[5]
0.01225934736430645 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1089
0.010652929544448853 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC797_n947
0.010652929544448853 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U775
0.01020571868866682 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U198
0.010496770963072777 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U728
0.010496770963072777 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1061
0.01127601321786642 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U725
0.01208842545747757 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC834_n910
0.01247880607843399 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U748
0.012132950127124786 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC446_mult_state_q_1
0.012132950127124786 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1162
0.011341903358697891 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC300_multdiv_operand_a_ex_18
0.011341903358697891 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U4
0.010559086687862873 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U592
0.010559086687862873 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U593
0.010237890295684338 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U253
0.010237890295684338 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U522
0.010652013123035431 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U149
0.010652013123035431 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U597
0.011472294107079506 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U299
0.011472294107079506 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U505
0.01224327739328146 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U367
0.012509940192103386 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U110
0.012509940192103386 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U257
0.012509940192103386 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U467
0.012041615322232246 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U310
0.011199211701750755 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U292
0.011199211701750755 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U293
0.011199211701750755 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U416
0.01043999195098877 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC531_n1432
0.01043999195098877 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U366
0.010219527408480644 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC306_FE_OFN176_data_wdata_ex_12
0.010721610859036446 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC37_multdiv_operand_a_ex_23
0.010721610859036446 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U313
0.011562188155949116 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC887_n733
0.012286007404327393 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][1]
0.012286007404327393 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][1]
0.012442151084542274 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][1]
0.011899635195732117 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U678
0.011899635195732117 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U682
0.011061247438192368 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][0]
0.011061247438192368 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U679
0.010380424559116364 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][0]
0.010380424559116364 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U681
0.010380424559116364 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1127
0.0103017408400774 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][5]
0.0103017408400774 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1116
0.0103017408400774 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1120
0.010899949818849564 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][5]
0.010899949818849564 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U685
0.010899949818849564 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U686
0.011754277162253857 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[24].CG_Inst/U3
0.011754277162253857 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][0]
0.011754277162253857 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U683
0.011754277162253857 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1119
0.012409265153110027 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][0]
0.012409265153110027 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][29]
0.012425309978425503 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[14].CG_Inst/clk_en_reg
0.011783196590840816 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[30].CG_Inst/clk_en_reg
0.011783196590840816 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][29]
0.011783196590840816 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U505
0.010917630046606064 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[30].CG_Inst/U3
0.010917630046606064 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][29]
0.010917630046606064 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U506
0.010285886935889721 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][29]
0.010285886935889721 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1587
0.010319533757865429 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][9]
0.010319533757865429 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][9]
0.010319533757865429 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U286
0.010983391664922237 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][9]
0.010983391664922237 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U557
0.010983391664922237 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U912
0.010983391664922237 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1547
0.010983391664922237 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1548
0.011835791170597076 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[31].CG_Inst/U3
0.011835791170597076 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][9]
0.011835791170597076 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][26]
0.011835791170597076 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U909
0.012421473860740662 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][9]
0.012421473860740662 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U555
0.012324010953307152 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[27].CG_Inst/U3
0.012324010953307152 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U553
0.012324010953307152 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U556
0.011633949354290962 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][9]
0.011633949354290962 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U563
0.011633949354290962 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U900
0.010797383263707161 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][26]
0.010797383263707161 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U565
0.010797383263707161 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U566
0.010797383263707161 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U899
0.010267747566103935 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][10]
0.010267747566103935 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][10]
0.010267747566103935 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][26]
0.010267747566103935 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1567
0.010442497208714485 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][10]
0.010442497208714485 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U698
0.011175379157066345 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][10]
0.011175379157066345 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][8]
0.012014346197247505 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][10]
0.012014346197247505 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][8]
0.012014346197247505 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][23]
0.012503942474722862 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][14]
0.012503942474722862 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[23]
0.012266596779227257 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC764_n13
0.012266596779227257 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC305_FE_OFN176_data_wdata_ex_12
0.012266596779227257 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[15]
0.012266596779227257 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U813
0.011500367894768715 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][23]
0.011500367894768715 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][14]
0.011500367894768715 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1434
0.010661318898200989 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][23]
0.010661318898200989 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][14]
0.010661318898200989 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1202
0.010206727311015129 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][8]
0.010206727311015129 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][8]
0.010206727311015129 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1199
0.010489391162991524 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][8]
0.010489391162991524 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][23]
0.010489391162991524 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U598
0.010489391162991524 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1528
0.011265640147030354 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][8]
0.011265640147030354 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][14]
0.012080462649464607 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][14]
0.012080462649464607 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1208
0.012080462649464607 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1605
0.012478601187467575 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][14]
0.012478601187467575 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][23]
0.012478601187467575 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][14]
0.012140767648816109 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][23]
0.010566821321845055 peripherals_i/apb_pulpino_i/boot_adr_q_reg[9]
0.010237563401460648 peripherals_i/apb_pulpino_i/U373
0.010237563401460648 peripherals_i/apb_pulpino_i/U396
0.010237563401460648 peripherals_i/apb_pulpino_i/U397
0.010237563401460648 peripherals_i/apb_pulpino_i/U449
0.010644186288118362 peripherals_i/apb_pulpino_i/pad_mux_q_reg[8]
0.011462319642305374 peripherals_i/apb_pulpino_i/U448
0.012050359509885311 peripherals_i/apb_pulpino_i/U118
0.012050359509885311 peripherals_i/apb_pulpino_i/U129
0.011209636926651001 peripherals_i/apb_pulpino_i/U245
0.011209636926651001 peripherals_i/apb_pulpino_i/U299
0.011209636926651001 peripherals_i/apb_pulpino_i/U368
0.011209636926651001 peripherals_i/apb_pulpino_i/U462
0.010446727275848389 peripherals_i/apb_pulpino_i/boot_adr_q_reg[5]
0.010446727275848389 peripherals_i/apb_pulpino_i/U244
0.010446727275848389 peripherals_i/apb_pulpino_i/U351
0.010217461735010147 peripherals_i/apb_pulpino_i/pad_mux_q_reg[15]
0.010217461735010147 peripherals_i/apb_pulpino_i/pad_mux_q_reg[7]
0.010685870423913002 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U777
0.010685870423913002 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1058
0.010110380128026009 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1122
0.009803209453821182 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U762
0.009803209453821182 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1129
0.010004544630646706 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U239
0.01054186187684536 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U758
0.01054186187684536 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U759
0.011101326905190945 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U750
0.011101326905190945 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U752
0.01136898621916771 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1076
0.01136898621916771 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1085
0.01112821139395237 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U719
0.01112821139395237 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1759
0.010580169036984444 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U717
0.010580169036984444 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U738
0.010038109496235847 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC495_data_wdata_ex_0
0.010038109496235847 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U713
0.010038109496235847 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U744
0.009815264493227005 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U781
0.01010076329112053 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U764
0.010667380876839161 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U801
0.010667380876839161 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U829
0.01120067574083805 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U595
0.01120067574083805 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U811
0.011386497877538204 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U647
0.011386497877538204 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U649
0.011065471917390823 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U643
0.011065471917390823 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U846
0.010486308485269547 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[25]
0.010486308485269547 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U415
0.009964196011424065 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1555
0.009964196011424065 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1587
0.009964196011424065 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1601
0.00981314666569233 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[27]
0.00981314666569233 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1574
0.010159781202673912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[26]
0.010159781202673912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U309
0.010159781202673912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U312
0.010739181190729141 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U316
0.011237334460020065 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U129
0.011237334460020065 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U649
0.011343222111463547 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC686_n1
0.011343222111463547 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U11
0.011343222111463547 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U60
0.011343222111463547 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1130
0.010966676287353039 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC915_n205
0.010966676287353039 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC691_n201
0.010966676287353039 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC522_n207
0.010966676287353039 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U250
0.010386006906628609 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[5]
0.010386006906628609 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[0]
0.00991448201239109 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC800_n69
0.00991448201239109 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U179
0.00991448201239109 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U680
0.009859252721071243 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][0]
0.009859252721071243 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][0]
0.009859252721071243 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U3
0.009859252721071243 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1118
0.009859252721071243 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1129
0.010272054001688957 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[24].CG_Inst/clk_en_reg
0.010272054001688957 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][0]
0.010272054001688957 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U125
0.010272054001688957 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1128
0.01086239144206047 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][0]
0.01086239144206047 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][0]
0.01086239144206047 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U114
0.011315818876028061 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[12].CG_Inst/clk_en_reg
0.011315818876028061 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][29]
0.011315818876028061 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][29]
0.011315818876028061 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U126
0.011328823864459991 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC886_n436
0.011328823864459991 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC741_n733
0.011328823864459991 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[12].CG_Inst/U3
0.011328823864459991 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][29]
0.011328823864459991 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U684
0.010887895710766315 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[14].CG_Inst/U3
0.010887895710766315 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U165
0.010887895710766315 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U504
0.010887895710766315 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U508
0.01029265858232975 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[29].CG_Inst/clk_en_reg
0.01029265858232975 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][29]
0.01029265858232975 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U460
0.01029265858232975 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U461
0.009858307428658009 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[29].CG_Inst/U3
0.009858307428658009 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][26]
0.0098823057487607 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U559
0.0098823057487607 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U561
0.010340290144085884 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U285
0.010340290144085884 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U915
0.010927611961960793 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][9]
0.010927611961960793 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U292
0.010927611961960793 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U913
0.010927611961960793 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1544
0.011330252513289452 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[21].CG_Inst/clk_en_reg
0.011330252513289452 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U88
0.011330252513289452 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U269
0.011260999366641045 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC917_n907
0.011260999366641045 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][26]
0.011260999366641045 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][9]
0.010782613418996334 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC8_n156
0.010782613418996334 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][9]
0.010782613418996334 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U564
0.010782613418996334 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U901
0.010203296318650246 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][26]
0.010203296318650246 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][26]
0.010203296318650246 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U699
0.009836317971348763 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][10]
0.009836317971348763 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1568
0.009836317971348763 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1570
0.009956284426152706 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][10]
0.009956284426152706 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U697
0.009956284426152706 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U701
0.01046229898929596 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][14]
0.01046229898929596 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1513
0.01046229898929596 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1590
0.011042267084121704 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC58_multdiv_operand_a_ex_25
0.011042267084121704 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][10]
0.011042267084121704 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U692
0.011381742544472218 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][14]
0.011381742544472218 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][8]
0.01122000627219677 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][14]
0.01122000627219677 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U592
0.01122000627219677 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U816
0.010693434625864029 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][10]
0.010693434625864029 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][8]
0.010693434625864029 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][10]
0.010693434625864029 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1564
0.01011638157069683 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][8]
0.01011638157069683 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1525
0.01011638157069683 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1602
0.009804042987525463 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][14]
0.009804042987525463 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1529
0.009804042987525463 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1531
0.009999571368098259 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U597
0.009999571368098259 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U601
0.010534845292568207 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][8]
0.010534845292568207 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][14]
0.010534845292568207 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U599
0.010534845292568207 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1606
0.011096013709902763 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U818
0.011096013709902763 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U819
0.011096013709902763 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U822
0.011096013709902763 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1608
0.011369059793651104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U820
0.009815176017582417 peripherals_i/apb_pulpino_i/boot_adr_q_reg[8]
0.009815176017582417 peripherals_i/apb_pulpino_i/U317
0.010095462203025818 peripherals_i/apb_pulpino_i/U325
0.010095462203025818 peripherals_i/apb_pulpino_i/U372
0.010095462203025818 peripherals_i/apb_pulpino_i/U408
0.010660568252205849 peripherals_i/apb_pulpino_i/pad_mux_q_reg[31]
0.010660568252205849 peripherals_i/apb_pulpino_i/pad_mux_q_reg[14]
0.010660568252205849 peripherals_i/apb_pulpino_i/U409
0.011196047067642212 peripherals_i/apb_pulpino_i/pad_mux_q_reg[30]
0.011196047067642212 peripherals_i/apb_pulpino_i/pad_mux_q_reg[23]
0.011387676931917667 peripherals_i/apb_pulpino_i/pad_mux_q_reg[22]
0.011071508750319481 peripherals_i/apb_pulpino_i/clk_gate_q_reg[1]
0.011071508750319481 peripherals_i/apb_pulpino_i/U117
0.010493495501577854 peripherals_i/apb_pulpino_i/U101
0.010493495501577854 peripherals_i/apb_pulpino_i/U143
0.010493495501577854 peripherals_i/apb_pulpino_i/U255
0.010493495501577854 peripherals_i/apb_pulpino_i/U353
0.009968829341232777 peripherals_i/apb_pulpino_i/U292
0.009968829341232777 peripherals_i/apb_pulpino_i/U301
0.009968829341232777 peripherals_i/apb_pulpino_i/U436
0.009811709634959698 peripherals_i/apb_pulpino_i/U290
0.009811709634959698 peripherals_i/apb_pulpino_i/U451
0.009811709634959698 peripherals_i/apb_pulpino_i/U452
0.009811709634959698 peripherals_i/apb_pulpino_i/U453
0.010153722949326038 peripherals_i/apb_pulpino_i/pad_mux_q_reg[6]
0.011404305696487427 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[22]
0.010840017348527908 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[24]
0.010840017348527908 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[25]
0.010225608944892883 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[27]
0.010225608944892883 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1240
0.009899821132421494 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[28]
0.009899821132421494 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1236
0.010120691731572151 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1131
0.01070186123251915 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U734
0.01070186123251915 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1063
0.01070186123251915 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1097
0.011590907350182533 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC787_multdiv_operand_a_ex_20
0.011590907350182533 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC520_multdiv_operand_a_ex_19
0.011590907350182533 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1022
0.011326620355248451 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC487_n1281
0.011326620355248451 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U211
0.011326620355248451 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U733
0.011326620355248451 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1019
0.010729748755693436 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1350
0.010729748755693436 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1351
0.010139158926904202 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1422
0.009893695823848248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[33]
0.009893695823848248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1340
0.009893695823848248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1421
0.010198187083005905 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[32]
0.010198187083005905 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U30
0.010198187083005905 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U244
0.01080783549696207 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1024
0.011383652687072754 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[23]
0.011383652687072754 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U254
0.011586970649659634 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1525
0.011245732195675373 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[24]
0.011245732195675373 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U278
0.010627192445099354 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC584_n1380
0.010627192445099354 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[29]
0.010627192445099354 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U251
0.010627192445099354 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1541
0.010070167481899261 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U290
0.010070167481899261 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1627
0.010070167481899261 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1632
0.010070167481899261 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1644
0.010070167481899261 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1653
0.009912208653986454 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[28]
0.010289082303643227 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U307
0.010289082303643227 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U319
0.010914931073784828 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[22]
0.010914931073784828 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U315
0.011561925522983074 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC634_n397
0.011561925522983074 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U14
0.011561925522983074 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U178
0.011561925522983074 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U433
0.011150673031806946 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC772_n1527
0.011150673031806946 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U5
0.011150673031806946 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U174
0.011150673031806946 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U434
0.011150673031806946 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U451
0.010518409311771393 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U117
0.010518409311771393 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U175
0.010004028677940369 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC292_n202
0.010004028677940369 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U6
0.010004028677940369 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U45
0.010004028677940369 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U230
0.010004028677940369 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U418
0.009939813986420631 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC0_n242
0.009939813986420631 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U253
0.009939813986420631 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U440
0.01038222387433052 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[19].CG_Inst/clk_en_reg
0.01038222387433052 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U177
0.01038222387433052 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U273
0.01038222387433052 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U277
0.01101812906563282 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC929_n727
0.01101812906563282 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U75
0.011508536525070667 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][29]
0.011508536525070667 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][29]
0.011508536525070667 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U458
0.01152622327208519 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U456
0.01152622327208519 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U459
0.01152622327208519 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U502
0.011056158691644669 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][29]
0.011056158691644669 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U462
0.011056158691644669 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U490
0.010420400649309158 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][29]
0.010420400649309158 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][29]
0.00995777826756239 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC944_n1266
0.00995777826756239 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[25].CG_Inst/clk_en_reg
0.00995777826756239 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][26]
0.00995777826756239 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][26]
0.00995777826756239 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U911
0.009988021105527878 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][9]
0.009988021105527878 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][9]
0.010484311729669571 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[21].CG_Inst/U3
0.010484311729669571 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U294
0.010484311729669571 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1550
0.01111801341176033 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[26].CG_Inst/clk_en_reg
0.01111801341176033 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U37
0.01111801341176033 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1546
0.011550402268767357 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[26].CG_Inst/U3
0.011550402268767357 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][26]
0.011550402268767357 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U275
0.011471711099147797 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U104
0.011471711099147797 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U280
0.011471711099147797 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U281
0.011471711099147797 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U554
0.010950224474072456 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][26]
0.010950224474072456 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U271
0.010319361463189125 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][9]
0.010319361463189125 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][9]
0.009918015450239182 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][10]
0.009918015450239182 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][10]
0.009918015450239182 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1566
0.010043326765298843 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][10]
0.010043326765298843 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U693
0.010043326765298843 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1552
0.010586917400360107 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][14]
0.010586917400360107 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U593
0.010586917400360107 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U814
0.010586917400360107 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1558
0.011212336830794811 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][10]
0.011212336830794811 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U695
0.011212336830794811 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U696
0.011212336830794811 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1519
0.011580588296055794 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][8]
0.011580588296055794 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][8]
0.011410518549382687 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U595
0.011410518549382687 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U596
0.011410518549382687 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U817
0.010848449543118477 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][10]
0.010848449543118477 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U694
0.010848449543118477 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U833
0.01023230142891407 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][14]
0.01023230142891407 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U594
0.01023230142891407 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U815
0.009900899603962898 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][8]
0.009900899603962898 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U831
0.009900899603962898 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1600
0.010115494020283222 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][14]
0.010115494020283222 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][14]
0.010694460943341255 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][8]
0.010694460943341255 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][8]
0.010694460943341255 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1527
0.011299260891973972 FE_OFC81_n1
0.011299260891973972 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][14]
0.011591167189180851 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1604
0.010145215317606926 peripherals_i/apb_pulpino_i/boot_adr_q_reg[31]
0.009893669746816158 peripherals_i/apb_pulpino_i/U375
0.009893669746816158 peripherals_i/apb_pulpino_i/U475
0.009893669746816158 peripherals_i/apb_pulpino_i/U476
0.010192504152655602 peripherals_i/apb_pulpino_i/U183
0.010192504152655602 peripherals_i/apb_pulpino_i/U374
0.010800492018461227 peripherals_i/apb_pulpino_i/U173
0.010800492018461227 peripherals_i/apb_pulpino_i/U354
0.010800492018461227 peripherals_i/apb_pulpino_i/U437
0.010800492018461227 peripherals_i/apb_pulpino_i/U438
0.011378639377653599 peripherals_i/apb_pulpino_i/U146
0.011378639377653599 peripherals_i/apb_pulpino_i/U410
0.011378639377653599 peripherals_i/apb_pulpino_i/U411
0.011588195338845253 peripherals_i/apb_pulpino_i/U51
0.011588195338845253 peripherals_i/apb_pulpino_i/U272
0.011588195338845253 peripherals_i/apb_pulpino_i/U423
0.011588195338845253 peripherals_i/apb_pulpino_i/U467
0.011588195338845253 peripherals_i/apb_pulpino_i/U468
0.011252178810536861 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U280
0.011252178810536861 peripherals_i/apb_pulpino_i/clk_gate_q_reg[15]
0.011252178810536861 peripherals_i/apb_pulpino_i/U422
0.010634873062372208 peripherals_i/apb_pulpino_i/boot_adr_q_reg[15]
0.010634873062372208 peripherals_i/apb_pulpino_i/U100
0.010634873062372208 peripherals_i/apb_pulpino_i/U352
0.010634873062372208 peripherals_i/apb_pulpino_i/U402
0.010075099766254425 peripherals_i/apb_pulpino_i/boot_adr_q_reg[7]
0.010075099766254425 peripherals_i/apb_pulpino_i/U291
0.010075099766254425 peripherals_i/apb_pulpino_i/U378
0.009910615161061287 peripherals_i/apb_pulpino_i/U379
0.009910615161061287 peripherals_i/apb_pulpino_i/U384
0.009910615161061287 peripherals_i/apb_pulpino_i/U385
0.010282525792717934 peripherals_i/apb_pulpino_i/boot_adr_q_reg[6]
0.01147584430873394 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U147
0.012902643531560898 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[30]
0.0126432403922081 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1226
0.0126432403922081 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1242
0.01180786918848753 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1231
0.01180786918848753 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1232
0.01089865155518055 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1212
0.01089865155518055 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1227
0.01089865155518055 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1239
0.010418830439448357 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1213
0.010418830439448357 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1235
0.010751612484455109 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[19]
0.010751612484455109 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[18]
0.011619208380579948 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[22]
0.011619208380579948 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1512
0.01251750998198986 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1099
0.01294221356511116 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1029
0.01294221356511116 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1354
0.01254566665738821 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1425
0.011652679182589054 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1352
0.011652679182589054 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1353
0.010768462903797626 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1341
0.010768462903797626 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1342
0.010768462903797626 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1344
0.010768462903797626 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1424
0.010398197919130325 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[18]
0.010398197919130325 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1423
0.01084749773144722 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[19]
0.01084749773144722 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1017
0.01084749773144722 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1511
0.011752422899007797 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[20]
0.01260877400636673 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1027
0.01260877400636673 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1526
0.012912828475236893 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[30]
0.012912828475236893 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U466
0.012408526614308357 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC565_n1361
0.012408526614308357 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1540
0.012408526614308357 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1675
0.01149284653365612 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U440
0.01149284653365612 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1554
0.01149284653365612 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1775
0.010669131763279438 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1553
0.010669131763279438 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1626
0.010669131763279438 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1679
0.010438855737447739 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1600
0.010438855737447739 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1625
0.011003352701663971 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1037
0.011003352701663971 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1572
0.011003352701663971 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1599
0.011003352701663971 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1614
0.011936860159039497 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1576
0.011936860159039497 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1591
0.01273498684167862 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[27]
0.01273498684167862 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[25]
0.0128981564193964 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U61
0.0128981564193964 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U404
0.0128981564193964 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U424
0.0128981564193964 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U432
0.012282267212867737 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC822_n191
0.012282267212867737 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U233
0.012282267212867737 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U429
0.01133629959076643 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC807_n383
0.01133629959076643 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC706_n618
0.01133629959076643 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U8
0.01133629959076643 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U181
0.01133629959076643 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U241
0.01133629959076643 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U242
0.01133629959076643 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U409
0.010565502569079399 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC62_n192
0.010565502569079399 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC54_n1532
0.010565502569079399 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U118
0.010565502569079399 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U176
0.010565502569079399 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U249
0.010565502569079399 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U426
0.010465282946825027 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC821_n73
0.010465282946825027 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U121
0.010465282946825027 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U184
0.010465282946825027 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U270
0.010465282946825027 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U443
0.011120306327939034 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC44_n724
0.011120306327939034 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[1].CG_Inst/clk_en_reg
0.011120306327939034 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U268
0.011120306327939034 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U279
0.011120306327939034 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U308
0.012064882554113865 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC34_n59
0.012064882554113865 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC25_n746
0.012064882554113865 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC543_n55
0.012064882554113865 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[19].CG_Inst/U3
0.012064882554113865 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U274
0.012794798240065575 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC880_n740
0.012794798240065575 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][29]
0.012794798240065575 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U496
0.01282333955168724 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[28].CG_Inst/U3
0.01282333955168724 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][29]
0.01282333955168724 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U497
0.01282333955168724 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U500
0.012127865105867386 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CTS_ccl_a_buf_00116
0.012127865105867386 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U166
0.012127865105867386 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U495
0.011186815798282623 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC808_n383
0.011186815798282623 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][29]
0.011186815798282623 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][29]
0.011186815798282623 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U457
0.011186815798282623 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U492
0.010503550991415977 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][29]
0.010503550991415977 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][26]
0.010553034022450447 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[25].CG_Inst/U3
0.010553034022450447 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U908
0.011294783093035221 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][9]
0.011294783093035221 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1542
0.011294783093035221 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1545
0.012239404022693634 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CTS_csf_buf_00144
0.012239404022693634 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U910
0.012239404022693634 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC47_multdiv_operand_a_ex_19
0.012882497161626816 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U571
0.012882497161626816 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U904
0.012882497161626816 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U907
0.012762811034917831 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U567
0.012762811034917831 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U905
0.012762811034917831 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1536
0.012762811034917831 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1538
0.011982386931777 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CTS_ccl_a_buf_00108
0.011982386931777 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U902
0.011982386931777 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U903
0.01103831548243761 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][9]
0.01103831548243761 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][26]
0.01103831548243761 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][9]
0.01103831548243761 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1534
0.010435850359499454 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][10]
0.010435850359499454 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U136
0.010435850359499454 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1554
0.010618060827255249 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][14]
0.010618060827255249 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][8]
0.01142415776848793 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][10]
0.01142415776848793 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][8]
0.01142415776848793 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1592
0.012353712692856789 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][10]
0.012353712692856789 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U706
0.012902513146400452 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][14]
0.012902513146400452 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][8]
0.012902513146400452 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][14]
0.012652326375246048 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC269_FE_OFN173_data_wdata_ex_14
0.012652326375246048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U607
0.012652326375246048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U828
0.012652326375246048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1520
0.012652326375246048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1596
0.012652326375246048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1597
0.011820360086858273 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][10]
0.011820360086858273 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U832
0.011820360086858273 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1562
0.011820360086858273 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1565
0.010908631607890129 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U830
0.010908631607890129 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1523
0.010420500300824642 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1599
0.010420500300824642 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1601
0.010420500300824642 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1603
0.0107439449056983 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][14]
0.0107439449056983 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U829
0.011608232744038105 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][14]
0.012509237974882126 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][14]
0.010777396149933338 peripherals_i/apb_pulpino_i/boot_adr_q_reg[14]
0.010398074984550476 peripherals_i/apb_pulpino_i/boot_adr_q_reg[23]
0.010398074984550476 peripherals_i/apb_pulpino_i/U487
0.010398074984550476 peripherals_i/apb_pulpino_i/U488
0.010838950984179974 peripherals_i/apb_pulpino_i/boot_adr_q_reg[30]
0.010838950984179974 peripherals_i/apb_pulpino_i/boot_adr_q_reg[22]
0.01174140628427267 peripherals_i/apb_pulpino_i/U483
0.01174140628427267 peripherals_i/apb_pulpino_i/U484
0.012601226568222046 peripherals_i/apb_pulpino_i/U184
0.012601226568222046 peripherals_i/apb_pulpino_i/U473
0.012601226568222046 peripherals_i/apb_pulpino_i/U474
0.012914562597870827 peripherals_i/apb_pulpino_i/clk_gate_q_reg[31]
0.012914562597870827 peripherals_i/apb_pulpino_i/U52
0.012914562597870827 peripherals_i/apb_pulpino_i/U53
0.012418035417795181 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00246
0.012418035417795181 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00247
0.012418035417795181 peripherals_i/apb_pulpino_i/clk_gate_q_reg[30]
0.012418035417795181 peripherals_i/apb_pulpino_i/U54
0.012418035417795181 peripherals_i/apb_pulpino_i/U56
0.011504199355840683 peripherals_i/apb_pulpino_i/U123
0.011504199355840683 peripherals_i/apb_pulpino_i/U403
0.010676411911845207 peripherals_i/apb_pulpino_i/U124
0.010676411911845207 peripherals_i/apb_pulpino_i/U127
0.010436439886689186 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U294
0.010436439886689186 peripherals_i/apb_pulpino_i/U99
0.010436439886689186 peripherals_i/apb_pulpino_i/U122
0.010436439886689186 peripherals_i/apb_pulpino_i/U125
0.010993572883307934 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U297
0.012789400294423103 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U154
0.01282805111259222 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U150
0.014496693387627602 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[19]
0.014496693387627602 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[26]
0.014135468751192093 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1202
0.014135468751192093 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1225
0.014135468751192093 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1241
0.014135468751192093 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1243
0.014135468751192093 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1244
0.01297149620950222 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[23]
0.01297149620950222 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1210
0.011704966425895691 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[29]
0.011704966425895691 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1209
0.011037628166377544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[20]
0.011037628166377544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1228
0.011503787711262703 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[22]
0.012715661898255348 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[17]
0.01396975852549076 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[18]
0.01396975852549076 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[19]
0.014562312513589859 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1355
0.014562312513589859 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1356
0.014562312513589859 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1426
0.01276074256747961 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC380_multdiv_operand_a_ex_0
0.01276074256747961 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U247
0.01276074256747961 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U549
0.01276074256747961 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1343
0.01276074256747961 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1345
0.011525139212608337 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1251
0.011525139212608337 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1336
0.011525139212608337 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1358
0.01100647822022438 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U506
0.01100647822022438 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1348
0.01100647822022438 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1496
0.011631420813500881 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U521
0.011631420813500881 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1646
0.011631420813500881 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1650
0.012892462313175201 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1647
0.012892462313175201 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1651
0.0140864048153162 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U439
0.0140864048153162 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1039
0.014510711655020714 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1517
0.014510711655020714 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1523
0.014510711655020714 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1524
0.013808229938149452 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC508_multdiv_operand_a_ex_22
0.013808229938149452 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1035
0.013808229938149452 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1666
0.013808229938149452 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1673
0.013808229938149452 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1674
0.01253250241279602 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1539
0.01253250241279602 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1546
0.01253250241279602 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1643
0.011385411024093628 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1573
0.011385411024093628 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1635
0.011385411024093628 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1642
0.011066223494708538 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1565
0.011066223494708538 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1593
0.011066223494708538 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1618
0.011066223494708538 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1624
0.011855529621243477 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1562
0.011855529621243477 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1619
0.013159140944480896 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1577
0.013159140944480896 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1590
0.013159140944480896 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1603
0.013159140944480896 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1604
0.014273187145590782 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[24]
0.014273187145590782 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1615
0.014500520192086697 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U420
0.014500520192086697 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC333_data_wdata_ex_20
0.013640094548463821 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U407
0.013640094548463821 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U408
0.013640094548463821 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U417
0.013640094548463821 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U422
0.012318570166826248 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U116
0.012318570166826248 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U240
0.012318570166826248 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U416
0.012318570166826248 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U421
0.011241147294640541 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC13_n46
0.011241147294640541 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC537_n47
0.011241147294640541 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U172
0.011241147294640541 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U289
0.011099286377429962 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC892_n94
0.011099286377429962 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U291
0.011099286377429962 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U306
0.012011381797492504 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC332_data_wdata_ex_20
0.012011381797492504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC57_n723
0.012011381797492504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC934_n369
0.012011381797492504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC931_n741
0.012011381797492504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U298
0.013327958062291145 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U122
0.013327958062291145 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U183
0.013327958062291145 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U301
0.014345794916152954 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC694_n749
0.014345794916152954 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][29]
0.014345794916152954 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][29]
0.014345794916152954 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U471
0.014386078342795372 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC45_n748
0.014386078342795372 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[28].CG_Inst/clk_en_reg
0.014386078342795372 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U468
0.014386078342795372 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U503
0.013417167589068413 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][29]
0.013417167589068413 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U140
0.013417167589068413 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U498
0.013417167589068413 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U501
0.012106211856007576 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC712_n740
0.012106211856007576 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][29]
0.012106211856007576 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U465
0.012106211856007576 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U493
0.012106211856007576 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U494
0.011155107989907265 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[9].CG_Inst/U3
0.011155107989907265 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][26]
0.011155107989907265 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][9]
0.011226149275898933 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[23].CG_Inst/clk_en_reg
0.011226149275898933 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U319
0.011226149275898933 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U568
0.011226149275898933 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1543
0.012262595817446709 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[23].CG_Inst/U3
0.012262595817446709 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][26]
0.012262595817446709 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U135
0.013581501320004463 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[3].CG_Inst/U3
0.013581501320004463 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U309
0.013581501320004463 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U316
0.014478988014161587 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[8].CG_Inst/U3
0.014478988014161587 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][26]
0.014478988014161587 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U569
0.014311389997601509 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U570
0.014311389997601509 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1535
0.014311389997601509 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1539
0.01322118565440178 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][9]
0.01322118565440178 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U299
0.01322118565440178 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U302
0.01322118565440178 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1540
0.011902179569005966 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CTS_cdb_buf_00430
0.011902179569005966 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][9]
0.011902179569005966 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1537
0.011059576645493507 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][10]
0.011059576645493507 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U703
0.011059576645493507 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1555
0.011311814188957214 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U83
0.011311814188957214 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U603
0.011311814188957214 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1515
0.011311814188957214 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1556
0.011311814188957214 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1557
0.011311814188957214 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1560
0.012434819713234901 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U824
0.012434819713234901 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1516
0.012434819713234901 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1517
0.012434819713234901 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1593
0.01373065821826458 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U15
0.01373065821826458 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1518
0.01373065821826458 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1559
0.01373065821826458 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1594
0.014496110379695892 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1521
0.014496110379695892 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1595
0.014496110379695892 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1598
0.014147858135402203 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U36
0.014147858135402203 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U147
0.012988748028874397 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U609
0.012988748028874397 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U707
0.012988748028874397 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U709
0.012988748028874397 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1563
0.011718806810677052 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][10]
0.011718806810677052 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U611
0.011718806810677052 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1526
0.011039933189749718 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][8]
0.011039933189749718 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U610
0.011493077501654625 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][8]
0.011493077501654625 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U608
0.011493077501654625 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1524
0.011619403958320618 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U286
0.011619403958320618 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U292
0.011619403958320618 peripherals_i/apb_pulpino_i/U75
0.011619403958320618 peripherals_i/apb_pulpino_i/U102
0.01287701353430748 peripherals_i/apb_pulpino_i/clk_gate_q_reg[14]
0.01287701353430748 peripherals_i/apb_pulpino_i/U104
0.01287701353430748 peripherals_i/apb_pulpino_i/U355
0.01407580729573965 peripherals_i/apb_pulpino_i/U77
0.01407580729573965 peripherals_i/apb_pulpino_i/U80
0.01407580729573965 peripherals_i/apb_pulpino_i/U174
0.01407580729573965 peripherals_i/apb_pulpino_i/U273
0.01451307162642479 peripherals_i/apb_pulpino_i/clk_gate_q_reg[23]
0.01451307162642479 peripherals_i/apb_pulpino_i/clk_gate_q_reg[22]
0.013821445405483246 peripherals_i/genblk1[5].core_clock_gate/U2
0.013821445405483246 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U284
0.013821445405483246 peripherals_i/apb_pulpino_i/U55
0.013821445405483246 peripherals_i/apb_pulpino_i/U78
0.013821445405483246 peripherals_i/apb_pulpino_i/U147
0.012548301368951797 peripherals_i/apb_pulpino_i/clk_gate_q_reg[7]
0.012548301368951797 peripherals_i/apb_pulpino_i/U302
0.011395540088415146 peripherals_i/apb_pulpino_i/clk_gate_q_reg[6]
0.011395540088415146 peripherals_i/apb_pulpino_i/U126
0.011062836274504662 peripherals_i/genblk1[6].core_clock_gate/U2
0.011062836274504662 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U275
0.013431930914521217 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U149
0.011218446306884289 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U152
0.014473591931164265 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U151
0.014473591931164265 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U153
0.014320040121674538 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U155
0.015074355527758598 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1201
0.015074355527758598 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1245
0.015074355527758598 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1246
0.013704628683626652 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[21]
0.013704628683626652 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1187
0.013704628683626652 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1233
0.012214290909469128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[20]
0.012214290909469128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1234
0.011429271660745144 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[23]
0.011429271660745144 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1296
0.011978411115705967 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[21]
0.011978411115705967 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1280
0.013405205681920052 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[20]
0.014881551265716553 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[17]
0.014881551265716553 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1427
0.015579013153910637 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1326
0.015579013153910637 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1346
0.015579013153910637 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1347
0.014926522970199585 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mult_state_q_reg[1]
0.014926522970199585 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mult_state_q_reg[0]
0.013457788154482841 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U248
0.013457788154482841 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1012
0.012002896517515182 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U591
0.012002896517515182 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1032
0.012002896517515182 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1339
0.011391883715987206 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1250
0.011391883715987206 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1419
0.012127037160098553 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U144
0.012127037160098553 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1510
0.013611041009426117 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC560_n1321
0.013611041009426117 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1030
0.013611041009426117 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1498
0.013611041009426117 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1629
0.013611041009426117 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1630
0.013611041009426117 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1689
0.015016231685876846 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[31]
0.015515722334384918 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[21]
0.015515722334384918 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U256
0.015515722334384918 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U885
0.014689138159155846 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC83_n1
0.014689138159155846 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1034
0.014689138159155846 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1042
0.013187961652874947 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1533
0.013187961652874947 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1636
0.013187961652874947 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1640
0.011838270351290703 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1550
0.011838270351290703 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1551
0.011838270351290703 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1552
0.011838270351290703 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1641
0.011463060975074768 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1596
0.011463060975074768 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1597
0.011463060975074768 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1622
0.011463060975074768 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1623
0.012392537668347359 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC343_multdiv_operand_a_ex_27
0.012392537668347359 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1598
0.01392725482583046 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1053
0.01392725482583046 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1054
0.01392725482583046 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1073
0.01392725482583046 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1074
0.01392725482583046 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1557
0.015238668769598007 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1044
0.015238668769598007 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1052
0.015238668769598007 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1584
0.015506149269640446 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[28]
0.015506149269640446 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[23]
0.015506149269640446 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1051
0.014493056572973728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1111
0.014493056572973728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1113
0.012937083840370178 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC846_n85
0.012937083840370178 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC775_n406
0.011668374761939049 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U100
0.011668374761939049 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U113
0.011668374761939049 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U211
0.011668374761939049 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U288
0.011500906199216843 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC31_n71
0.011500906199216843 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC852_n66
0.011500906199216843 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U9
0.011500906199216843 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U112
0.011500906199216843 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U264
0.011500906199216843 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U283
0.011500906199216843 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U313
0.011500906199216843 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U315
0.012574100866913795 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U173
0.012574100866913795 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U182
0.014123531058430672 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC19_n97
0.014123531058430672 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U311
0.014123531058430672 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U317
0.015321508049964905 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[10].CG_Inst/U3
0.015321508049964905 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][29]
0.015369067899882793 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[10].CG_Inst/clk_en_reg
0.015369067899882793 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U167
0.015369067899882793 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U470
0.015369067899882793 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U499
0.014228947460651398 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][29]
0.014228947460651398 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U102
0.014228947460651398 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U466
0.014228947460651398 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U469
0.012686345726251602 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC786_multdiv_operand_a_ex_20
0.012686345726251602 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[2].CG_Inst/U3
0.012686345726251602 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][29]
0.011567355133593082 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC342_multdiv_operand_a_ex_27
0.011567355133593082 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CTS_cfo_buf_00194
0.011567355133593082 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][9]
0.011651452630758286 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[9].CG_Inst/clk_en_reg
0.011651452630758286 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][9]
0.011651452630758286 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U312
0.012871791608631611 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][9]
0.012871791608631611 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U318
0.012871791608631611 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1541
0.014424458146095276 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC3_FE_OFN185_data_wdata_ex_9
0.014424458146095276 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[3].CG_Inst/clk_en_reg
0.014424458146095276 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][9]
0.014424458146095276 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U87
0.015480900183320045 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][26]
0.015480900183320045 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U906
0.01528344675898552 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[8].CG_Inst/clk_en_reg
0.01528344675898552 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][26]
0.01528344675898552 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1533
0.013999834656715393 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][9]
0.013999834656715393 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U305
0.012446798384189606 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][10]
0.012446798384189606 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U705
0.011454486288130283 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U107
0.011454486288130283 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U704
0.011454486288130283 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1514
0.011454486288130283 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1553
0.011750920675694942 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC32_FE_OFN182_data_wdata_ex_10
0.011750920675694942 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][10]
0.011750920675694942 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1591
0.013072410598397255 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][14]
0.013072410598397255 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][8]
0.013072410598397255 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U827
0.014597486704587936 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][14]
0.014597486704587936 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][8]
0.014597486704587936 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U604
0.014597486704587936 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U825
0.015498459339141846 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][14]
0.015498459339141846 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][8]
0.015498459339141846 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][10]
0.0150887630879879 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][14]
0.0150887630879879 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][8]
0.0150887630879879 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U16
0.0150887630879879 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U708
0.01372481882572174 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][10]
0.01372481882572174 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][10]
0.01372481882572174 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1561
0.012230515480041504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][8]
0.012230515480041504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][10]
0.012230515480041504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1522
0.011431952938437462 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][8]
0.011965779587626457 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][8]
0.013592813163995743 peripherals_i/apb_pulpino_i/U103
0.015003720298409462 peripherals_i/apb_pulpino_i/U76
0.015003720298409462 peripherals_i/apb_pulpino_i/U79
0.014704670757055283 peripherals_i/genblk1[7].core_clock_gate/U2
0.014704670757055283 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U279
0.012996334582567215 core_region_i/data_mem/sp_ram_bank_i
0.012996334582567215 core_region_i/data_mem/sp_ram_bank_i
0.015164300799369812 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[17]
0.015164300799369812 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[18]
0.014762451872229576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1185
0.014762451872229576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1197
0.014762451872229576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1200
0.014762451872229576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1211
0.014762451872229576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1229
0.014762451872229576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1230
0.014762451872229576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1237
0.013465732336044312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[16]
0.013465732336044312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1186
0.013465732336044312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1238
0.01205452997237444 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[31]
0.01205452997237444 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1199
0.01205452997237444 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1288
0.011310972273349762 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[1]
0.011310972273349762 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1270
0.011310972273349762 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1276
0.011310972273349762 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1277
0.011830559000372887 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1281
0.011830559000372887 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1284
0.011830559000372887 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1285
0.011830559000372887 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1292
0.011830559000372887 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1300
0.013181066140532494 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[29]
0.013181066140532494 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[16]
0.014578398317098618 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[28]
0.014578398317098618 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[5]
0.015238146297633648 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[16]
0.014619618654251099 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC583_n46
0.014619618654251099 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1325
0.013228308409452438 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1315
0.013228308409452438 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1324
0.011850372888147831 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC521_n1317
0.011850372888147831 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U246
0.011850372888147831 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1248
0.011850372888147831 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1323
0.011271920055150986 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1252
0.011271920055150986 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1495
0.011968636885285378 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1497
0.011968636885285378 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1505
0.013374741189181805 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1327
0.013374741189181805 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1504
0.013374741189181805 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1548
0.01470628660172224 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1682
0.01470628660172224 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1688
0.015180056914687157 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1502
0.015180056914687157 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1637
0.015180056914687157 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1687
0.014397837221622467 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U504
0.014397837221622467 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1522
0.014397837221622467 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1667
0.014397837221622467 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1671
0.014397837221622467 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1672
0.012976538389921188 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1106
0.012976538389921188 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1538
0.012976538389921188 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1639
0.011698426678776741 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1588
0.011698426678776741 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1654
0.011342855170369148 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1549
0.011342855170369148 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1621
0.012222537770867348 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1595
0.012222537770867348 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1638
0.0136752063408494 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC359_multdiv_operand_a_ex_29
0.0136752063408494 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1558
0.0136752063408494 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1580
0.0136752063408494 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1581
0.014916347339749336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[21]
0.014916347339749336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U922
0.014916347339749336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1585
0.015168938785791397 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[29]
0.015168938785791397 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[26]
0.014208979904651642 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1114
0.014208979904651642 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1116
0.012735134921967983 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U287
0.012735134921967983 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1628
0.012735134921967983 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1649
0.011533614248037338 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U266
0.011375315487384796 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC30_n71
0.011375315487384796 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U180
0.011375315487384796 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U265
0.011375315487384796 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U295
0.01239224523305893 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U267
0.01239224523305893 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U272
0.01239224523305893 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U296
0.013860346749424934 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC20_n738
0.013860346749424934 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC18_n97
0.013860346749424934 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC920_n83
0.013860346749424934 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U300
0.013860346749424934 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U303
0.015041382983326912 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[2].CG_Inst/clk_en_reg
0.015041382983326912 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U66
0.013962164521217346 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][29]
0.013962164521217346 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U464
0.013962164521217346 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U467
0.013962164521217346 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U491
0.012501548044383526 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][29]
0.012501548044383526 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][29]
0.012501548044383526 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U489
0.011441816575825214 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CTS_ccl_a_buf_00118
0.011441816575825214 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[9]
0.011521107517182827 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[7].CG_Inst/clk_en_reg
0.01267616730183363 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[7].CG_Inst/U3
0.015145492739975452 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[13].CG_Inst/U3
0.015145492739975452 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][9]
0.015145492739975452 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][9]
0.014957834966480732 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[13].CG_Inst/clk_en_reg
0.014957834966480732 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][9]
0.014957834966480732 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U304
0.013741760514676571 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC900_n81
0.013741760514676571 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[5].CG_Inst/U3
0.013741760514676571 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U297
0.013741760514676571 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1532
0.012270783074200153 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[5].CG_Inst/clk_en_reg
0.012270783074200153 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][10]
0.012270783074200153 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][10]
0.012270783074200153 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1551
0.011331116780638695 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[6].CG_Inst/U3
0.011331116780638695 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][8]
0.011331116780638695 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U602
0.011331116780638695 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U702
0.01161225140094757 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[6].CG_Inst/clk_en_reg
0.01161225140094757 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][8]
0.01161225140094757 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U823
0.01161225140094757 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1512
0.012864392250776291 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][8]
0.012864392250776291 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][14]
0.012864392250776291 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U115
0.012864392250776291 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U826
0.014309456571936607 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][14]
0.014309456571936607 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U605
0.014309456571936607 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U606
0.014776116237044334 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OCPC949_wdata_a_q_10
0.015182653442025185 peripherals_i/genblk1[1].core_clock_gate/U2
0.014224806800484657 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[10]
0.014224806800484657 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U22
0.012752436101436615 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[11]
0.012752436101436615 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[12]
0.012752436101436615 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U24
0.011543137952685356 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[4]
0.011543137952685356 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U26
0.011369165033102036 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[6]
0.011369165033102036 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U11
0.011369165033102036 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U12
0.011369165033102036 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U16
0.012376120314002037 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[8]
0.012376120314002037 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U17
0.012376120314002037 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U18
0.013843472115695477 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[3]
0.013843472115695477 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[7]
0.013136051595211029 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/div_counter_q_reg[0]
0.013792784884572029 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/div_counter_q_reg[1]
0.013792784884572029 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1183
0.013481155037879944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U906
0.013481155037879944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1216
0.01247292198240757 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U896
0.01247292198240757 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U907
0.01247292198240757 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1150
0.01247292198240757 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1303
0.01247292198240757 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1304
0.011375026777386665 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1198
0.011375026777386665 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1287
0.011375026777386665 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1305
0.010795768350362778 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[0]
0.011198338121175766 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[26]
0.011198338121175766 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1286
0.011198338121175766 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1301
0.011198338121175766 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1302
0.012246852740645409 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1283
0.013331837952136993 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[27]
0.013331837952136993 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1298
0.013843577355146408 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U921
0.013361835852265358 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1307
0.013361835852265358 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1333
0.013361835852265358 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1334
0.013361835852265358 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1335
0.012279759161174297 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U958
0.012279759161174297 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1328
0.012279759161174297 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1331
0.012279759161174297 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1332
0.01120869629085064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1322
0.01120869629085064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1357
0.010759958997368813 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1164
0.010759958997368813 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1329
0.010759958997368813 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1359
0.011303391307592392 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC257_core_lsu_addr_19
0.011303391307592392 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U598
0.011303391307592392 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1006
0.01239871233701706 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1501
0.01239871233701706 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1509
0.01239871233701706 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1567
0.013435931876301765 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC481_n1447
0.013435931876301765 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1507
0.013435931876301765 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1508
0.013805633410811424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC484_n1504
0.013805633410811424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1506
0.013805633410811424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1683
0.013805633410811424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1684
0.013197897002100945 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1519
0.013197897002100945 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1520
0.013197897002100945 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1521
0.01209250558167696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1535
0.01209250558167696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1537
0.01209250558167696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1670
0.011097872629761696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1104
0.011097872629761696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1607
0.011097872629761696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1669
0.011097872629761696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1680
0.010820142924785614 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1070
0.010820142924785614 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1569
0.010820142924785614 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1570
0.011502640321850777 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC403_multdiv_operand_a_ex_28
0.011502640321850777 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1068
0.011502640321850777 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1568
0.011502640321850777 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1571
0.012630606070160866 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC367_multdiv_operand_a_ex_16
0.012630606070160866 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1561
0.012630606070160866 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1563
0.012630606070160866 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1579
0.013594230636954308 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1072
0.013594230636954308 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1610
0.013594230636954308 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1631
0.013594230636954308 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1723
0.013594230636954308 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1724
0.013789531774818897 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1009
0.01304248720407486 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1007
0.01304248720407486 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1589
0.01304248720407486 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1648
0.011896423995494843 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC580_data_wdata_ex_18
0.011896423995494843 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1645
0.011896423995494843 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1652
0.010840918868780136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_WE_GLOBAL/clk_en_reg
0.010840918868780136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U276
0.013661472126841545 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC647_wdata_a_q_29
0.013698072172701359 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[11].CG_Inst/clk_en_reg
0.013698072172701359 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][29]
0.012859134003520012 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[11].CG_Inst/U3
0.012859134003520012 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[16].CG_Inst/U2
0.01172295305877924 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[9].CG_Inst/U2
0.01172295305877924 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[24].CG_Inst/U2
0.01172295305877924 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][29]
0.010897958651185036 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[15].CG_Inst/U2
0.010958254337310791 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[2].CG_Inst/U2
0.010958254337310791 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[15].CG_Inst/clk_en_reg
0.010958254337310791 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[23].CG_Inst/U2
0.011854834854602814 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[7].CG_Inst/U2
0.011854834854602814 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[15].CG_Inst/U3
0.011854834854602814 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[25].CG_Inst/U2
0.011854834854602814 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[31].CG_Inst/U2
0.013771994970738888 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[18].CG_Inst/U2
0.012679112143814564 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][9]
0.011535479687154293 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][10]
0.011535479687154293 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][10]
0.010805625468492508 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][8]
0.01102571003139019 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][14]
0.01102571003139019 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][14]
0.013126814737915993 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[10]
0.013792399317026138 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[14]
0.013792399317026138 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[8]
0.013054799288511276 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[14]
0.011909876018762589 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U43
0.011909876018762589 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U44
0.011909876018762589 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U47
0.010970136150717735 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U23
0.010970136150717735 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U33
0.010970136150717735 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U54
0.010836117900907993 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U15
0.010836117900907993 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U50
0.010836117900907993 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U53
0.010836117900907993 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U55
0.010836117900907993 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U56
0.011620907112956047 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U14
0.011620907112956047 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U25
0.0136549212038517 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U13
0.011841668747365475 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][13]
0.01363263837993145 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][15]
0.012692589312791824 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][14]
0.011547727510333061 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][27]
0.011547727510333061 peripherals_i/apb_spi_master_i/u_txfifo/U220
0.010809451341629028 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][15]
0.010809451341629028 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][15]
0.011017560958862305 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][14]
0.011987704783678055 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][14]
0.0131150521337986 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][27]
0.0131150521337986 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][27]
0.010799395851790905 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[14]
0.010799395851790905 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[15]
0.01117948442697525 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[17]
0.01117948442697525 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U210
0.012219849973917007 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U224
0.012238817289471626 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/div_counter_q_reg[3]
0.012028208933770657 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U910
0.012028208933770657 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U912
0.012028208933770657 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1151
0.011345027945935726 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U899
0.011345027945935726 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U900
0.011345027945935726 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U913
0.011345027945935726 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1268
0.011345027945935726 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1269
0.011345027945935726 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1272
0.010600182227790356 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1271
0.010600182227790356 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1289
0.010600182227790356 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1295
0.010600182227790356 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1306
0.010205497965216637 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1274
0.010205497965216637 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1279
0.010205497965216637 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1294
0.010205497965216637 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1297
0.010474659502506256 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1291
0.010474659502506256 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1293
0.010474659502506256 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1299
0.011180906556546688 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1275
0.011180906556546688 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1282
0.011180906556546688 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1290
0.011912435293197632 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[24]
0.012257284484803677 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[25]
0.01193153765052557 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC351_n1523
0.01193153765052557 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[30]
0.01193153765052557 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1267
0.011200958862900734 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U218
0.011200958862900734 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1316
0.010478775948286057 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1249
0.010478775948286057 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1320
0.010478775948286057 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1321
0.010478775948286057 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1330
0.010178187862038612 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1260
0.010549020953476429 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1165
0.010549020953476429 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1499
0.010549020953476429 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1500
0.010549020953476429 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1774
0.011292969807982445 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U298
0.011292969807982445 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1514
0.01199690904468298 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U887
0.01199690904468298 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1527
0.01199690904468298 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1685
0.012248096987605095 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_RC_2_0
0.012248096987605095 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1686
0.011836602352559566 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC60_n808
0.011836602352559566 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U10
0.011836602352559566 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1545
0.011087236925959587 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1536
0.011087236925959587 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1560
0.011087236925959587 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1776
0.010411912575364113 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1047
0.010411912575364113 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1141
0.01022101566195488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1050
0.01022101566195488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1542
0.01022101566195488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1633
0.01022101566195488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1722
0.010679526254534721 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC317_multdiv_operand_a_ex_24
0.010679526254534721 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1014
0.010679526254534721 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1608
0.011439690366387367 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[17]
0.011439690366387367 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1715
0.012089462019503117 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1071
0.012089462019503117 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1586
0.012089462019503117 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1616
0.012089462019503117 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1716
0.012089462019503117 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1717
0.01222073845565319 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[16]
0.01222073845565319 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1575
0.01222073845565319 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1602
0.01222073845565319 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1613
0.011715985834598541 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC352_data_wdata_ex_16
0.011715985834598541 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1583
0.011715985834598541 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1725
0.01094246469438076 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U318
0.01094246469438076 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U323
0.01031343825161457 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC769_multdiv_operand_a_ex_1
0.01031343825161457 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U145
0.01031343825161457 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U326
0.010234108194708824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U143
0.010234108194708824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U321
0.010773424059152603 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_WE_GLOBAL/U3
0.010773424059152603 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U335
0.012175392359495163 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[20].CG_Inst/U2
0.012175392359495163 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[29]
0.011607039719820023 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[12].CG_Inst/U2
0.011607039719820023 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[28].CG_Inst/U2
0.011607039719820023 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U368
0.011607039719820023 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U372
0.011607039719820023 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U373
0.011607039719820023 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U377
0.010836504399776459 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[4].CG_Inst/U2
0.010836504399776459 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[8].CG_Inst/U2
0.010836504399776459 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[17].CG_Inst/U2
0.010836504399776459 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U349
0.010836504399776459 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U361
0.010836504399776459 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U382
0.010275714099407196 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[1].CG_Inst/U2
0.010275714099407196 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[14].CG_Inst/U2
0.010275714099407196 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U354
0.010275714099407196 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U360
0.010275714099407196 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U369
0.010313378646969795 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[22].CG_Inst/U2
0.010313378646969795 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U74
0.010313378646969795 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U366
0.010313378646969795 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U374
0.010313378646969795 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U381
0.010916760191321373 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[3].CG_Inst/U2
0.010916760191321373 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[19].CG_Inst/U2
0.010916760191321373 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U346
0.010916760191321373 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U358
0.010916760191321373 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U371
0.010916760191321373 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U383
0.011686076410114765 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[5].CG_Inst/U2
0.011686076410114765 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[10].CG_Inst/U2
0.011686076410114765 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[11].CG_Inst/U2
0.011686076410114765 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[15].CG_Inst/CTS_cdb_buf_00390
0.011686076410114765 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U362
0.011686076410114765 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U363
0.011686076410114765 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U379
0.012209275737404823 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[29].CG_Inst/U2
0.012209275737404823 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[30].CG_Inst/U2
0.012209275737404823 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U370
0.012209275737404823 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U378
0.012209275737404823 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U385
0.012109573930501938 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[13].CG_Inst/U2
0.012109573930501938 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[21].CG_Inst/U2
0.012109573930501938 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U380
0.011470643803477287 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[26].CG_Inst/U2
0.011724302545189857 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[9]
0.010951540432870388 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[5]
0.010951540432870388 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[13]
0.010318408720195293 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[15]
0.01023082248866558 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U46
0.01023082248866558 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U48
0.01023082248866558 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U49
0.01023082248866558 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U57
0.01023082248866558 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U58
0.01023082248866558 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U64
0.010764889419078827 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[1]
0.011540859937667847 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[2]
0.011540859937667847 peripherals_i/apb_i2c_i/byte_controller/bit_controller/scl_oen_reg
0.010845158249139786 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][3]
0.010279505513608456 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][3]
0.010279505513608456 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][13]
0.01030891202390194 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U193
0.01030891202390194 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U196
0.01030891202390194 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U201
0.01030891202390194 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][13]
0.01090788934379816 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][3]
0.01167764887213707 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][3]
0.01167764887213707 peripherals_i/apb_spi_master_i/u_txfifo/U79
0.01167764887213707 peripherals_i/apb_spi_master_i/u_txfifo/U165
0.012206138111650944 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][15]
0.012206138111650944 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][13]
0.012114652432501316 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U192
0.012114652432501316 peripherals_i/apb_spi_master_i/u_txfifo/U219
0.011479740962386131 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][14]
0.010707329958677292 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][27]
0.010210683569312096 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][21]
0.010354623198509216 peripherals_i/apb_spi_master_i/u_txfifo/U160
0.011014007031917572 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][21]
0.01177920214831829 peripherals_i/apb_spi_master_i/u_txfifo/U110
0.01177920214831829 peripherals_i/apb_spi_master_i/u_txfifo/U115
0.01223706640303135 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][21]
0.011364588513970375 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[11]
0.011364588513970375 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U202
0.010616036131978035 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[12]
0.010616036131978035 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[13]
0.010616036131978035 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U200
0.010208075866103172 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U198
0.010208075866103172 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U222
0.010462018661201 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[16]
0.010462018661201 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U192
0.011162763461470604 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[18]
0.011162763461470604 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U190
0.011898556724190712 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[19]
0.011898556724190712 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[20]
0.012257345952093601 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[21]
0.012257345952093601 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U176
0.012257345952093601 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U180
0.011946111917495728 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[23]
0.011946111917495728 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U172
0.010493045672774315 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[29]
0.010493045672774315 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U194
0.010177722200751305 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[30]
0.01103617250919342 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/div_counter_q_reg[4]
0.011361366137862206 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/div_counter_q_reg[2]
0.01120600476861 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U897
0.01120600476861 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U909
0.01120600476861 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U911
0.010704491287469864 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/clk_gate_div_counter_q_reg/latch
0.010704491287469864 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U903
0.010704491287469864 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U904
0.010704491287469864 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1273
0.010156877338886261 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[7]
0.010156877338886261 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[6]
0.009863880462944508 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1278
0.010054726153612137 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[15]
0.010564939118921757 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[11]
0.010564939118921757 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[10]
0.011095251888036728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[14]
0.011346273124217987 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[31]
0.01111162081360817 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U939
0.01111162081360817 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1262
0.01111162081360817 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1308
0.01058416161686182 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC770_multdiv_operand_a_ex_1
0.01058416161686182 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U26
0.01058416161686182 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1309
0.01058416161686182 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1314
0.010063864290714264 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1163
0.010063864290714264 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1411
0.010063864290714264 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1412
0.009850679896771908 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U205
0.009850679896771908 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U221
0.009850679896771908 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U888
0.009850679896771908 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1410
0.010125679895281792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U204
0.010125679895281792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1264
0.010125679895281792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1477
0.010671085678040981 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[31]
0.010671085678040981 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1166
0.010671085678040981 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1530
0.011185569688677788 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC514_core_lsu_addr_18
0.011185569688677788 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1145
0.011185569688677788 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1146
0.011368082836270332 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1147
0.011368082836270332 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1531
0.011065591126680374 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U594
0.011065591126680374 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U919
0.011065591126680374 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1000
0.01051531545817852 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC510_core_lsu_addr_17
0.01051531545817852 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC80_core_lsu_addr_31
0.01051531545817852 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC475_multdiv_operand_a_ex_14
0.01051531545817852 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1750
0.009873474016785622 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC853_core_lsu_addr_20
0.009873474016785622 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC379_multdiv_operand_a_ex_30
0.009873474016785622 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U998
0.009873474016785622 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1528
0.009873474016785622 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1543
0.010202486999332905 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[30]
0.010202486999332905 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1556
0.010202486999332905 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1713
0.010752463713288307 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC76_core_lsu_addr_26
0.010752463713288307 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1582
0.010752463713288307 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1592
0.011223948560655117 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U377
0.011223948560655117 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC524_multdiv_operand_a_ex_17
0.011223948560655117 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC369_multdiv_operand_a_ex_21
0.011223948560655117 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1611
0.011320340447127819 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U46
0.011320340447127819 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1612
0.01095609925687313 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U24
0.01095609925687313 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U69
0.01095609925687313 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U130
0.010397812351584435 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_RC_11_0
0.010397812351584435 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U332
0.009945479221642017 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U93
0.009945479221642017 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U118
0.009945479221642017 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U328
0.009893234819173813 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U28
0.009893234819173813 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U120
0.009893234819173813 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U121
0.009893234819173813 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U156
0.010290535166859627 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC423_n296
0.010290535166859627 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U123
0.010290535166859627 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U336
0.010290535166859627 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U337
0.010858990252017975 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U122
0.011314473114907742 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_WE_GLOBAL/U2
0.0108970757573843 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U367
0.0108970757573843 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U375
0.010330984368920326 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U344
0.010330984368920326 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U359
0.009916998445987701 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U28
0.009916998445987701 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U353
0.009916998445987701 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U355
0.009916998445987701 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U365
0.009939011186361313 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U350
0.009939011186361313 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U357
0.009939011186361313 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U384
0.010373882949352264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U345
0.010373882949352264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U348
0.010373882949352264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U351
0.010373882949352264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U352
0.010931086726486683 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC316_multdiv_operand_a_ex_24
0.010931086726486683 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U356
0.010931086726486683 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U364
0.011311156675219536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U376
0.011240243911743164 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[6].CG_Inst/U2
0.011240243911743164 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[27].CG_Inst/U2
0.011322276666760445 peripherals_i/apb_i2c_i/byte_controller/core_cmd_reg[2]
0.011322276666760445 peripherals_i/apb_i2c_i/byte_controller/clk_gate_core_cmd_reg/latch
0.0109621062874794 peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_gate_sda_chk_reg/latch
0.0109621062874794 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U71
0.010404357686638832 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U37
0.010404357686638832 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U63
0.010404357686638832 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U69
0.010404357686638832 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U72
0.009949030354619026 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[0]
0.009949030354619026 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U31
0.009949030354619026 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U59
0.009890780784189701 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U65
0.009890780784189701 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U66
0.009890780784189701 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U67
0.009890780784189701 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U68
0.010284272953867912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[16]
0.010852467268705368 peripherals_i/apb_i2c_i/byte_controller/bit_controller/sda_oen_reg
0.01131729781627655 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][3]
0.010903441347181797 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][5]
0.010337349027395248 peripherals_i/apb_spi_master_i/u_txfifo/U78
0.009919825941324234 peripherals_i/apb_spi_master_i/u_txfifo/U82
0.009935817681252956 peripherals_i/apb_spi_master_i/u_txfifo/U137
0.009935817681252956 peripherals_i/apb_spi_master_i/u_txfifo/U164
0.010367467999458313 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U198
0.010924974456429482 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][5]
0.010924974456429482 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][5]
0.01130886934697628 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][15]
0.011243905872106552 peripherals_i/apb_spi_master_i/u_txfifo/U223
0.01078551635146141 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][14]
0.01078551635146141 peripherals_i/apb_spi_master_i/u_txfifo/U159
0.010228371247649193 peripherals_i/apb_spi_master_i/u_txfifo/U163
0.00987247284501791 peripherals_i/apb_spi_master_i/u_txfifo/U109
0.009982572868466377 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][29]
0.009982572868466377 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][21]
0.01046689786016941 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][29]
0.011026659049093723 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][29]
0.011026659049093723 peripherals_i/apb_spi_master_i/u_txfifo/U100
0.011026659049093723 peripherals_i/apb_spi_master_i/u_txfifo/U113
0.011216286569833755 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[9]
0.010719059035182 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[10]
0.010719059035182 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U196
0.010719059035182 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U204
0.010719059035182 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U208
0.010168683715164661 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U199
0.010168683715164661 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U201
0.010168683715164661 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U207
0.009865963831543922 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U197
0.009865963831543922 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U209
0.009865963831543922 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U221
0.010045690461993217 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U189
0.010045690461993217 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U191
0.010045690461993217 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U214
0.010045690461993217 peripherals_i/apb_spi_master_i/u_spictrl/U341
0.010045690461993217 peripherals_i/apb_spi_master_i/u_spictrl/U375
0.01055187452584505 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U179
0.01055187452584505 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U215
0.01055187452584505 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U217
0.01055187452584505 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U223
0.0110852662473917 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U175
0.0110852662473917 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U216
0.0110852662473917 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U218
0.0110852662473917 peripherals_i/apb_spi_master_i/u_spictrl/U323
0.011346399784088135 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[22]
0.011346399784088135 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U205
0.011346399784088135 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U206
0.011122267693281174 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[24]
0.011122267693281174 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U171
0.010598212480545044 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[25]
0.010598212480545044 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U193
0.010074226185679436 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U174
0.010074226185679436 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U185
0.009850304573774338 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U186
0.010115250945091248 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/tx_CS_reg[0]
0.010115250945091248 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[31]
0.010026885196566582 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U132
0.010191008448600769 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[1]
0.010191008448600769 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U124
0.010191008448600769 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U125
0.01073923148214817 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[0]
0.01073923148214817 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[4]
0.011216014623641968 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[15]
0.011216014623641968 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U59
0.01132414024323225 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U128
0.010968081653118134 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[14]
0.010410912334918976 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[12]
0.010410912334918976 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U119
0.009952636435627937 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[11]
0.011858909390866756 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[15]
0.011667104437947273 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1169
0.011667104437947273 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1173
0.011667104437947273 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1176
0.011667104437947273 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1180
0.011057659052312374 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1152
0.011057659052312374 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1177
0.010392566211521626 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U918
0.010034624487161636 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[4]
0.010034624487161636 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[3]
0.010260519571602345 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[8]
0.010260519571602345 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[2]
0.010872721672058105 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[9]
0.011511340737342834 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[13]
0.011816340498626232 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[12]
0.011539358645677567 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U209
0.011539358645677567 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U213
0.010911405086517334 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1377
0.010911405086517334 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1378
0.010292088612914085 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC56_FE_OFN735_multdiv_operand_a_ex_5
0.010292088612914085 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC763_multdiv_operand_a_ex_5
0.010292088612914085 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U961
0.010292088612914085 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1247
0.010292088612914085 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1319
0.010292088612914085 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1402
0.010040994733572006 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1265
0.010040994733572006 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1401
0.010040994733572006 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1413
0.010040994733572006 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1468
0.010040994733572006 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1487
0.010374963283538818 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U978
0.010374963283538818 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1338
0.011031909845769405 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U994
0.011031909845769405 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1055
0.011649427004158497 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1003
0.011649427004158497 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1362
0.011649427004158497 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1363
0.011865446344017982 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U991
0.011865446344017982 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1438
0.011496186256408691 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC517_multdiv_operand_a_ex_15
0.011496186256408691 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1361
0.011496186256408691 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1461
0.010827954858541489 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC511_multdiv_operand_a_ex_13
0.010827954858541489 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1437
0.010827954858541489 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1445
0.010827954858541489 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1751
0.01022363267838955 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[15]
0.01022363267838955 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[11]
0.010044755414128304 core_region_i/CORE.RISCV_CORE/FE_OFC854_core_lsu_addr_20
0.010044755414128304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC302_FE_OFN179_data_wdata_ex_11
0.010044755414128304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U982
0.010044755414128304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1747
0.010437529534101486 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC74_core_lsu_addr_25
0.010437529534101486 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC819_multdiv_operand_a_ex_10
0.010437529534101486 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U976
0.011098260059952736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U139
0.011098260059952736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U140
0.011098260059952736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U996
0.011098260059952736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1142
0.011098260059952736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1144
0.011666841804981232 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U380
0.011666841804981232 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC283_FE_OFN170_data_wdata_ex_15
0.011666841804981232 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1578
0.011666841804981232 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1748
0.011666841804981232 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1752
0.01178660150617361 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC843_n275
0.01178660150617361 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U71
0.01178660150617361 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U73
0.01178660150617361 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC271_FE_OFN173_data_wdata_ex_14
0.011354274116456509 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U70
0.011354274116456509 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U132
0.011354274116456509 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U361
0.011354274116456509 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U374
0.010689382441341877 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC849_n283
0.010689382441341877 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U66
0.010689382441341877 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U68
0.010151567868888378 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U44
0.010151567868888378 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U146
0.010151567868888378 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U364
0.010151567868888378 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U369
0.010093428194522858 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U34
0.010093428194522858 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U59
0.010093428194522858 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U60
0.010093428194522858 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U125
0.010093428194522858 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U359
0.01057376153767109 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U35
0.01057376153767109 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U367
0.0106041319668293 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U347
0.010100269690155983 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U29
0.010122383944690228 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC301_FE_OFN179_data_wdata_ex_11
0.011313347145915031 core_region_i/CORE.RISCV_CORE/id_stage_i/U265
0.011313347145915031 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[19]
0.01177273504436016 core_region_i/CORE.RISCV_CORE/id_stage_i/U257
0.01169199775904417 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[25]
0.010206874459981918 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][26]
0.010206874459981918 core_region_i/CORE.RISCV_CORE/cs_registers_i/U336
0.01079430989921093 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][25]
0.01079430989921093 core_region_i/CORE.RISCV_CORE/cs_registers_i/U329
0.01079430989921093 core_region_i/CORE.RISCV_CORE/cs_registers_i/U338
0.011465968564152718 core_region_i/CORE.RISCV_CORE/id_stage_i/U194
0.011465968564152718 core_region_i/CORE.RISCV_CORE/id_stage_i/U201
0.011465968564152718 core_region_i/CORE.RISCV_CORE/cs_registers_i/U331
0.011859431862831116 core_region_i/CORE.RISCV_CORE/if_stage_i/U109
0.011859431862831116 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[26]
0.011859431862831116 core_region_i/CORE.RISCV_CORE/cs_registers_i/U337
0.011674175038933754 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[25]
0.011674175038933754 core_region_i/CORE.RISCV_CORE/cs_registers_i/U330
0.011067098937928677 core_region_i/CORE.RISCV_CORE/if_stage_i/U99
0.011067098937928677 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[18]
0.010400129482150078 core_region_i/CORE.RISCV_CORE/if_stage_i/U51
0.010400129482150078 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[17]
0.010400129482150078 core_region_i/CORE.RISCV_CORE/cs_registers_i/U190
0.010036159306764603 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[19]
0.010036159306764603 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[20]
0.010255299508571625 core_region_i/CORE.RISCV_CORE/if_stage_i/U48
0.010255299508571625 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[24]
0.010255299508571625 core_region_i/CORE.RISCV_CORE/cs_registers_i/U253
0.010255299508571625 core_region_i/CORE.RISCV_CORE/cs_registers_i/U254
0.01086507923901081 core_region_i/CORE.RISCV_CORE/if_stage_i/U70
0.01086507923901081 core_region_i/CORE.RISCV_CORE/if_stage_i/U102
0.01086507923901081 core_region_i/CORE.RISCV_CORE/cs_registers_i/U246
0.011505579575896263 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][24]
0.011816686019301414 core_region_i/CORE.RISCV_CORE/cs_registers_i/U421
0.01154598593711853 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][19]
0.01154598593711853 core_region_i/CORE.RISCV_CORE/cs_registers_i/U422
0.010920020751655102 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][20]
0.011866774410009384 FE_OFC14_n1
0.011866774410009384 peripherals_i/FE_OFC80_n1
0.011662069708108902 peripherals_i/apb_i2c_i/byte_controller/c_state_reg[0]
0.011662069708108902 peripherals_i/apb_i2c_i/byte_controller/U59
0.011788870207965374 peripherals_i/apb_i2c_i/byte_controller/core_cmd_reg[3]
0.011361422017216682 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U38
0.011361422017216682 peripherals_i/apb_i2c_i/byte_controller/core_cmd_reg[0]
0.010697174817323685 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U39
0.010697174817323685 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U40
0.010697174817323685 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U73
0.010155772790312767 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U34
0.010155772790312767 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U35
0.010090433992445469 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cmd_stop_reg
0.010090433992445469 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U41
0.010566215962171555 peripherals_i/apb_i2c_i/byte_controller/bit_controller/sda_chk_reg
0.011802799999713898 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][5]
0.01129918359220028 peripherals_i/apb_spi_master_i/u_txfifo/U136
0.010611863806843758 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][5]
0.010103732347488403 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][5]
0.010118583217263222 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][5]
0.010118583217263222 peripherals_i/apb_spi_master_i/u_txfifo/U81
0.010118583217263222 peripherals_i/apb_spi_master_i/u_txfifo/U138
0.010635491460561752 peripherals_i/apb_spi_master_i/u_txfifo/U74
0.010635491460561752 peripherals_i/apb_spi_master_i/u_txfifo/U135
0.011696338653564453 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][15]
0.011696338653564453 peripherals_i/apb_spi_master_i/u_txfifo/U222
0.011151162907481194 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][14]
0.010487660765647888 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][27]
0.010487660765647888 peripherals_i/apb_spi_master_i/u_txfifo/U162
0.01006547175347805 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][27]
0.01006547175347805 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][21]
0.010201912373304367 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][29]
0.010201912373304367 peripherals_i/apb_spi_master_i/u_txfifo/U114
0.010786199010908604 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][23]
0.011458974331617355 peripherals_i/apb_spi_master_i/u_txfifo/U111
0.011458974331617355 peripherals_i/apb_spi_master_i/u_txfifo/U116
0.011458974331617355 peripherals_i/apb_spi_master_i/u_txfifo/U118
0.011857818812131882 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][23]
0.011679514311254025 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][27]
0.011075302958488464 peripherals_i/apb_spi_master_i/u_spictrl/U359
0.01040692999958992 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U195
0.01040692999958992 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U203
0.01040692999958992 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U212
0.01040692999958992 peripherals_i/apb_spi_master_i/u_spictrl/U349
0.010037284344434738 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[5]
0.010037284344434738 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[6]
0.010249746963381767 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[4]
0.010249746963381767 peripherals_i/apb_spi_master_i/u_spictrl/U343
0.010857021436095238 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[3]
0.010857021436095238 peripherals_i/apb_spi_master_i/u_spictrl/U327
0.010857021436095238 peripherals_i/apb_spi_master_i/u_spictrl/U367
0.011499254032969475 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[0]
0.011499254032969475 peripherals_i/apb_spi_master_i/u_spictrl/U369
0.011551940813660622 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U177
0.011551940813660622 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U219
0.010928064584732056 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[26]
0.010928064584732056 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U173
0.010928064584732056 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U183
0.010928064584732056 peripherals_i/apb_spi_master_i/u_spictrl/U345
0.01030433177947998 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[27]
0.01030433177947998 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U184
0.010040379129350185 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[28]
0.010362321510910988 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U226
0.011015785858035088 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U155
0.011015785858035088 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U164
0.011015785858035088 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U225
0.011638353578746319 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U150
0.011638353578746319 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U151
0.011638353578746319 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U160
0.011867801658809185 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U87
0.011867801658809185 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U158
0.011867801658809185 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U159
0.011867801658809185 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U161
0.011867801658809185 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U162
0.011509886011481285 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U14
0.011509886011481285 peripherals_i/apb_spi_master_i/u_spictrl/U20
0.011509886011481285 peripherals_i/apb_spi_master_i/u_spictrl/U298
0.0108444569632411 peripherals_i/apb_spi_master_i/u_spictrl/state_reg[2]
0.0108444569632411 peripherals_i/apb_spi_master_i/u_spictrl/U106
0.0108444569632411 peripherals_i/apb_spi_master_i/u_spictrl/U299
0.010234406217932701 peripherals_i/apb_spi_master_i/u_spictrl/state_reg[1]
0.010234406217932701 peripherals_i/apb_spi_master_i/u_spictrl/state_reg[0]
0.010041661560535431 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/FE_DBTC10_tx_done
0.010041661560535431 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[2]
0.010423779487609863 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U130
0.010423779487609863 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U131
0.011082344688475132 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U91
0.011082344688475132 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U108
0.011082344688475132 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U112
0.011082344688475132 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U129
0.011082344688475132 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U153
0.01165724080055952 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U92
0.011791054159402847 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U111
0.011791054159402847 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U116
0.011791054159402847 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U117
0.011791054159402847 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U127
0.011368532665073872 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U105
0.011368532665073872 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U106
0.010704981163144112 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U118
0.010160041972994804 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U93
0.010160041972994804 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U103
0.010160041972994804 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U110
0.01332947425544262 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[14]
0.013036730699241161 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1175
0.013036730699241161 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1219
0.013036730699241161 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1220
0.012114848010241985 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1174
0.011110099032521248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1153
0.011110099032521248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1154
0.011110099032521248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1756
0.011110099032521248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1757
0.010569969192147255 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U142
0.010569969192147255 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U915
0.010569969192147255 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U916
0.010569969192147255 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1156
0.010911975055932999 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U895
0.010911975055932999 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1157
0.010911975055932999 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1754
0.011837873607873917 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC365_n1569
0.011837873607873917 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1255
0.011837873607873917 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1266
0.011837873607873917 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1529
0.012804362922906876 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[15]
0.012804362922906876 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U228
0.012804362922906876 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U927
0.012804362922906876 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1367
0.01326792687177658 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U925
0.01326792687177658 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U932
0.01326792687177658 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1366
0.012853486463427544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U222
0.012853486463427544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1256
0.012853486463427544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1258
0.012853486463427544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1515
0.012853486463427544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1760
0.011909021064639091 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U949
0.011909021064639091 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U963
0.011909021064639091 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1404
0.010976487770676613 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1403
0.010976487770676613 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1469
0.010597804561257362 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U966
0.010597804561257362 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1478
0.010597804561257362 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1479
0.011099801398813725 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1480
0.011099801398813725 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1488
0.011099801398813725 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1489
0.012087671086192131 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC294_FE_OFN188_data_wdata_ex_8
0.012087671086192131 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1462
0.013015438802540302 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1365
0.013015438802540302 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1447
0.013337640091776848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1364
0.013337640091776848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1439
0.013337640091776848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1441
0.013337640091776848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1446
0.012777624651789665 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U642
0.011767533607780933 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1516
0.011767533607780933 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1743
0.010854959487915039 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1735
0.010854959487915039 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1739
0.010585464537143707 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC72_core_lsu_addr_24
0.010585464537143707 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC377_multdiv_operand_a_ex_7
0.010585464537143707 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC82_n1
0.010585464537143707 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U207
0.010585464537143707 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1736
0.010585464537143707 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1746
0.011179621331393719 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC798_multdiv_operand_a_ex_8
0.011179621331393719 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[14]
0.012178968638181686 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC78_core_lsu_addr_27
0.0130399065092206 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U74
0.0130399065092206 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U370
0.0130399065092206 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U383
0.0130399065092206 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1605
0.013224013149738312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U23
0.013224013149738312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U75
0.01257508434355259 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U63
0.01257508434355259 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U95
0.01257508434355259 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U339
0.011574603617191315 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U42
0.011574603617191315 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U65
0.011574603617191315 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U127
0.010764564387500286 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U61
0.010764564387500286 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U62
0.010764564387500286 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U234
0.010676348581910133 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC261_n214
0.010676348581910133 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U237
0.011398647911846638 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U342
0.011429459787905216 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[26]
0.01066884770989418 core_region_i/CORE.RISCV_CORE/id_stage_i/U248
0.010703006759285927 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[17]
0.011490661650896072 core_region_i/CORE.RISCV_CORE/id_stage_i/U261
0.011490661650896072 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[22]
0.01250445656478405 core_region_i/CORE.RISCV_CORE/FE_OFC504_n146
0.01320077944546938 core_region_i/CORE.RISCV_CORE/id_stage_i/U259
0.01320077944546938 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[23]
0.013082415796816349 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC293_FE_OFN188_data_wdata_ex_8
0.013082415796816349 core_region_i/CORE.RISCV_CORE/U12
0.01225781999528408 core_region_i/CORE.RISCV_CORE/if_stage_i/U47
0.01225781999528408 core_region_i/CORE.RISCV_CORE/if_stage_i/U98
0.011260207742452621 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[25]
0.011260207742452621 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[19]
0.010631576180458069 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[24]
0.010846897959709167 core_region_i/CORE.RISCV_CORE/cs_registers_i/U424
0.010846897959709167 core_region_i/CORE.RISCV_CORE/cs_registers_i/U495
0.011730315163731575 core_region_i/CORE.RISCV_CORE/cs_registers_i/U390
0.011730315163731575 core_region_i/CORE.RISCV_CORE/cs_registers_i/U423
0.011730315163731575 core_region_i/CORE.RISCV_CORE/cs_registers_i/U426
0.012739917263388634 core_region_i/CORE.RISCV_CORE/id_stage_i/U163
0.012739917263388634 core_region_i/CORE.RISCV_CORE/id_stage_i/U199
0.012739917263388634 core_region_i/CORE.RISCV_CORE/cs_registers_i/U333
0.012739917263388634 core_region_i/CORE.RISCV_CORE/cs_registers_i/U427
0.013329708017408848 core_region_i/CORE.RISCV_CORE/id_stage_i/U192
0.013329708017408848 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U503
0.013047016225755215 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U508
0.013047016225755215 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U509
0.012128866277635098 core_region_i/CORE.RISCV_CORE/cs_registers_i/U249
0.012128866277635098 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U505
0.011121407151222229 core_region_i/CORE.RISCV_CORE/if_stage_i/U37
0.011121407151222229 core_region_i/CORE.RISCV_CORE/cs_registers_i/U256
0.011121407151222229 core_region_i/CORE.RISCV_CORE/cs_registers_i/U257
0.010572247207164764 core_region_i/CORE.RISCV_CORE/cs_registers_i/U281
0.010904057882726192 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[21]
0.011826246976852417 core_region_i/CORE.RISCV_CORE/cs_registers_i/U239
0.011826246976852417 core_region_i/CORE.RISCV_CORE/cs_registers_i/U240
0.011826246976852417 core_region_i/CORE.RISCV_CORE/cs_registers_i/U247
0.011826246976852417 core_region_i/CORE.RISCV_CORE/cs_registers_i/U344
0.011826246976852417 core_region_i/CORE.RISCV_CORE/cs_registers_i/U345
0.012795504182577133 core_region_i/CORE.RISCV_CORE/cs_registers_i/U238
0.012795504182577133 core_region_i/CORE.RISCV_CORE/cs_registers_i/U245
0.012795504182577133 core_region_i/CORE.RISCV_CORE/cs_registers_i/U496
0.012795504182577133 core_region_i/CORE.RISCV_CORE/cs_registers_i/U497
0.01326821930706501 core_region_i/CORE.RISCV_CORE/cs_registers_i/U384
0.01326821930706501 core_region_i/CORE.RISCV_CORE/cs_registers_i/U419
0.01326821930706501 core_region_i/CORE.RISCV_CORE/cs_registers_i/U519
0.01326821930706501 core_region_i/CORE.RISCV_CORE/cs_registers_i/U521
0.01326821930706501 core_region_i/CORE.RISCV_CORE/cs_registers_i/U522
0.01286322996020317 core_region_i/CORE.RISCV_CORE/cs_registers_i/U252
0.01286322996020317 core_region_i/CORE.RISCV_CORE/cs_registers_i/U418
0.01286322996020317 core_region_i/CORE.RISCV_CORE/cs_registers_i/U520
0.010863086208701134 peripherals_i/apb_i2c_i/byte_controller/U7
0.010583072900772095 peripherals_i/apb_i2c_i/byte_controller/U11
0.011169204488396645 peripherals_i/apb_i2c_i/byte_controller/U13
0.012166939675807953 peripherals_i/apb_i2c_i/byte_controller/c_state_reg[1]
0.012166939675807953 peripherals_i/apb_i2c_i/byte_controller/c_state_reg[2]
0.013032671064138412 peripherals_i/apb_i2c_i/byte_controller/U63
0.013032671064138412 peripherals_i/apb_i2c_i/byte_controller/U65
0.013032671064138412 peripherals_i/apb_i2c_i/byte_controller/U66
0.013227393850684166 peripherals_i/apb_i2c_i/byte_controller/U41
0.013227393850684166 peripherals_i/apb_i2c_i/byte_controller/U56
0.013227393850684166 peripherals_i/apb_i2c_i/byte_controller/U57
0.013227393850684166 peripherals_i/apb_i2c_i/byte_controller/U64
0.012585829943418503 peripherals_i/apb_i2c_i/byte_controller/U70
0.011586332693696022 peripherals_i/apb_i2c_i/byte_controller/bit_controller/FE_DBTC8_i2c_al
0.011586332693696022 peripherals_i/apb_i2c_i/byte_controller/c_state_reg[4]
0.011586332693696022 peripherals_i/apb_i2c_i/byte_controller/core_cmd_reg[1]
0.010770900174975395 peripherals_i/apb_i2c_i/byte_controller/ack_out_reg
0.011387299746274948 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U60
0.011387299746274948 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U61
0.013209596276283264 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][5]
0.013209596276283264 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][2]
0.01324206218123436 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][2]
0.01324206218123436 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][3]
0.012479668483138084 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][1]
0.012479668483138084 peripherals_i/apb_spi_master_i/u_txfifo/U80
0.01144113577902317 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][1]
0.01144113577902317 peripherals_i/apb_spi_master_i/u_txfifo/U73
0.010674070566892624 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][3]
0.010674070566892624 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][2]
0.010674070566892624 peripherals_i/apb_spi_master_i/u_txfifo/U134
0.010697254911065102 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][2]
0.010697254911065102 peripherals_i/apb_spi_master_i/u_txfifo/U77
0.010697254911065102 peripherals_i/apb_spi_master_i/u_txfifo/U87
0.011479014530777931 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U195
0.011479014530777931 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][3]
0.011479014530777931 peripherals_i/apb_spi_master_i/u_txfifo/U84
0.012493308633565903 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][1]
0.012493308633565903 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][1]
0.013196527026593685 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][15]
0.013196527026593685 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][2]
0.013088924810290337 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][14]
0.013088924810290337 peripherals_i/apb_spi_master_i/u_txfifo/U221
0.012269589118659496 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][21]
0.012269589118659496 peripherals_i/apb_spi_master_i/u_txfifo/U161
0.011270862072706223 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][29]
0.011270862072706223 peripherals_i/apb_spi_master_i/u_txfifo/U117
0.010634738951921463 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][29]
0.010634738951921463 peripherals_i/apb_spi_master_i/u_txfifo/U102
0.010634738951921463 peripherals_i/apb_spi_master_i/u_txfifo/U112
0.010839434340596199 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][23]
0.01171811856329441 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][21]
0.01171811856329441 peripherals_i/apb_spi_master_i/u_txfifo/U99
0.012729410082101822 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][27]
0.012729410082101822 peripherals_i/apb_spi_master_i/u_txfifo/U103
0.012729410082101822 peripherals_i/apb_spi_master_i/u_txfifo/U105
0.013327314518392086 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][21]
0.013055102899670601 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][29]
0.013055102899670601 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[8]
0.012141263112425804 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[7]
0.012141263112425804 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U182
0.01113167218863964 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U181
0.01113167218863964 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U211
0.01113167218863964 peripherals_i/apb_spi_master_i/u_spictrl/U347
0.01113167218863964 peripherals_i/apb_spi_master_i/u_spictrl/U353
0.01113167218863964 peripherals_i/apb_spi_master_i/u_spictrl/U355
0.010573937557637691 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U169
0.010573937557637691 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U170
0.010573937557637691 peripherals_i/apb_spi_master_i/u_spictrl/U331
0.010573937557637691 peripherals_i/apb_spi_master_i/u_spictrl/U361
0.010895660147070885 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U187
0.010895660147070885 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U188
0.010895660147070885 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U213
0.011814059689640999 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U166
0.012785921804606915 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[2]
0.012785921804606915 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U167
0.012785921804606915 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U227
0.012785921804606915 peripherals_i/apb_spi_master_i/u_spictrl/U357
0.01326763816177845 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[1]
0.01326763816177845 peripherals_i/apb_spi_master_i/u_spictrl/U314
0.01326763816177845 peripherals_i/apb_spi_master_i/u_spictrl/U315
0.01326763816177845 peripherals_i/apb_spi_master_i/u_spictrl/U319
0.012872174382209778 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U165
0.012872174382209778 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U220
0.012872174382209778 peripherals_i/apb_spi_master_i/u_spictrl/U329
0.011933883652091026 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U178
0.011933883652091026 peripherals_i/apb_spi_master_i/u_spictrl/U335
0.010994739830493927 peripherals_i/apb_spi_master_i/u_spictrl/U324
0.010994739830493927 peripherals_i/apb_spi_master_i/u_spictrl/U325
0.010994739830493927 peripherals_i/apb_spi_master_i/u_spictrl/U337
0.011080658063292503 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/clk_gate_data_int_reg/latch
0.011080658063292503 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U152
0.012063328176736832 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U157
0.012063328176736832 peripherals_i/apb_spi_master_i/u_spictrl/U4
0.012063328176736832 peripherals_i/apb_spi_master_i/u_spictrl/U384
0.012998748570680618 peripherals_i/apb_spi_master_i/u_spictrl/U94
0.012998748570680618 peripherals_i/apb_spi_master_i/u_spictrl/U108
0.012998748570680618 peripherals_i/apb_spi_master_i/u_spictrl/U380
0.012998748570680618 peripherals_i/apb_spi_master_i/u_spictrl/U383
0.013341223821043968 peripherals_i/apb_spi_master_i/u_spictrl/U12
0.013341223821043968 peripherals_i/apb_spi_master_i/u_spictrl/U16
0.013341223821043968 peripherals_i/apb_spi_master_i/u_spictrl/U21
0.013341223821043968 peripherals_i/apb_spi_master_i/u_spictrl/U86
0.013341223821043968 peripherals_i/apb_spi_master_i/u_spictrl/U378
0.013341223821043968 peripherals_i/apb_spi_master_i/u_spictrl/U381
0.012798329815268517 peripherals_i/apb_spi_master_i/u_spictrl/U3
0.012798329815268517 peripherals_i/apb_spi_master_i/u_spictrl/U13
0.012798329815268517 peripherals_i/apb_spi_master_i/u_spictrl/U15
0.012798329815268517 peripherals_i/apb_spi_master_i/u_spictrl/U96
0.011792464181780815 peripherals_i/apb_spi_master_i/u_spictrl/U107
0.011792464181780815 peripherals_i/apb_spi_master_i/u_spictrl/U300
0.011792464181780815 peripherals_i/apb_spi_master_i/u_spictrl/U301
0.011792464181780815 peripherals_i/apb_spi_master_i/u_spictrl/U302
0.010871237143874168 peripherals_i/apb_spi_master_i/u_spictrl/U95
0.011158851906657219 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U62
0.011158851906657219 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U88
0.011158851906657219 peripherals_i/apb_spi_master_i/u_spictrl/spi_mode_reg[0]
0.012154903262853622 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U52
0.012154903262853622 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U61
0.012154903262853622 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U89
0.013025348074734211 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[5]
0.013025348074734211 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[3]
0.013025348074734211 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U60
0.013230647891759872 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/clk_gate_counter_reg/latch
0.013230647891759872 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U96
0.013230647891759872 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U97
0.013230647891759872 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U114
0.013230647891759872 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U115
0.01259651966392994 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[6]
0.01259651966392994 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U31
0.01159808412194252 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[13]
0.01159808412194252 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[7]
0.010777335613965988 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U99
0.010777335613965988 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U107
0.010777335613965988 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U122
0.010777335613965988 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U123
0.010667472146451473 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[9]
0.010667472146451473 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[8]
0.011375995352864265 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[10]
0.01490950770676136 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[12]
0.014509187079966068 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1203
0.014509187079966068 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1204
0.013252480886876583 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/divcurr_state_q_reg[1]
0.013252480886876583 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/divcurr_state_q_reg[2]
0.011883887462317944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/divcurr_state_q_reg[0]
0.01114956010133028 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1158
0.01114956010133028 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1755
0.01114956010133028 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1758
0.011618437245488167 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/clk_gate_op_numerator_q_reg/latch
0.011618437245488167 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U890
0.011618437245488167 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U893
0.011618437245488167 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U894
0.01288355328142643 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U208
0.01288355328142643 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U891
0.014203812927007675 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[14]
0.014203812927007675 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1443
0.014837825670838356 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U931
0.014837825670838356 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1442
0.014273898676037788 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U930
0.01298635546118021 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1471
0.01171404030174017 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1470
0.01171404030174017 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1481
0.011195750907063484 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U975
0.011877181008458138 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC324_n1532
0.011877181008458138 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U972
0.01322065107524395 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U985
0.01322065107524395 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1449
0.014482485130429268 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1463
0.014482485130429268 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1464
0.014482485130429268 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1465
0.014919704757630825 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1149
0.014919704757630825 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1440
0.014155586250126362 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC62_core_lsu_addr_14
0.014155586250126362 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC488_n1281
0.014155586250126362 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U648
0.014155586250126362 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1128
0.012779111042618752 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[13]
0.012779111042618752 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1742
0.01153656281530857 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[12]
0.01153656281530857 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U989
0.01153656281530857 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1738
0.01117145549505949 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC613_core_lsu_addr_23
0.01117145549505949 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U987
0.01198420487344265 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1017
0.01198420487344265 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1745
0.01198420487344265 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1749
0.01198420487344265 core_region_i/CORE.RISCV_CORE/ex_block_i/U3
0.01334940455853939 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1008
0.01334940455853939 core_region_i/CORE.RISCV_CORE/ex_block_i/U34
0.014525571838021278 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC818_data_wdata_ex_24
0.014525571838021278 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC592_data_wdata_ex_21
0.014525571838021278 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U385
0.01477828435599804 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U157
0.013894329778850079 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC320_data_wdata_ex_19
0.013894329778850079 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U4
0.012530085630714893 core_region_i/CORE.RISCV_CORE/id_stage_i/U60
0.012530085630714893 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U48
0.012530085630714893 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U239
0.011424442753195763 core_region_i/CORE.RISCV_CORE/id_stage_i/U204
0.011424442753195763 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U31
0.011424442753195763 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U126
0.011301830410957336 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U56
0.011301830410957336 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U242
0.011301830410957336 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U256
0.013682123273611069 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U32
0.01231863908469677 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[27]
0.011332588270306587 core_region_i/CORE.RISCV_CORE/FE_OFC435_n150
0.011332588270306587 core_region_i/CORE.RISCV_CORE/id_stage_i/U270
0.012409192509949207 core_region_i/CORE.RISCV_CORE/id_stage_i/U217
0.013794013299047947 core_region_i/CORE.RISCV_CORE/id_stage_i/U253
0.013794013299047947 core_region_i/CORE.RISCV_CORE/id_stage_i/U255
0.013794013299047947 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[24]
0.014745557680726051 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[21]
0.014585595577955246 core_region_i/CORE.RISCV_CORE/if_stage_i/U53
0.014585595577955246 core_region_i/CORE.RISCV_CORE/debug_unit_i/U84
0.013461817055940628 core_region_i/CORE.RISCV_CORE/if_stage_i/U101
0.013461817055940628 core_region_i/CORE.RISCV_CORE/U11
0.012101148255169392 core_region_i/CORE.RISCV_CORE/U19
0.012101148255169392 core_region_i/CORE.RISCV_CORE/U26
0.011242479085922241 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[21]
0.011533372104167938 core_region_i/CORE.RISCV_CORE/cs_registers_i/U492
0.011533372104167938 core_region_i/CORE.RISCV_CORE/cs_registers_i/U493
0.011533372104167938 core_region_i/CORE.RISCV_CORE/cs_registers_i/U494
0.012734510004520416 core_region_i/CORE.RISCV_CORE/id_stage_i/U173
0.012734510004520416 core_region_i/CORE.RISCV_CORE/cs_registers_i/U341
0.014107751660048962 core_region_i/CORE.RISCV_CORE/id_stage_i/U171
0.014107751660048962 core_region_i/CORE.RISCV_CORE/cs_registers_i/U334
0.014909399673342705 core_region_i/CORE.RISCV_CORE/debug_unit_i/U127
0.014909399673342705 core_region_i/CORE.RISCV_CORE/debug_unit_i/U130
0.014522898942232132 core_region_i/CORE.RISCV_CORE/debug_unit_i/U90
0.014522898942232132 core_region_i/CORE.RISCV_CORE/debug_unit_i/U145
0.01327139139175415 core_region_i/CORE.RISCV_CORE/cs_registers_i/U250
0.01327139139175415 core_region_i/CORE.RISCV_CORE/debug_unit_i/U96
0.0118991918861866 core_region_i/CORE.RISCV_CORE/cs_registers_i/U191
0.0118991918861866 core_region_i/CORE.RISCV_CORE/cs_registers_i/U242
0.0118991918861866 core_region_i/CORE.RISCV_CORE/cs_registers_i/U243
0.011152602732181549 core_region_i/CORE.RISCV_CORE/cs_registers_i/U347
0.011152602732181549 core_region_i/CORE.RISCV_CORE/cs_registers_i/U348
0.011152602732181549 core_region_i/CORE.RISCV_CORE/cs_registers_i/U354
0.011607585474848747 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[22]
0.011607585474848747 core_region_i/CORE.RISCV_CORE/cs_registers_i/U352
0.012867618352174759 core_region_i/CORE.RISCV_CORE/if_stage_i/U54
0.012867618352174759 core_region_i/CORE.RISCV_CORE/cs_registers_i/U351
0.014191610738635063 core_region_i/CORE.RISCV_CORE/cs_registers_i/U388
0.014191610738635063 core_region_i/CORE.RISCV_CORE/cs_registers_i/U414
0.014191610738635063 core_region_i/CORE.RISCV_CORE/cs_registers_i/U498
0.014191610738635063 core_region_i/CORE.RISCV_CORE/cs_registers_i/U499
0.014838069677352905 core_region_i/CORE.RISCV_CORE/cs_registers_i/U386
0.014838069677352905 core_region_i/CORE.RISCV_CORE/cs_registers_i/U459
0.014838069677352905 core_region_i/CORE.RISCV_CORE/cs_registers_i/U515
0.014838069677352905 core_region_i/CORE.RISCV_CORE/cs_registers_i/U517
0.014287020079791546 core_region_i/CORE.RISCV_CORE/cs_registers_i/U343
0.014287020079791546 core_region_i/CORE.RISCV_CORE/cs_registers_i/U461
0.014287020079791546 core_region_i/CORE.RISCV_CORE/cs_registers_i/U462
0.014287020079791546 core_region_i/CORE.RISCV_CORE/cs_registers_i/U518
0.013003597036004066 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][21]
0.013003597036004066 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][22]
0.012796174734830856 peripherals_i/apb_i2c_i/byte_controller/dcnt_reg[1]
0.011547630652785301 peripherals_i/apb_i2c_i/byte_controller/dcnt_reg[0]
0.011168181896209717 peripherals_i/apb_i2c_i/byte_controller/U8
0.011168181896209717 peripherals_i/apb_i2c_i/byte_controller/U9
0.011168181896209717 peripherals_i/apb_i2c_i/byte_controller/U12
0.011168181896209717 peripherals_i/apb_i2c_i/byte_controller/U14
0.01196998544037342 peripherals_i/apb_i2c_i/byte_controller/dcnt_reg[2]
0.01196998544037342 peripherals_i/apb_i2c_i/byte_controller/U4
0.01333298347890377 peripherals_i/apb_i2c_i/byte_controller/shift_reg
0.01451568678021431 peripherals_i/apb_i2c_i/byte_controller/U24
0.01451568678021431 peripherals_i/apb_i2c_i/byte_controller/U25
0.01451568678021431 peripherals_i/apb_i2c_i/byte_controller/U28
0.01451568678021431 peripherals_i/apb_i2c_i/byte_controller/U31
0.01451568678021431 peripherals_i/apb_i2c_i/byte_controller/U38
0.014782877638936043 peripherals_i/apb_i2c_i/byte_controller/U49
0.014782877638936043 peripherals_i/apb_i2c_i/byte_controller/U58
0.014782877638936043 peripherals_i/apb_i2c_i/byte_controller/U71
0.014782877638936043 peripherals_i/apb_i2c_i/byte_controller/U72
0.013908972963690758 peripherals_i/apb_i2c_i/byte_controller/U32
0.013908972963690758 peripherals_i/apb_i2c_i/byte_controller/U33
0.013908972963690758 peripherals_i/apb_i2c_i/byte_controller/U34
0.013908972963690758 peripherals_i/apb_i2c_i/byte_controller/U48
0.013908972963690758 peripherals_i/apb_i2c_i/byte_controller/U69
0.012546082958579063 peripherals_i/apb_i2c_i/byte_controller/U46
0.012546082958579063 peripherals_i/apb_i2c_i/byte_controller/U50
0.012546082958579063 peripherals_i/apb_i2c_i/byte_controller/U51
0.012546082958579063 peripherals_i/apb_i2c_i/byte_controller/U52
0.011433100327849388 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cmd_ack_reg
0.011433100327849388 peripherals_i/apb_i2c_i/byte_controller/U42
0.011295732110738754 peripherals_i/apb_i2c_i/byte_controller/bit_controller/al_reg
0.011295732110738754 peripherals_i/apb_i2c_i/byte_controller/core_txd_reg
0.014746352098882198 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][1]
0.014789021573960781 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][1]
0.013749437406659126 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][2]
0.013749437406659126 peripherals_i/apb_spi_master_i/u_txfifo/U75
0.013749437406659126 peripherals_i/apb_spi_master_i/u_txfifo/U85
0.012334540486335754 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][2]
0.012334540486335754 peripherals_i/apb_spi_master_i/u_txfifo/U83
0.01129063218832016 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][1]
0.011324715800583363 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][1]
0.011324715800583363 peripherals_i/apb_spi_master_i/u_txfifo/U76
0.011324715800583363 peripherals_i/apb_spi_master_i/u_txfifo/U86
0.012393280863761902 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][13]
0.012393280863761902 peripherals_i/apb_spi_master_i/u_txfifo/U167
0.013778786174952984 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][2]
0.013778786174952984 peripherals_i/apb_spi_master_i/u_txfifo/U168
0.014739738777279854 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U197
0.014739738777279854 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][13]
0.014594458043575287 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][15]
0.014594458043575287 peripherals_i/apb_spi_master_i/u_txfifo/U166
0.013477863743901253 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][14]
0.013477863743901253 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][23]
0.01211568620055914 peripherals_i/apb_spi_master_i/u_txfifo/U107
0.011246815323829651 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][23]
0.011523233726620674 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][23]
0.011523233726620674 peripherals_i/apb_spi_master_i/u_txfifo/U104
0.012717919424176216 peripherals_i/apb_spi_master_i/u_txfifo/U108
0.014093460515141487 peripherals_i/apb_spi_master_i/u_txfifo/U101
0.014093460515141487 peripherals_i/apb_spi_master_i/u_txfifo/U106
0.014906156808137894 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][29]
0.014906156808137894 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][23]
0.01453392580151558 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][23]
0.013288280926644802 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[13]
0.013288280926644802 peripherals_i/apb_spi_master_i/u_spictrl/U348
0.011913164518773556 peripherals_i/apb_spi_master_i/u_spictrl/U333
0.011913164518773556 peripherals_i/apb_spi_master_i/u_spictrl/U350
0.011913164518773556 peripherals_i/apb_spi_master_i/u_spictrl/U372
0.01115487702190876 peripherals_i/apb_spi_master_i/u_spictrl/U321
0.01115487702190876 peripherals_i/apb_spi_master_i/u_spictrl/U330
0.01115487702190876 peripherals_i/apb_spi_master_i/u_spictrl/U351
0.01115487702190876 peripherals_i/apb_spi_master_i/u_spictrl/U373
0.011596104130148888 peripherals_i/apb_spi_master_i/u_spictrl/U326
0.011596104130148888 peripherals_i/apb_spi_master_i/u_spictrl/U328
0.012850970029830933 peripherals_i/apb_spi_master_i/u_spictrl/U317
0.012850970029830933 peripherals_i/apb_spi_master_i/u_spictrl/U338
0.012850970029830933 peripherals_i/apb_spi_master_i/u_spictrl/U339
0.014178520068526268 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[3]
0.014178520068526268 peripherals_i/apb_spi_master_i/u_spictrl/U316
0.014178520068526268 peripherals_i/apb_spi_master_i/u_spictrl/U371
0.01483725942671299 peripherals_i/apb_spi_master_i/u_spictrl/U318
0.014299208298325539 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[1]
0.01302010752260685 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[29]
0.011738820932805538 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[29]
0.011738820932805538 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[1]
0.011194229125976562 peripherals_i/apb_spi_master_i/u_axiregs/spi_rd_reg
0.011194229125976562 peripherals_i/apb_spi_master_i/u_axiregs/spi_qrd_reg
0.011851061135530472 peripherals_i/apb_spi_master_i/u_axiregs/spi_qwr_reg
0.011851061135530472 peripherals_i/apb_spi_master_i/u_axiregs/U180
0.011851061135530472 peripherals_i/apb_spi_master_i/u_axiregs/U182
0.013187464326620102 peripherals_i/apb_spi_master_i/u_axiregs/spi_wr_reg
0.013187464326620102 peripherals_i/apb_spi_master_i/u_spictrl/U18
0.013187464326620102 peripherals_i/apb_spi_master_i/u_spictrl/U44
0.013187464326620102 peripherals_i/apb_spi_master_i/u_spictrl/U85
0.01445973850786686 peripherals_i/apb_spi_master_i/u_spictrl/U6
0.01445973850786686 peripherals_i/apb_spi_master_i/u_spictrl/U41
0.01445973850786686 peripherals_i/apb_spi_master_i/u_spictrl/U84
0.014924588613212109 peripherals_i/apb_spi_master_i/u_spictrl/U52
0.014924588613212109 peripherals_i/apb_spi_master_i/u_spictrl/U102
0.014924588613212109 peripherals_i/apb_spi_master_i/u_spictrl/U103
0.014924588613212109 peripherals_i/apb_spi_master_i/u_spictrl/U110
0.014924588613212109 peripherals_i/apb_spi_master_i/u_spictrl/U115
0.014924588613212109 peripherals_i/apb_spi_master_i/u_spictrl/U379
0.014183797873556614 peripherals_i/apb_spi_master_i/u_spictrl/U51
0.014183797873556614 peripherals_i/apb_spi_master_i/u_spictrl/U83
0.014183797873556614 peripherals_i/apb_spi_master_i/u_spictrl/U116
0.012813073582947254 peripherals_i/apb_spi_master_i/u_spictrl/U82
0.012813073582947254 peripherals_i/apb_spi_master_i/u_spictrl/U111
0.012813073582947254 peripherals_i/apb_spi_master_i/u_spictrl/U118
0.012813073582947254 peripherals_i/apb_spi_master_i/u_spictrl/U120
0.012813073582947254 peripherals_i/apb_spi_master_i/u_spictrl/U123
0.011558718979358673 peripherals_i/apb_spi_master_i/u_spictrl/U19
0.011558718979358673 peripherals_i/apb_spi_master_i/u_spictrl/U61
0.011558718979358673 peripherals_i/apb_spi_master_i/u_spictrl/U69
0.011558718979358673 peripherals_i/apb_spi_master_i/u_spictrl/U121
0.011558718979358673 peripherals_i/apb_spi_master_i/u_spictrl/U122
0.011558718979358673 peripherals_i/apb_spi_master_i/u_spictrl/U124
0.01116505078971386 peripherals_i/apb_spi_master_i/u_spictrl/do_rx_reg
0.01116505078971386 peripherals_i/apb_spi_master_i/u_spictrl/en_quad_int_reg
0.01116505078971386 peripherals_i/apb_spi_master_i/u_spictrl/U17
0.011955837719142437 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U58
0.011955837719142437 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U63
0.013316543772816658 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U56
0.013316543772816658 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U57
0.013316543772816658 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U64
0.014505678787827492 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U53
0.014505678787827492 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U65
0.014505678787827492 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U66
0.014787299558520317 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U47
0.014787299558520317 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U82
0.014787299558520317 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U83
0.014787299558520317 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U84
0.014787299558520317 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U85
0.013923544436693192 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U33
0.013923544436693192 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U35
0.013923544436693192 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U36
0.013923544436693192 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U67
0.013923544436693192 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U86
0.01256211195141077 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U34
0.01256211195141077 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U79
0.01256211195141077 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U80
0.01256211195141077 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U95
0.011441894806921482 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U94
0.011441894806921482 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U101
0.011441894806921482 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U109
0.01128979679197073 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U120
0.01128979679197073 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U121
0.015277300029993057 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[13]
0.015277300029993057 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1194
0.015277300029993057 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1195
0.013845837675035 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/clk_gate_divcurr_state_q_reg/latch
0.012287566438317299 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[7]
0.012287566438317299 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1206
0.011452451348304749 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1159
0.011452451348304749 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1467
0.011988531798124313 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[12]
0.011988531798124313 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1451
0.013431860134005547 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[13]
0.013431860134005547 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1450
0.014937766827642918 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U944
0.014937766827642918 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1466
0.015661245211958885 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U956
0.015661245211958885 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1310
0.015019059181213379 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1379
0.015019059181213379 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1472
0.013551668263971806 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1405
0.012100989930331707 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC28_FE_OFN191_data_wdata_ex_7
0.012100989930331707 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[7]
0.012100989930331707 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1414
0.011508885771036148 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U968
0.012283315882086754 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[8]
0.012283315882086754 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1490
0.013811998069286346 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC820_multdiv_operand_a_ex_10
0.013811998069286346 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1448
0.015247980132699013 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC438_multdiv_signed_mode_ex_1
0.015745103359222412 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1096
0.014874372631311417 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U646
0.014874372631311417 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U845
0.013306727632880211 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1741
0.013306727632880211 core_region_i/CORE.RISCV_CORE/ex_block_i/U32
0.011892280541360378 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1740
0.011892280541360378 core_region_i/CORE.RISCV_CORE/ex_block_i/U33
0.011477981694042683 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U883
0.011477981694042683 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U990
0.012405900284647942 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U999
0.012405900284647942 core_region_i/CORE.RISCV_CORE/ex_block_i/U37
0.01396319642663002 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U387
0.015304766595363617 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U77
0.01559355203062296 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC594_n267
0.01559355203062296 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U21
0.014586477540433407 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U245
0.014586477540433407 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U248
0.011770516633987427 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U39
0.011629089713096619 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U22
0.011629089713096619 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U58
0.012745476327836514 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U312
0.014337146654725075 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U117
0.01439361460506916 core_region_i/CORE.RISCV_CORE/FE_OFC398_n154
0.01439361460506916 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[20]
0.012782447040081024 core_region_i/CORE.RISCV_CORE/id_stage_i/U251
0.011604520492255688 core_region_i/CORE.RISCV_CORE/id_stage_i/U207
0.011604520492255688 core_region_i/CORE.RISCV_CORE/id_stage_i/U247
0.012890748679637909 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[18]
0.014470314607024193 core_region_i/CORE.RISCV_CORE/id_stage_i/U166
0.01555577665567398 core_region_i/CORE.RISCV_CORE/id_stage_i/U156
0.01555577665567398 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U501
0.015374114736914635 core_region_i/CORE.RISCV_CORE/debug_unit_i/U102
0.014093552716076374 core_region_i/CORE.RISCV_CORE/if_stage_i/U36
0.014093552716076374 core_region_i/CORE.RISCV_CORE/if_stage_i/U89
0.012542417272925377 core_region_i/CORE.RISCV_CORE/U8
0.012542417272925377 core_region_i/CORE.RISCV_CORE/U30
0.011562674306333065 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[22]
0.011892251670360565 core_region_i/CORE.RISCV_CORE/cs_registers_i/U340
0.011892251670360565 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[17]
0.013258751481771469 core_region_i/CORE.RISCV_CORE/id_stage_i/U153
0.014821527525782585 core_region_i/CORE.RISCV_CORE/id_stage_i/U174
0.014821527525782585 core_region_i/CORE.RISCV_CORE/id_stage_i/U176
0.014821527525782585 core_region_i/CORE.RISCV_CORE/id_stage_i/U189
0.014821527525782585 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U500
0.01573360338807106 core_region_i/CORE.RISCV_CORE/cs_registers_i/U194
0.01573360338807106 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U506
0.01573360338807106 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U507
0.015292814932763577 core_region_i/CORE.RISCV_CORE/cs_registers_i/U193
0.015292814932763577 core_region_i/CORE.RISCV_CORE/cs_registers_i/U284
0.013867313042283058 core_region_i/CORE.RISCV_CORE/cs_registers_i/U285
0.01230496447533369 core_region_i/CORE.RISCV_CORE/cs_registers_i/U255
0.01230496447533369 core_region_i/CORE.RISCV_CORE/cs_registers_i/U283
0.011455896310508251 core_region_i/CORE.RISCV_CORE/cs_registers_i/U282
0.011455896310508251 core_region_i/CORE.RISCV_CORE/cs_registers_i/U355
0.011976146139204502 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[23]
0.013413671404123306 core_region_i/CORE.RISCV_CORE/if_stage_i/U90
0.013413671404123306 core_region_i/CORE.RISCV_CORE/cs_registers_i/U274
0.013413671404123306 core_region_i/CORE.RISCV_CORE/cs_registers_i/U275
0.014923815615475178 core_region_i/CORE.RISCV_CORE/if_stage_i/U87
0.014923815615475178 core_region_i/CORE.RISCV_CORE/cs_registers_i/U273
0.014923815615475178 core_region_i/CORE.RISCV_CORE/cs_registers_i/U416
0.015661466866731644 core_region_i/CORE.RISCV_CORE/cs_registers_i/U189
0.015661466866731644 core_region_i/CORE.RISCV_CORE/cs_registers_i/U350
0.015661466866731644 core_region_i/CORE.RISCV_CORE/cs_registers_i/U500
0.015661466866731644 core_region_i/CORE.RISCV_CORE/cs_registers_i/U502
0.01503395289182663 core_region_i/CORE.RISCV_CORE/cs_registers_i/U458
0.01503395289182663 core_region_i/CORE.RISCV_CORE/cs_registers_i/U501
0.01503395289182663 core_region_i/CORE.RISCV_CORE/cs_registers_i/U503
0.01503395289182663 core_region_i/CORE.RISCV_CORE/cs_registers_i/U516
0.013571266084909439 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][18]
0.013571266084909439 core_region_i/CORE.RISCV_CORE/cs_registers_i/U280
0.011904880404472351 peripherals_i/apb_i2c_i/byte_controller/U5
0.011474238708615303 peripherals_i/apb_i2c_i/byte_controller/U6
0.01394447311758995 peripherals_i/apb_i2c_i/byte_controller/c_state_reg[3]
0.01394447311758995 peripherals_i/apb_i2c_i/byte_controller/ld_reg
0.015293492004275322 peripherals_i/apb_i2c_i/byte_controller/U37
0.015293492004275322 peripherals_i/apb_i2c_i/byte_controller/U62
0.015598778612911701 peripherals_i/apb_i2c_i/byte_controller/U29
0.015598778612911701 peripherals_i/apb_i2c_i/byte_controller/U40
0.014603163115680218 peripherals_i/apb_i2c_i/byte_controller/U43
0.014603163115680218 peripherals_i/apb_i2c_i/byte_controller/U53
0.014603163115680218 peripherals_i/apb_i2c_i/byte_controller/U54
0.014603163115680218 peripherals_i/apb_i2c_i/byte_controller/U68
0.013049714267253876 peripherals_i/apb_i2c_i/byte_controller/U45
0.013049714267253876 peripherals_i/apb_i2c_i/byte_controller/U47
0.011780398897826672 peripherals_i/apb_i2c_i/byte_controller/U44
0.011780398897826672 peripherals_i/apb_i2c_i/rxack_reg
0.01431892067193985 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U15
0.01431892067193985 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U219
0.012800551019608974 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][24]
0.011612584814429283 peripherals_i/apb_spi_master_i/u_txfifo/U179
0.011653202585875988 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][24]
0.014452946372330189 peripherals_i/apb_spi_master_i/u_txfifo/FE_OFC64_n1
0.014452946372330189 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][24]
0.014452946372330189 peripherals_i/apb_spi_master_i/u_txfifo/U180
0.015384209342300892 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][13]
0.014111842028796673 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][22]
0.012558994814753532 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][22]
0.012558994814753532 peripherals_i/apb_spi_master_i/u_txfifo/U207
0.011567635461688042 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][22]
0.011880723759531975 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][22]
0.011880723759531975 peripherals_i/apb_spi_master_i/u_txfifo/U204
0.013239872641861439 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][22]
0.013239872641861439 peripherals_i/apb_spi_master_i/u_txfifo/U205
0.013239872641861439 peripherals_i/apb_spi_master_i/u_txfifo/U208
0.01480526477098465 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][22]
0.01480526477098465 peripherals_i/apb_spi_master_i/u_txfifo/U206
0.01572991907596588 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][22]
0.015305379405617714 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][22]
0.013886548578739166 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[14]
0.012320867739617825 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[23]
0.012320867739617825 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[21]
0.01145846676081419 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[22]
0.01145846676081419 peripherals_i/apb_spi_master_i/u_spictrl/U363
0.011963041499257088 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[23]
0.013394681736826897 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[27]
0.014908883720636368 peripherals_i/apb_spi_master_i/u_spictrl/U313
0.01566053368151188 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[5]
0.01566053368151188 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[5]
0.015047840774059296 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[2]
0.01359008438885212 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[3]
0.01359008438885212 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[2]
0.012129204347729683 peripherals_i/apb_spi_master_i/u_axiregs/U145
0.012129204347729683 peripherals_i/apb_spi_master_i/u_spictrl/U309
0.01150715071707964 peripherals_i/apb_spi_master_i/u_axiregs/U181
0.01150715071707964 peripherals_i/apb_spi_master_i/u_spictrl/U310
0.01150715071707964 peripherals_i/apb_spi_master_i/u_spictrl/U376
0.01225357037037611 peripherals_i/apb_spi_master_i/u_spictrl/U305
0.01225357037037611 peripherals_i/apb_spi_master_i/u_spictrl/U387
0.0137742068618536 peripherals_i/apb_spi_master_i/u_spictrl/U45
0.0137742068618536 peripherals_i/apb_spi_master_i/u_spictrl/U46
0.0137742068618536 peripherals_i/apb_spi_master_i/u_spictrl/U101
0.015222080051898956 peripherals_i/apb_spi_master_i/u_spictrl/U39
0.015222080051898956 peripherals_i/apb_spi_master_i/u_spictrl/U60
0.015222080051898956 peripherals_i/apb_spi_master_i/u_spictrl/U306
0.015750672668218613 peripherals_i/apb_spi_master_i/u_spictrl/U31
0.015750672668218613 peripherals_i/apb_spi_master_i/u_spictrl/U47
0.015750672668218613 peripherals_i/apb_spi_master_i/u_spictrl/U100
0.015750672668218613 peripherals_i/apb_spi_master_i/u_spictrl/U104
0.014906506054103374 peripherals_i/apb_spi_master_i/u_spictrl/U32
0.014906506054103374 peripherals_i/apb_spi_master_i/u_spictrl/U35
0.014906506054103374 peripherals_i/apb_spi_master_i/u_spictrl/U48
0.014906506054103374 peripherals_i/apb_spi_master_i/u_spictrl/U119
0.013345404528081417 peripherals_i/apb_spi_master_i/u_spictrl/U49
0.013345404528081417 peripherals_i/apb_spi_master_i/u_spictrl/U81
0.011917496100068092 peripherals_i/apb_spi_master_i/u_spictrl/U105
0.011917496100068092 peripherals_i/apb_spi_master_i/u_spictrl/U114
0.011470649391412735 peripherals_i/apb_spi_master_i/u_spictrl/U97
0.012373542413115501 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U50
0.012373542413115501 peripherals_i/apb_spi_master_i/u_spictrl/spi_mode_reg[1]
0.013925721868872643 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U16
0.013925721868872643 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U51
0.013925721868872643 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U54
0.015282073058187962 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U17
0.015282073058187962 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U44
0.015282073058187962 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U49
0.015603811480104923 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U18
0.015603811480104923 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U38
0.015603811480104923 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U45
0.014619769528508186 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U43
0.014619769528508186 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U68
0.01306798867881298 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U41
0.01306798867881298 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U77
0.01306798867881298 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U78
0.011790436692535877 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U73
0.011790436692535877 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U74
0.011790436692535877 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U75
0.011615423485636711 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U72
0.01515222154557705 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[11]
0.014734333381056786 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1171
0.014734333381056786 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1189
0.01342540979385376 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[8]
0.01342540979385376 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1170
0.01342540979385376 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1205
0.012000802904367447 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/clk_gate_op_quotient_q_reg/latch
0.012000802904367447 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1182
0.011237585917115211 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1494
0.011728208512067795 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[11]
0.013048427179455757 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1476
0.013048427179455757 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1493
0.014425903558731079 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U935
0.015087989158928394 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1369
0.015087989158928394 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1484
0.014501369558274746 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1393
0.01316010020673275 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1482
0.011833855882287025 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U951
0.011292258277535439 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC780_multdiv_operand_a_ex_9
0.011292258277535439 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[6]
0.0119997039437294 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1691
0.01339654065668583 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC607_n1582
0.01339654065668583 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1429
0.01339654065668583 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1430
0.01470859907567501 core_region_i/CORE.RISCV_CORE/id_stage_i/U157
0.01470859907567501 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U219
0.01470859907567501 core_region_i/CORE.RISCV_CORE/ex_block_i/U25
0.015162438154220581 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC64_core_lsu_addr_15
0.015162438154220581 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U909
0.015162438154220581 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1120
0.014365963637828827 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1083
0.014365963637828827 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1737
0.014365963637828827 core_region_i/CORE.RISCV_CORE/ex_block_i/U24
0.012932594865560532 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1734
0.011639541015028954 core_region_i/CORE.RISCV_CORE/id_stage_i/U193
0.011639541015028954 core_region_i/CORE.RISCV_CORE/id_stage_i/U200
0.011261120438575745 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U900
0.011261120438575745 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U141
0.012110034003853798 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U51
0.012110034003853798 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC779_multdiv_operand_a_ex_9
0.01353447511792183 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U16
0.01353447511792183 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U17
0.01353447511792183 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U19
0.014761701226234436 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U15
0.014761701226234436 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U20
0.015026330016553402 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U3
0.015026330016553402 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U142
0.01410604827105999 core_region_i/CORE.RISCV_CORE/id_stage_i/U11
0.01410604827105999 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U252
0.012684600427746773 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U253
0.012684600427746773 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U309
0.011531706899404526 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC906_n181
0.011531706899404526 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U310
0.011531706899404526 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U322
0.011402029544115067 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC857_n317
0.011402029544115067 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U401
0.012422027066349983 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U116
0.013876419514417648 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC334_data_wdata_ex_20
0.014991013333201408 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC579_data_wdata_ex_18
0.015018559992313385 core_region_i/CORE.RISCV_CORE/FE_OFC392_n143
0.013926364481449127 core_region_i/CORE.RISCV_CORE/FE_OFC555_n140
0.012453285977244377 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[18]
0.011376548558473587 core_region_i/CORE.RISCV_CORE/FE_OFC418_n149
0.011376548558473587 core_region_i/CORE.RISCV_CORE/FE_OFC390_n147
0.01142970286309719 core_region_i/CORE.RISCV_CORE/U25
0.012553522363305092 core_region_i/CORE.RISCV_CORE/if_stage_i/U50
0.012553522363305092 core_region_i/CORE.RISCV_CORE/U9
0.012553522363305092 core_region_i/CORE.RISCV_CORE/U27
0.012553522363305092 core_region_i/CORE.RISCV_CORE/U31
0.01399833895266056 core_region_i/CORE.RISCV_CORE/debug_unit_i/U121
0.014991400763392448 core_region_i/CORE.RISCV_CORE/if_stage_i/U69
0.01482587493956089 core_region_i/CORE.RISCV_CORE/if_stage_i/U86
0.01482587493956089 core_region_i/CORE.RISCV_CORE/debug_unit_i/U124
0.01365548837929964 core_region_i/CORE.RISCV_CORE/cs_registers_i/U207
0.01365548837929964 core_region_i/CORE.RISCV_CORE/cs_registers_i/U208
0.01365548837929964 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC346_data_wdata_ex_17
0.0122374901548028 core_region_i/CORE.RISCV_CORE/U10
0.011341599747538567 core_region_i/CORE.RISCV_CORE/cs_registers_i/U412
0.01164243184030056 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][27]
0.01164243184030056 core_region_i/CORE.RISCV_CORE/cs_registers_i/U408
0.012891033664345741 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[23]
0.014319002628326416 core_region_i/CORE.RISCV_CORE/id_stage_i/U191
0.015152143314480782 core_region_i/CORE.RISCV_CORE/debug_unit_i/U142
0.01474865060299635 core_region_i/CORE.RISCV_CORE/debug_unit_i/U93
0.013445143587887287 core_region_i/CORE.RISCV_CORE/cs_registers_i/U332
0.013445143587887287 core_region_i/CORE.RISCV_CORE/debug_unit_i/U91
0.011240783147513866 core_region_i/CORE.RISCV_CORE/cs_registers_i/U277
0.011240783147513866 core_region_i/CORE.RISCV_CORE/cs_registers_i/U278
0.01508822850883007 core_region_i/CORE.RISCV_CORE/cs_registers_i/U382
0.014515026472508907 core_region_i/CORE.RISCV_CORE/cs_registers_i/U401
0.014515026472508907 core_region_i/CORE.RISCV_CORE/cs_registers_i/U406
0.013178057968616486 core_region_i/CORE.RISCV_CORE/cs_registers_i/U407
0.011847032234072685 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U335
0.011291643604636192 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U377
0.011986307799816132 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U327
0.013379504904150963 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U365
0.013379504904150963 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U373
0.014697041362524033 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U339
0.014697041362524033 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U395
0.015165279619395733 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U343
0.01438085362315178 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U351
0.012950372882187366 peripherals_i/apb_i2c_i/byte_controller/sr_reg[0]
0.011651062406599522 peripherals_i/apb_i2c_i/byte_controller/U15
0.01125769317150116 peripherals_i/apb_i2c_i/byte_controller/sr_reg[4]
0.012095200829207897 peripherals_i/apb_i2c_i/byte_controller/sr_reg[6]
0.012095200829207897 peripherals_i/apb_i2c_i/byte_controller/sr_reg[7]
0.013517347164452076 peripherals_i/apb_i2c_i/byte_controller/U16
0.014751384034752846 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U428
0.014751384034752846 peripherals_i/apb_i2c_i/byte_controller/U61
0.015031103044748306 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U414
0.014121299609541893 peripherals_i/apb_i2c_i/byte_controller/U30
0.014121299609541893 peripherals_i/apb_i2c_i/byte_controller/U39
0.014121299609541893 peripherals_i/apb_i2c_i/byte_controller/U67
0.012701272964477539 peripherals_i/apb_i2c_i/byte_controller/U35
0.012701272964477539 peripherals_i/apb_i2c_i/U28
0.011540744453668594 peripherals_i/apb_i2c_i/byte_controller/cmd_ack_reg
0.014982858672738075 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][24]
0.015026040375232697 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][24]
0.015026040375232697 peripherals_i/apb_spi_master_i/u_txfifo/U181
0.013942952267825603 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][25]
0.013942952267825603 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][24]
0.012469835579395294 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][25]
0.011383917182683945 peripherals_i/apb_spi_master_i/u_txfifo/U94
0.011383917182683945 peripherals_i/apb_spi_master_i/u_txfifo/U183
0.011421476490795612 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][24]
0.011421476490795612 peripherals_i/apb_spi_master_i/u_txfifo/U97
0.011421476490795612 peripherals_i/apb_spi_master_i/u_txfifo/U182
0.012536920607089996 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][13]
0.014985321089625359 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][24]
0.014985321089625359 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][25]
0.014835098758339882 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][25]
0.013672206550836563 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][0]
0.012252646498382092 peripherals_i/apb_spi_master_i/u_txfifo/U56
0.011346139013767242 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][0]
0.011346139013767242 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][0]
0.011631899513304234 peripherals_i/apb_spi_master_i/u_txfifo/U46
0.012873783707618713 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][0]
0.012873783707618713 peripherals_i/apb_spi_master_i/u_txfifo/U57
0.014304142445325851 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][0]
0.014304142445325851 peripherals_i/apb_spi_master_i/u_txfifo/U49
0.015148783102631569 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][0]
0.015148783102631569 peripherals_i/apb_spi_master_i/u_txfifo/U53
0.01476014032959938 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[15]
0.01476014032959938 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][0]
0.013462729752063751 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[14]
0.011243129149079323 peripherals_i/apb_spi_master_i/u_spictrl/U366
0.01301446184515953 peripherals_i/apb_spi_master_i/u_spictrl/U356
0.01301446184515953 peripherals_i/apb_spi_master_i/u_spictrl/U365
0.014399522915482521 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[0]
0.014399522915482521 peripherals_i/apb_spi_master_i/u_spictrl/U312
0.015087371692061424 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[0]
0.015087371692061424 peripherals_i/apb_spi_master_i/u_axiregs/U79
0.014527719467878342 peripherals_i/apb_spi_master_i/u_axiregs/U136
0.014527719467878342 peripherals_i/apb_spi_master_i/u_axiregs/U137
0.013195261359214783 peripherals_i/apb_spi_master_i/u_axiregs/U122
0.011859691701829433 peripherals_i/apb_spi_master_i/u_axiregs/U103
0.011290717869997025 peripherals_i/apb_spi_master_i/u_axiregs/U184
0.01197255589067936 peripherals_i/apb_spi_master_i/u_spictrl/U304
0.0133620360866189 peripherals_i/apb_spi_master_i/u_spictrl/U76
0.0133620360866189 peripherals_i/apb_spi_master_i/u_spictrl/U228
0.01468496210873127 peripherals_i/apb_spi_master_i/u_spictrl/U74
0.015167560428380966 peripherals_i/apb_spi_master_i/u_spictrl/U40
0.015167560428380966 peripherals_i/apb_spi_master_i/u_spictrl/U59
0.015167560428380966 peripherals_i/apb_spi_master_i/u_spictrl/U66
0.015167560428380966 peripherals_i/apb_spi_master_i/u_spictrl/U67
0.015167560428380966 peripherals_i/apb_spi_master_i/u_spictrl/U278
0.014395361766219139 peripherals_i/apb_spi_master_i/u_spictrl/U112
0.014395361766219139 peripherals_i/apb_spi_master_i/u_spictrl/U117
0.014395361766219139 peripherals_i/apb_spi_master_i/u_spictrl/U303
0.012967964634299278 peripherals_i/apb_spi_master_i/u_spictrl/U63
0.012967964634299278 peripherals_i/apb_spi_master_i/u_spictrl/U64
0.012967964634299278 peripherals_i/apb_spi_master_i/u_spictrl/U93
0.01166259404271841 peripherals_i/apb_spi_master_i/u_spictrl/U71
0.01166259404271841 peripherals_i/apb_spi_master_i/u_spictrl/U72
0.011254407465457916 peripherals_i/apb_spi_master_i/u_spictrl/U73
0.011254407465457916 peripherals_i/apb_spi_master_i/u_spictrl/U283
0.012080436572432518 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[1]
0.013500196859240532 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U15
0.014740938320755959 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[15]
0.014740938320755959 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[14]
0.015035698190331459 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/clk_gate_counter_trgt_reg/latch
0.015035698190331459 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U19
0.014136477373540401 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U29
0.014136477373540401 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U30
0.012717979028820992 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U20
0.012717979028820992 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U28
0.011549923568964005 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U21
0.011549923568964005 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U39
0.01138954795897007 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U22
0.01138954795897007 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U70
0.013338384218513966 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[9]
0.013338384218513966 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1188
0.013338384218513966 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1223
0.012346276082098484 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[3]
0.011266600340604782 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1179
0.011266600340604782 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1181
0.011266600340604782 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1222
0.01068831980228424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1409
0.011060459539294243 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[6]
0.011060459539294243 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1485
0.012061435729265213 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[8]
0.012061435729265213 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1408
0.013105818070471287 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[7]
0.013105818070471287 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1434
0.013105818070471287 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1475
0.013607947155833244 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1370
0.013607947155833244 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1386
0.013163561001420021 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1385
0.013163561001420021 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1394
0.01214709971100092 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1473
0.01214709971100092 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1677
0.011141901835799217 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U780
0.011141901835799217 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1456
0.011141901835799217 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1676
0.010731272399425507 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U763
0.010731272399425507 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1453
0.010731272399425507 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1454
0.011267188005149364 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U800
0.011267188005149364 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1690
0.012325533665716648 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1431
0.012325533665716648 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1433
0.013319612480700016 core_region_i/CORE.RISCV_CORE/id_stage_i/U164
0.013319612480700016 core_region_i/CORE.RISCV_CORE/ex_block_i/U27
0.013663281686604023 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC60_core_lsu_addr_13
0.013663281686604023 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U740
0.01305941492319107 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U819
0.01305941492319107 core_region_i/CORE.RISCV_CORE/ex_block_i/U19
0.01197295356541872 core_region_i/CORE.RISCV_CORE/id_stage_i/U154
0.01197295356541872 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1744
0.01197295356541872 core_region_i/CORE.RISCV_CORE/ex_block_i/U31
0.010992966592311859 core_region_i/CORE.RISCV_CORE/id_stage_i/U190
0.010992966592311859 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U18
0.010992966592311859 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC767_n13
0.010706336237490177 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U264
0.010706336237490177 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U272
0.010706336237490177 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U981
0.011350054293870926 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U78
0.011350054293870926 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U138
0.011350054293870926 core_region_i/CORE.RISCV_CORE/ex_block_i/U4
0.0124300392344594 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC588_n259
0.0124300392344594 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U92
0.013360550627112389 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U94
0.013561421073973179 core_region_i/CORE.RISCV_CORE/id_stage_i/U61
0.013561421073973179 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U41
0.013561421073973179 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U249
0.012864110060036182 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U40
0.012864110060036182 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U244
0.01178683340549469 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U233
0.01178683340549469 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U238
0.01178683340549469 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U317
0.010912967845797539 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U403
0.010912967845797539 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U941
0.010814482346177101 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U904
0.011587243527173996 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U905
0.012689188122749329 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC419_n149
0.01272621750831604 core_region_i/CORE.RISCV_CORE/id_stage_i/U230
0.01160968653857708 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[16]
0.010793684050440788 core_region_i/CORE.RISCV_CORE/id_stage_i/U263
0.010834195651113987 core_region_i/CORE.RISCV_CORE/if_stage_i/U108
0.012781733646988869 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[20]
0.012781733646988869 core_region_i/CORE.RISCV_CORE/debug_unit_i/U87
0.013534754514694214 core_region_i/CORE.RISCV_CORE/if_stage_i/U107
0.012522658333182335 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[27]
0.012522658333182335 core_region_i/CORE.RISCV_CORE/cs_registers_i/U204
0.011447953060269356 core_region_i/CORE.RISCV_CORE/cs_registers_i/U205
0.0107688307762146 core_region_i/CORE.RISCV_CORE/cs_registers_i/U203
0.010996593162417412 core_region_i/CORE.RISCV_CORE/cs_registers_i/U206
0.010996593162417412 core_region_i/CORE.RISCV_CORE/cs_registers_i/U409
0.01194259524345398 core_region_i/CORE.RISCV_CORE/debug_unit_i/U103
0.013024508953094482 core_region_i/CORE.RISCV_CORE/cs_registers_i/U339
0.013024508953094482 core_region_i/CORE.RISCV_CORE/debug_unit_i/U85
0.013655620627105236 core_region_i/CORE.RISCV_CORE/debug_unit_i/U125
0.013349550776183605 core_region_i/CORE.RISCV_CORE/cs_registers_i/U192
0.013349550776183605 core_region_i/CORE.RISCV_CORE/debug_unit_i/U122
0.012361457571387291 core_region_i/CORE.RISCV_CORE/cs_registers_i/U248
0.01127886027097702 core_region_i/CORE.RISCV_CORE/debug_unit_i/U143
0.010690843686461449 core_region_i/CORE.RISCV_CORE/cs_registers_i/U241
0.010690843686461449 core_region_i/CORE.RISCV_CORE/debug_unit_i/U131
0.011051984503865242 core_region_i/CORE.RISCV_CORE/cs_registers_i/U276
0.011051984503865242 core_region_i/CORE.RISCV_CORE/cs_registers_i/U353
0.012048939242959023 core_region_i/CORE.RISCV_CORE/debug_unit_i/U97
0.013096276670694351 core_region_i/CORE.RISCV_CORE/debug_unit_i/U128
0.013096276670694351 core_region_i/CORE.RISCV_CORE/debug_unit_i/U146
0.013608243316411972 core_region_i/CORE.RISCV_CORE/debug_unit_i/U94
0.013174032792448997 core_region_i/CORE.RISCV_CORE/cs_registers_i/U413
0.012160827405750751 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][23]
0.011151997372508049 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][17]
0.011151997372508049 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U391
0.01073090173304081 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U369
0.013070731423795223 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U484
0.011001701466739178 peripherals_i/apb_i2c_i/byte_controller/sr_reg[3]
0.010703733190894127 peripherals_i/apb_i2c_i/byte_controller/sr_reg[5]
0.011338802054524422 peripherals_i/apb_i2c_i/byte_controller/U19
0.011338802054524422 peripherals_i/apb_i2c_i/byte_controller/U23
0.012417050078511238 peripherals_i/apb_i2c_i/byte_controller/U20
0.012417050078511238 peripherals_i/apb_i2c_i/U57
0.01335272565484047 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U421
0.01335272565484047 peripherals_i/apb_i2c_i/U61
0.013565035536885262 peripherals_i/apb_i2c_i/r_cmd_reg[4]
0.013565035536885262 peripherals_i/apb_i2c_i/U52
0.013565035536885262 peripherals_i/apb_i2c_i/U53
0.012875668704509735 peripherals_i/apb_i2c_i/r_cmd_reg[3]
0.011799470521509647 peripherals_i/apb_i2c_i/U6
0.010919819585978985 peripherals_i/apb_i2c_i/al_reg
0.010919819585978985 peripherals_i/apb_i2c_i/U7
0.010809690691530704 peripherals_i/apb_i2c_i/byte_controller/bit_controller/busy_reg
0.010809690691530704 peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_en_reg
0.011575087904930115 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U9
0.01352742500603199 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][25]
0.013559864833950996 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][25]
0.013559864833950996 peripherals_i/apb_spi_master_i/u_txfifo/U96
0.011622229591012001 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][30]
0.010799268260598183 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][25]
0.010827956721186638 peripherals_i/apb_spi_master_i/u_txfifo/U98
0.011673709377646446 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][25]
0.011673709377646446 peripherals_i/apb_spi_master_i/u_txfifo/U151
0.012769687920808792 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][30]
0.012769687920808792 peripherals_i/apb_spi_master_i/u_txfifo/U95
0.013416556641459465 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][30]
0.012535328976809978 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U199
0.012535328976809978 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][28]
0.011459441855549812 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][0]
0.010988615453243256 peripherals_i/apb_spi_master_i/u_txfifo/U124
0.011929525062441826 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][28]
0.011929525062441826 peripherals_i/apb_spi_master_i/u_txfifo/U125
0.013358261436223984 peripherals_i/apb_spi_master_i/FE_OFC67_n1
0.012374786660075188 peripherals_i/apb_spi_master_i/u_axiregs/U171
0.011289877817034721 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[13]
0.011289877817034721 peripherals_i/apb_spi_master_i/u_axiregs/U174
0.010692617855966091 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[21]
0.011042894795536995 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[22]
0.011042894795536995 peripherals_i/apb_spi_master_i/u_spictrl/U322
0.013085918501019478 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[24]
0.013183651491999626 peripherals_i/apb_spi_master_i/u_axiregs/U139
0.012173864990472794 peripherals_i/apb_spi_master_i/u_axiregs/U123
0.011161591857671738 peripherals_i/apb_spi_master_i/u_axiregs/U104
0.010730203241109848 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_len_reg[2]
0.010730203241109848 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_len_reg[0]
0.011246700771152973 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_len_reg[1]
0.011246700771152973 peripherals_i/apb_spi_master_i/u_spictrl/U43
0.012299459427595139 peripherals_i/apb_spi_master_i/u_spictrl/U253
0.012299459427595139 peripherals_i/apb_spi_master_i/u_spictrl/U266
0.013301761820912361 peripherals_i/apb_spi_master_i/u_spictrl/U5
0.013301761820912361 peripherals_i/apb_spi_master_i/u_spictrl/U78
0.013301761820912361 peripherals_i/apb_spi_master_i/u_spictrl/U80
0.013667212799191475 peripherals_i/apb_spi_master_i/u_spictrl/U139
0.013081729412078857 peripherals_i/apb_spi_master_i/u_spictrl/U126
0.013081729412078857 peripherals_i/apb_spi_master_i/u_spictrl/U147
0.013081729412078857 peripherals_i/apb_spi_master_i/u_spictrl/U307
0.01199977658689022 peripherals_i/apb_spi_master_i/u_spictrl/U37
0.01199977658689022 peripherals_i/apb_spi_master_i/u_spictrl/U68
0.01199977658689022 peripherals_i/apb_spi_master_i/u_spictrl/U70
0.01199977658689022 peripherals_i/apb_spi_master_i/u_spictrl/U99
0.011010440066456795 peripherals_i/apb_spi_master_i/u_spictrl/U113
0.011010440066456795 peripherals_i/apb_spi_master_i/u_spictrl/U238
0.011010440066456795 peripherals_i/apb_spi_master_i/u_spictrl/U279
0.010701239109039307 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[2]
0.010701239109039307 peripherals_i/apb_spi_master_i/u_spictrl/U280
0.011327607557177544 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[0]
0.012404046021401882 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[4]
0.012404046021401882 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[3]
0.0135685158893466 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[12]
0.012887171469628811 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[13]
0.012887171469628811 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[5]
0.011812131851911545 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U27
0.011812131851911545 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U32
0.011812131851911545 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U37
0.010926777496933937 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U26
0.010926777496933937 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U71
0.010805027559399605 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U23
0.010805027559399605 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U25
0.010805027559399605 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U69
0.01211119256913662 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[10]
0.011899796314537525 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1208
0.011899796314537525 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1224
0.01123628206551075 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1207
0.010514307767152786 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[6]
0.010514307767152786 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1178
0.010514307767152786 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1217
0.010514307767152786 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1221
0.010128404945135117 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1214
0.010128404945135117 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1435
0.010379317216575146 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[10]
0.011051313020288944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[9]
0.011051313020288944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1459
0.011751826852560043 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1263
0.011751826852560043 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1458
0.012088135816156864 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1371
0.012088135816156864 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1376
0.012088135816156864 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1381
0.012088135816156864 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1387
0.011789192445576191 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1395
0.011789192445576191 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1406
0.011106235906481743 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U941
0.010430622845888138 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1457
0.010153685696423054 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1455
0.010153685696423054 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1698
0.010511642321944237 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1491
0.011220304295420647 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U810
0.011220304295420647 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1432
0.011886468157172203 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC33_FE_OFN182_data_wdata_ex_10
0.011886468157172203 core_region_i/CORE.RISCV_CORE/ex_block_i/U22
0.01211729645729065 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC58_core_lsu_addr_12
0.01211729645729065 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U858
0.01211729645729065 core_region_i/CORE.RISCV_CORE/ex_block_i/U14
0.011713612824678421 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1532
0.01098685897886753 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U354
0.010331649333238602 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U258
0.01014113612473011 core_region_i/U63
0.01014113612473011 core_region_i/U65
0.01057395525276661 core_region_i/CORE.RISCV_CORE/ex_block_i/U2
0.01057395525276661 core_region_i/CORE.RISCV_CORE/ex_block_i/U36
0.011298751458525658 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U50
0.011298751458525658 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U136
0.011922735720872879 core_region_i/CORE.RISCV_CORE/id_stage_i/U386
0.011922735720872879 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U45
0.011922735720872879 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U47
0.012056855484843254 core_region_i/CORE.RISCV_CORE/id_stage_i/U59
0.01158815622329712 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U43
0.01158815622329712 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U338
0.01158815622329712 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U898
0.010864317417144775 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U360
0.010864317417144775 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U897
0.010276724584400654 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U895
0.010276724584400654 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U896
0.010209115222096443 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U903
0.010209115222096443 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U942
0.010725975967943668 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC422_n183
0.010725975967943668 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U906
0.012030055746436119 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U433
0.012044522911310196 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U568
0.01149076223373413 core_region_i/CORE.RISCV_CORE/id_stage_i/U274
0.010743919759988785 core_region_i/CORE.RISCV_CORE/id_stage_i/U250
0.010198622941970825 core_region_i/CORE.RISCV_CORE/FE_OFC468_n145
0.010198622941970825 core_region_i/CORE.RISCV_CORE/FE_OFC427_n148
0.01022731326520443 core_region_i/CORE.RISCV_CORE/id_stage_i/U215
0.010799680836498737 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[27]
0.011534650810062885 core_region_i/CORE.RISCV_CORE/FE_OFC400_n144
0.011534650810062885 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U504
0.011534650810062885 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U511
0.011954715475440025 core_region_i/CORE.RISCV_CORE/if_stage_i/U105
0.011358742602169514 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[28]
0.011358742602169514 core_region_i/CORE.RISCV_CORE/cs_registers_i/U267
0.010636555030941963 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][28]
0.010636555030941963 core_region_i/CORE.RISCV_CORE/cs_registers_i/U268
0.010179541073739529 core_region_i/CORE.RISCV_CORE/cs_registers_i/U411
0.010179541073739529 core_region_i/CORE.RISCV_CORE/cs_registers_i/U544
0.01033075898885727 core_region_i/CORE.RISCV_CORE/cs_registers_i/U269
0.01033075898885727 core_region_i/CORE.RISCV_CORE/cs_registers_i/U392
0.010963913053274155 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]
0.011688729748129845 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]
0.011688729748129845 core_region_i/CORE.RISCV_CORE/debug_unit_i/U88
0.01211199164390564 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC282_FE_OFN170_data_wdata_ex_15
0.01211199164390564 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC270_FE_OFN173_data_wdata_ex_14
0.01211199164390564 core_region_i/CORE.RISCV_CORE/debug_unit_i/U185
0.011907706037163734 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[18]
0.011246755719184875 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[20]
0.011246755719184875 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[17]
0.010522717610001564 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[25]
0.010522717610001564 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[19]
0.010130220092833042 core_region_i/CORE.RISCV_CORE/cs_registers_i/U201
0.010130220092833042 core_region_i/CORE.RISCV_CORE/cs_registers_i/U346
0.010373739525675774 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[24]
0.011043054983019829 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[21]
0.011745579540729523 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[23]
0.011745579540729523 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[22]
0.012088516727089882 core_region_i/CORE.RISCV_CORE/cs_registers_i/U196
0.012088516727089882 core_region_i/CORE.RISCV_CORE/cs_registers_i/U404
0.011796408332884312 core_region_i/CORE.RISCV_CORE/cs_registers_i/U417
0.011796408332884312 core_region_i/CORE.RISCV_CORE/cs_registers_i/U428
0.011211798526346684 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U331
0.011721220798790455 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U554
0.010995902121067047 peripherals_i/apb_i2c_i/byte_controller/sr_reg[2]
0.01033749058842659 peripherals_i/apb_i2c_i/byte_controller/U17
0.010139369405806065 peripherals_i/apb_i2c_i/byte_controller/U22
0.010566392913460732 peripherals_i/apb_i2c_i/U49
0.011290032416582108 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U407
0.011290032416582108 peripherals_i/apb_i2c_i/U56
0.011917488649487495 peripherals_i/apb_i2c_i/U58
0.011917488649487495 peripherals_i/apb_i2c_i/U60
0.012059290893375874 peripherals_i/apb_i2c_i/U65
0.011595924384891987 peripherals_i/apb_i2c_i/clk_gate_r_cmd_reg/latch
0.011595924384891987 peripherals_i/apb_i2c_i/r_cmd_reg[5]
0.010872811079025269 peripherals_i/apb_i2c_i/r_cmd_reg[7]
0.010872811079025269 peripherals_i/apb_i2c_i/r_cmd_reg[6]
0.010717837139964104 peripherals_i/apb_i2c_i/byte_controller/bit_controller/sto_condition_reg
0.010717837139964104 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U10
0.01202591136097908 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][4]
0.012048314325511456 peripherals_i/apb_spi_master_i/u_txfifo/U201
0.011499173939228058 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U375
0.011499173939228058 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][30]
0.010202346369624138 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][30]
0.010202346369624138 peripherals_i/apb_spi_master_i/u_txfifo/U149
0.010223114863038063 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][4]
0.010223114863038063 peripherals_i/apb_spi_master_i/u_txfifo/U152
0.010791230946779251 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][30]
0.010791230946779251 peripherals_i/apb_spi_master_i/u_txfifo/U153
0.01152657251805067 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U357
0.01152657251805067 peripherals_i/apb_spi_master_i/u_txfifo/U150
0.01152657251805067 peripherals_i/apb_spi_master_i/u_txfifo/U203
0.012036338448524475 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][30]
0.01195941399782896 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U205
0.01195941399782896 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][30]
0.011367255821824074 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U397
0.010644277557730675 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][28]
0.010644277557730675 peripherals_i/apb_spi_master_i/u_txfifo/U127
0.010181868448853493 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][28]
0.010325424373149872 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][28]
0.011681185103952885 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][28]
0.011681185103952885 peripherals_i/apb_spi_master_i/u_txfifo/U128
0.012110279873013496 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][28]
0.012110279873013496 peripherals_i/apb_spi_master_i/u_txfifo/U126
0.011913531459867954 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][28]
0.011255672201514244 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[15]
0.010530081577599049 peripherals_i/apb_spi_master_i/u_axiregs/U97
0.010530081577599049 peripherals_i/apb_spi_master_i/u_axiregs/U160
0.010131390765309334 peripherals_i/apb_spi_master_i/u_axiregs/U96
0.010131390765309334 peripherals_i/apb_spi_master_i/u_axiregs/U121
0.01036763098090887 peripherals_i/apb_spi_master_i/u_axiregs/U59
0.01036763098090887 peripherals_i/apb_spi_master_i/u_axiregs/U120
0.011034216731786728 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[25]
0.011034216731786728 peripherals_i/apb_spi_master_i/u_spictrl/U364
0.01173863559961319 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[27]
0.01208808645606041 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[4]
0.01208808645606041 peripherals_i/apb_spi_master_i/u_axiregs/U80
0.01208808645606041 peripherals_i/apb_spi_master_i/u_axiregs/U127
0.011802870780229568 peripherals_i/apb_spi_master_i/u_spictrl/U344
0.011124390177428722 peripherals_i/apb_spi_master_i/u_axiregs/U77
0.011124390177428722 peripherals_i/apb_spi_master_i/u_axiregs/U78
0.010444018058478832 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_len_reg[5]
0.010153137147426605 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_len_reg[3]
0.010153137147426605 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[13]
0.010498046875 peripherals_i/apb_spi_master_i/u_spictrl/U42
0.011202932335436344 peripherals_i/apb_spi_master_i/u_spictrl/U24
0.011202932335436344 peripherals_i/apb_spi_master_i/u_spictrl/U262
0.011874575167894363 peripherals_i/apb_spi_master_i/u_spictrl/U242
0.011874575167894363 peripherals_i/apb_spi_master_i/u_spictrl/U255
0.012119971215724945 peripherals_i/apb_spi_master_i/u_spictrl/U246
0.012119971215724945 peripherals_i/apb_spi_master_i/u_spictrl/U308
0.011728577315807343 peripherals_i/apb_spi_master_i/u_spictrl/U243
0.011728577315807343 peripherals_i/apb_spi_master_i/u_spictrl/U268
0.011004820466041565 peripherals_i/apb_spi_master_i/u_spictrl/U98
0.011004820466041565 peripherals_i/apb_spi_master_i/u_spictrl/U239
0.01034332811832428 peripherals_i/apb_spi_master_i/u_spictrl/U148
0.01034332811832428 peripherals_i/apb_spi_master_i/u_spictrl/U235
0.010137679055333138 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U146
0.010558875277638435 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U148
0.01128130778670311 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U133
0.01128130778670311 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U147
0.011912180110812187 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U141
0.011912180110812187 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U143
0.011912180110812187 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U144
0.01206163503229618 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[6]
0.01206163503229618 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U135
0.01160365343093872 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[7]
0.01160365343093872 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U139
0.010881319642066956 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[11]
0.010881319642066956 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[8]
0.01028602384030819 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[10]
0.01028602384030819 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[9]
0.010202810168266296 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U24
0.0112291369587183 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[0]
0.0112291369587183 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[5]
0.010723451152443886 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[1]
0.010723451152443886 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1190
0.010723451152443886 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1191
0.010723451152443886 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1193
0.010173393413424492 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[2]
0.010173393413424492 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1192
0.010173393413424492 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1218
0.009881680831313133 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[4]
0.009881680831313133 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1215
0.009881680831313133 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1313
0.010078918188810349 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[0]
0.010078918188810349 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1383
0.01059864740818739 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1375
0.01059864740818739 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1418
0.01113845780491829 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1311
0.01113845780491829 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1312
0.01113845780491829 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1382
0.01113845780491829 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1399
0.01113845780491829 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1417
0.011395817622542381 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1373
0.011395817622542381 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1389
0.011395817622542381 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1397
0.011162038892507553 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1372
0.011162038892507553 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1380
0.010631244629621506 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U737
0.010631244629621506 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U924
0.010105624794960022 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U712
0.010105624794960022 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U960
0.009887348860502243 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[10]
0.009887348860502243 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[9]
0.010159055702388287 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U970
0.010159055702388287 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1661
0.010702352039515972 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC4_FE_OFN185_data_wdata_ex_9
0.010702352039515972 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U980
0.01121483463793993 core_region_i/CORE.RISCV_CORE/ex_block_i/U28
0.011394385248422623 core_region_i/CORE.RISCV_CORE/id_stage_i/U167
0.011394385248422623 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U946
0.011394385248422623 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U964
0.011087648570537567 core_region_i/CORE.RISCV_CORE/id_stage_i/U124
0.011087648570537567 core_region_i/CORE.RISCV_CORE/id_stage_i/U139
0.011087648570537567 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U916
0.011087648570537567 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U919
0.010533520951867104 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U261
0.010034789331257343 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC766_n13
0.009893115609884262 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U14
0.009893115609884262 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U954
0.010229857638478279 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1026
0.010789654217660427 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U739
0.010789654217660427 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U818
0.010789654217660427 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U908
0.011269907467067242 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U737
0.011269907467067242 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U899
0.011370906606316566 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U738
0.011370906606316566 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U907
0.011005881242454052 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U816
0.011005881242454052 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U817
0.010443340055644512 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U815
0.010443340055644512 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U947
0.009985502809286118 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U893
0.009985502809286118 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U894
0.009985502809286118 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U939
0.009985502809286118 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U940
0.009928690269589424 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U558
0.009928690269589424 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U902
0.009928690269589424 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U943
0.010323205962777138 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U556
0.010889708995819092 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U495
0.010889708995819092 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U555
0.011325783096253872 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U494
0.011339525692164898 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U567
0.011339525692164898 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U601
0.01091778464615345 core_region_i/CORE.RISCV_CORE/FE_OFC498_n142
0.01091778464615345 core_region_i/CORE.RISCV_CORE/id_stage_i/U239
0.010348392650485039 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[28]
0.00993414968252182 core_region_i/CORE.RISCV_CORE/id_stage_i/U205
0.009960797615349293 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[26]
0.010404424741864204 core_region_i/CORE.RISCV_CORE/U36
0.010971441864967346 core_region_i/CORE.RISCV_CORE/id_stage_i/U303
0.011359242722392082 core_region_i/CORE.RISCV_CORE/id_stage_i/U310
0.011359242722392082 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[15]
0.011291068978607655 core_region_i/CORE.RISCV_CORE/if_stage_i/U116
0.011291068978607655 core_region_i/CORE.RISCV_CORE/id_stage_i/U306
0.010827600955963135 core_region_i/CORE.RISCV_CORE/cs_registers_i/U271
0.010266169905662537 core_region_i/CORE.RISCV_CORE/cs_registers_i/U266
0.010266169905662537 core_region_i/CORE.RISCV_CORE/cs_registers_i/U270
0.009908994659781456 core_region_i/CORE.RISCV_CORE/cs_registers_i/U541
0.009908994659781456 core_region_i/CORE.RISCV_CORE/cs_registers_i/U543
0.01002105139195919 core_region_i/CORE.RISCV_CORE/cs_registers_i/U542
0.01002105139195919 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[15]
0.010505624115467072 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[28]
0.0110625633969903 core_region_i/CORE.RISCV_CORE/id_stage_i/U123
0.011389456689357758 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC765_n13
0.011389456689357758 core_region_i/CORE.RISCV_CORE/debug_unit_i/U176
0.01123553141951561 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[15]
0.01123553141951561 core_region_i/CORE.RISCV_CORE/debug_unit_i/U186
0.010731708258390427 core_region_i/CORE.RISCV_CORE/cs_registers_i/U199
0.010179979726672173 core_region_i/CORE.RISCV_CORE/if_stage_i/U25
0.009883146733045578 core_region_i/CORE.RISCV_CORE/cs_registers_i/U200
0.009883146733045578 core_region_i/CORE.RISCV_CORE/cs_registers_i/U302
0.009883146733045578 core_region_i/CORE.RISCV_CORE/cs_registers_i/U303
0.010074693709611893 core_region_i/CORE.RISCV_CORE/if_stage_i/U31
0.010074693709611893 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[15]
0.010592389851808548 core_region_i/CORE.RISCV_CORE/cs_registers_i/U198
0.011133793741464615 core_region_i/CORE.RISCV_CORE/cs_registers_i/U380
0.011396299116313457 core_region_i/CORE.RISCV_CORE/cs_registers_i/U429
0.011396299116313457 core_region_i/CORE.RISCV_CORE/cs_registers_i/U431
0.011167805641889572 core_region_i/CORE.RISCV_CORE/cs_registers_i/U432
0.010638686828315258 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][15]
0.010695895180106163 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U376
0.0105404332280159 peripherals_i/apb_i2c_i/byte_controller/sr_reg[1]
0.010039225220680237 peripherals_i/apb_i2c_i/byte_controller/U18
0.009891700930893421 peripherals_i/apb_i2c_i/U62
0.010223997756838799 peripherals_i/apb_i2c_i/U47
0.010223997756838799 peripherals_i/apb_i2c_i/U64
0.010782926343381405 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U435
0.010782926343381405 peripherals_i/apb_i2c_i/U48
0.010782926343381405 peripherals_i/apb_i2c_i/U63
0.011265880428254604 peripherals_i/apb_i2c_i/r_tx_reg[7]
0.011265880428254604 peripherals_i/apb_i2c_i/U54
0.011372820474207401 peripherals_i/apb_i2c_i/U50
0.011011920869350433 peripherals_i/genblk1[6].core_clock_gate/U3
0.011011920869350433 peripherals_i/apb_i2c_i/U19
0.011011920869350433 peripherals_i/apb_i2c_i/U27
0.01044994592666626 peripherals_i/apb_i2c_i/U25
0.01044994592666626 peripherals_i/apb_i2c_i/U66
0.0099891172721982 peripherals_i/apb_i2c_i/U51
0.0099891172721982 peripherals_i/apb_i2c_i/U55
0.009926279075443745 peripherals_i/apb_i2c_i/byte_controller/bit_controller/dout_reg
0.009926279075443745 peripherals_i/apb_i2c_i/U59
0.010883208364248276 peripherals_i/apb_i2c_i/byte_controller/bit_controller/sta_condition_reg
0.011322575621306896 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U203
0.011342400684952736 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][4]
0.010924199596047401 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U209
0.010924199596047401 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U218
0.01035478338599205 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][4]
0.01035478338599205 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][4]
0.009936954826116562 peripherals_i/apb_spi_master_i/u_txfifo/U199
0.009957520291209221 peripherals_i/apb_spi_master_i/u_txfifo/U123
0.009957520291209221 peripherals_i/apb_spi_master_i/u_txfifo/U202
0.010397895239293575 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][4]
0.010965218767523766 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][8]
0.010965218767523766 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][4]
0.010965218767523766 peripherals_i/apb_spi_master_i/u_txfifo/U200
0.011356888338923454 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][4]
0.011294731870293617 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U341
0.010834215208888054 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][9]
0.01027217973023653 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][9]
0.009910844266414642 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][9]
0.009910844266414642 peripherals_i/apb_spi_master_i/u_txfifo/U187
0.010016988962888718 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][9]
0.010498909279704094 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][9]
0.010498909279704094 peripherals_i/apb_spi_master_i/u_txfifo/U185
0.011056755669414997 peripherals_i/apb_spi_master_i/u_txfifo/U188
0.011388112790882587 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][9]
0.011388112790882587 peripherals_i/apb_spi_master_i/u_txfifo/U186
0.01123996451497078 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][9]
0.010738507844507694 peripherals_i/apb_spi_master_i/u_spictrl/U358
0.01018558256328106 peripherals_i/apb_spi_master_i/u_axiregs/U161
0.00988399051129818 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[9]
0.00988399051129818 peripherals_i/apb_spi_master_i/u_axiregs/U60
0.01006995141506195 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[25]
0.010585566982626915 peripherals_i/apb_spi_master_i/u_spictrl/U334
0.01112845167517662 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[4]
0.011395998299121857 peripherals_i/apb_spi_master_i/u_axiregs/U128
0.011172833852469921 peripherals_i/apb_spi_master_i/u_axiregs/U62
0.011172833852469921 peripherals_i/apb_spi_master_i/u_axiregs/U146
0.010645495727658272 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_len_reg[1]
0.010645495727658272 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[5]
0.01011619158089161 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_len_reg[5]
0.010148752480745316 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_len_reg[4]
0.010148752480745316 peripherals_i/apb_spi_master_i/u_spictrl/U23
0.010689085349440575 peripherals_i/apb_spi_master_i/u_spictrl/U270
0.011205725371837616 peripherals_i/apb_spi_master_i/u_spictrl/U227
0.011205725371837616 peripherals_i/apb_spi_master_i/u_spictrl/U233
0.011396421119570732 peripherals_i/apb_spi_master_i/u_spictrl/U237
0.011396421119570732 peripherals_i/apb_spi_master_i/u_spictrl/U277
0.011099087074398994 peripherals_i/apb_spi_master_i/u_spictrl/U245
0.011099087074398994 peripherals_i/apb_spi_master_i/u_spictrl/U267
0.010547231882810593 peripherals_i/apb_spi_master_i/u_spictrl/U264
0.010043654590845108 peripherals_i/apb_spi_master_i/u_spictrl/U224
0.010043654590845108 peripherals_i/apb_spi_master_i/u_spictrl/U244
0.010218177922070026 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U145
0.010218177922070026 peripherals_i/apb_spi_master_i/u_spictrl/U151
0.010218177922070026 peripherals_i/apb_spi_master_i/u_spictrl/U157
0.010776199400424957 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U134
0.010776199400424957 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U137
0.011261805891990662 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U138
0.011261805891990662 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U140
0.011374663561582565 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U142
0.009992786683142185 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U17
0.009923934936523438 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U58
0.009923934936523438 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U60
0.010310761630535126 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U56
0.010310761630535126 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U59
0.010425496846437454 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[1]
0.011096026748418808 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1374
0.011096026748418808 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1391
0.011789844371378422 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1390
0.012118129059672356 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC49_core_lsu_addr_2
0.012118129059672356 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U937
0.012118129059672356 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1396
0.012118129059672356 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1398
0.01181282103061676 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U716
0.01181282103061676 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U718
0.01181282103061676 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U732
0.01181282103061676 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1388
0.01181282103061676 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1415
0.011124221608042717 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[1]
0.011124221608042717 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1710
0.01044169906526804 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[5]
0.01044169906526804 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U743
0.010498560033738613 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U828
0.010498560033738613 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1662
0.010498560033738613 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1731
0.011193559505045414 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1110
0.011193559505045414 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1692
0.011193559505045414 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1732
0.011851547285914421 core_region_i/CORE.RISCV_CORE/id_stage_i/U148
0.011851547285914421 core_region_i/CORE.RISCV_CORE/ex_block_i/FE_OFC562_div_en_ex
0.011851547285914421 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1138
0.012084840796887875 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U785
0.012084840796887875 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U914
0.012084840796887875 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U972
0.011696405708789825 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U25
0.011696405708789825 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U915
0.01099191140383482 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U306
0.01099191140383482 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U349
0.010183506645262241 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_RC_4_0
0.010183506645262241 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC546_core_lsu_addr_28
0.010183506645262241 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U257
0.010183506645262241 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U265
0.010183506645262241 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U920
0.010620558634400368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC357_core_lsu_addr_30
0.010620558634400368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U868
0.010620558634400368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1027
0.010620558634400368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1033
0.01134174969047308 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U784
0.01134174969047308 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U857
0.01134174969047308 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U945
0.011958179995417595 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U734
0.011958179995417595 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U735
0.012084666639566422 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U736
0.012084666639566422 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U783
0.012084666639566422 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U944
0.01161004789173603 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U855
0.01161004789173603 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U856
0.010880347341299057 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U854
0.010880347341299057 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U948
0.010880347341299057 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U949
0.010880347341299057 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U951
0.010284971445798874 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U852
0.010284971445798874 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U853
0.010205741971731186 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC425_n186
0.010708137415349483 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U560
0.010708137415349483 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U561
0.01143376063555479 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U496
0.01143376063555479 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U559
0.01199454627931118 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U434
0.01199454627931118 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U436
0.012015902437269688 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U600
0.011480474844574928 core_region_i/CORE.RISCV_CORE/FE_OFC268_n157
0.011480474844574928 core_region_i/CORE.RISCV_CORE/id_stage_i/U228
0.010756648145616055 core_region_i/CORE.RISCV_CORE/id_stage_i/U245
0.010231988504529 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[30]
0.010272183455526829 core_region_i/CORE.RISCV_CORE/id_stage_i/U291
0.010845771059393883 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[28]
0.010845771059393883 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U510
0.010845771059393883 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U513
0.011575405485928059 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[14]
0.011575405485928059 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[13]
0.012072180397808552 core_region_i/CORE.RISCV_CORE/id_stage_i/U302
0.011980448849499226 core_region_i/CORE.RISCV_CORE/FE_OFC424_n186
0.011980448849499226 core_region_i/CORE.RISCV_CORE/FE_OFC421_n183
0.01137879490852356 core_region_i/CORE.RISCV_CORE/if_stage_i/U118
0.01137879490852356 core_region_i/CORE.RISCV_CORE/cs_registers_i/U292
0.010650331154465675 core_region_i/CORE.RISCV_CORE/if_stage_i/U17
0.010650331154465675 core_region_i/CORE.RISCV_CORE/if_stage_i/U30
0.010650331154465675 core_region_i/CORE.RISCV_CORE/U14
0.010650331154465675 core_region_i/CORE.RISCV_CORE/U34
0.010184465907514095 core_region_i/CORE.RISCV_CORE/cs_registers_i/U464
0.010184465907514095 core_region_i/CORE.RISCV_CORE/U13
0.010941503569483757 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[13]
0.011655690148472786 core_region_i/CORE.RISCV_CORE/id_stage_i/U147
0.012077204883098602 core_region_i/CORE.RISCV_CORE/id_stage_i/U138
0.012077204883098602 core_region_i/CORE.RISCV_CORE/debug_unit_i/U177
0.012077204883098602 core_region_i/CORE.RISCV_CORE/debug_unit_i/U188
0.012077204883098602 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U312
0.012077204883098602 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U322
0.011243877932429314 core_region_i/CORE.RISCV_CORE/cs_registers_i/U304
0.011243877932429314 core_region_i/CORE.RISCV_CORE/cs_registers_i/U305
0.011243877932429314 core_region_i/CORE.RISCV_CORE/cs_registers_i/U306
0.01054285280406475 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[13]
0.01054285280406475 core_region_i/CORE.RISCV_CORE/cs_registers_i/U310
0.010168662294745445 core_region_i/CORE.RISCV_CORE/cs_registers_i/U434
0.010168662294745445 core_region_i/CORE.RISCV_CORE/cs_registers_i/U436
0.010168662294745445 core_region_i/CORE.RISCV_CORE/cs_registers_i/U535
0.010419975034892559 core_region_i/CORE.RISCV_CORE/cs_registers_i/U301
0.010419975034892559 core_region_i/CORE.RISCV_CORE/cs_registers_i/U437
0.011087920516729355 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][13]
0.011087920516729355 core_region_i/CORE.RISCV_CORE/cs_registers_i/U197
0.011087920516729355 core_region_i/CORE.RISCV_CORE/cs_registers_i/U433
0.011783802881836891 core_region_i/CORE.RISCV_CORE/cs_registers_i/U512
0.011783802881836891 core_region_i/CORE.RISCV_CORE/cs_registers_i/U513
0.012118715792894363 core_region_i/CORE.RISCV_CORE/cs_registers_i/U217
0.012118715792894363 core_region_i/CORE.RISCV_CORE/cs_registers_i/U511
0.012118715792894363 core_region_i/CORE.RISCV_CORE/cs_registers_i/U514
0.011133776977658272 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][16]
0.010492144152522087 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U539
0.011845860630273819 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U342
0.012086275964975357 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U398
0.011703796684741974 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U355
0.01100068911910057 peripherals_i/apb_i2c_i/byte_controller/U21
0.01036452129483223 peripherals_i/apb_i2c_i/r_tx_reg[3]
0.010181629098951817 peripherals_i/apb_i2c_i/r_ctrl_reg[3]
0.010181629098951817 peripherals_i/apb_i2c_i/r_tx_reg[4]
0.01061299815773964 peripherals_i/apb_i2c_i/r_ctrl_reg[4]
0.0113331014290452 peripherals_i/apb_i2c_i/r_tx_reg[6]
0.0113331014290452 peripherals_i/apb_i2c_i/r_tx_reg[5]
0.011953030712902546 peripherals_i/apb_i2c_i/r_ctrl_reg[5]
0.012087179347872734 peripherals_i/apb_i2c_i/CTS_cdb_buf_00350
0.012087179347872734 peripherals_i/apb_i2c_i/r_ctrl_reg[6]
0.011617882177233696 peripherals_i/genblk1[6].core_clock_gate/clk_en_reg
0.011617882177233696 peripherals_i/apb_i2c_i/U5
0.011617882177233696 peripherals_i/apb_i2c_i/U20
0.011617882177233696 peripherals_i/apb_i2c_i/U22
0.011617882177233696 peripherals_i/apb_i2c_i/U26
0.010888918302953243 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U179
0.010888918302953243 peripherals_i/apb_i2c_i/irq_flag_reg
0.010888918302953243 peripherals_i/apb_i2c_i/U4
0.010888918302953243 peripherals_i/apb_i2c_i/U21
0.010888918302953243 peripherals_i/apb_i2c_i/U41
0.010289696045219898 peripherals_i/apb_i2c_i/tip_reg
0.010700168088078499 peripherals_i/apb_i2c_i/byte_controller/bit_controller/dSDA_reg
0.010700168088078499 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U29
0.011425420641899109 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U206
0.011990401893854141 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U216
0.011990401893854141 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][18]
0.012019533663988113 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][8]
0.012019533663988113 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][8]
0.011488629505038261 peripherals_i/apb_spi_master_i/u_txfifo/U121
0.010764766484498978 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][8]
0.010764766484498978 peripherals_i/apb_spi_master_i/u_txfifo/U119
0.010235510766506195 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][8]
0.010267917066812515 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][8]
0.010267917066812515 peripherals_i/apb_spi_master_i/u_txfifo/U122
0.010837353765964508 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][8]
0.010837353765964508 peripherals_i/apb_spi_master_i/u_txfifo/U120
0.011567411944270134 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][18]
0.012069188058376312 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][18]
0.012069188058376312 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][8]
0.011985218152403831 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U213
0.011387373320758343 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][26]
0.010658137500286102 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][20]
0.010186919942498207 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][26]
0.010186919942498207 peripherals_i/apb_spi_master_i/u_txfifo/U184
0.010186919942498207 peripherals_i/apb_spi_master_i/u_txfifo/U214
0.010317549109458923 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][26]
0.010317549109458923 peripherals_i/apb_spi_master_i/u_txfifo/U217
0.010932907462120056 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][26]
0.010932907462120056 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][26]
0.011648228392004967 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][26]
0.011648228392004967 peripherals_i/apb_spi_master_i/u_txfifo/U218
0.01207544282078743 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][26]
0.01207544282078743 peripherals_i/apb_spi_master_i/u_txfifo/U216
0.011889796704053879 peripherals_i/apb_spi_master_i/FE_OFC66_n1
0.011889796704053879 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][9]
0.011252522468566895 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[9]
0.010549958795309067 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[8]
0.010549958795309067 peripherals_i/apb_spi_master_i/u_spictrl/U332
0.010169671848416328 peripherals_i/apb_spi_master_i/u_axiregs/U150
0.010169671848416328 peripherals_i/apb_spi_master_i/u_axiregs/U154
0.011079136282205582 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[24]
0.01177695207297802 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[28]
0.01177695207297802 peripherals_i/apb_spi_master_i/u_spictrl/U370
0.012118371203541756 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[30]
0.011826743371784687 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[9]
0.011826743371784687 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[8]
0.011142607778310776 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[2]
0.011142607778310776 peripherals_i/apb_spi_master_i/u_axiregs/U53
0.010455355979502201 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_len_reg[0]
0.010154390707612038 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[7]
0.010154390707612038 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[6]
0.010485347360372543 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[6]
0.011176496744155884 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[7]
0.011176496744155884 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[5]
0.011839771643280983 peripherals_i/apb_spi_master_i/u_spictrl/U27
0.011839771643280983 peripherals_i/apb_spi_master_i/u_spictrl/U236
0.011839771643280983 peripherals_i/apb_spi_master_i/u_spictrl/U247
0.012087320908904076 peripherals_i/apb_spi_master_i/u_spictrl/U225
0.012087320908904076 peripherals_i/apb_spi_master_i/u_spictrl/U254
0.012087320908904076 peripherals_i/apb_spi_master_i/u_spictrl/U269
0.011710919439792633 peripherals_i/apb_spi_master_i/u_spictrl/U232
0.011710919439792633 peripherals_i/apb_spi_master_i/u_spictrl/U256
0.011710919439792633 peripherals_i/apb_spi_master_i/u_spictrl/U263
0.011009331792593002 peripherals_i/apb_spi_master_i/u_spictrl/U223
0.011009331792593002 peripherals_i/apb_spi_master_i/u_spictrl/U234
0.011009331792593002 peripherals_i/apb_spi_master_i/u_spictrl/U260
0.010370122268795967 peripherals_i/apb_spi_master_i/u_spictrl/U128
0.010370122268795967 peripherals_i/apb_spi_master_i/u_spictrl/U146
0.010370122268795967 peripherals_i/apb_spi_master_i/u_spictrl/U226
0.010179823264479637 peripherals_i/apb_spi_master_i/u_spictrl/U149
0.010179823264479637 peripherals_i/apb_spi_master_i/u_spictrl/U150
0.010605481453239918 peripherals_i/apb_spi_master_i/u_spictrl/U158
0.010605481453239918 peripherals_i/apb_spi_master_i/u_spictrl/U173
0.011324448511004448 peripherals_i/apb_spi_master_i/u_spictrl/U174
0.011324448511004448 peripherals_i/apb_spi_master_i/u_spictrl/U385
0.011324448511004448 peripherals_i/apb_spi_master_i/u_spictrl/U386
0.011947818100452423 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U214
0.012089601717889309 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U136
0.012089601717889309 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U215
0.011625675484538078 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[2]
0.011625675484538078 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[0]
0.010897504165768623 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[1]
0.010897504165768623 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[3]
0.010294491425156593 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U52
0.010199761018157005 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U53
0.010199761018157005 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U64
0.010199761018157005 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U65
0.010692230425775051 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U18
0.010692230425775051 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U19
0.010692230425775051 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U54
0.010692230425775051 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U66
0.011417060159146786 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U46
0.011417060159146786 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U55
0.011417060159146786 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U67
0.011986183002591133 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U47
0.011986183002591133 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U51
0.011986183002591133 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U68
0.012023085728287697 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U49
0.011155279353260994 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[2]
0.012157011777162552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[3]
0.013192540034651756 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[4]
0.013192540034651756 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[5]
0.01368145365267992 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[2]
0.01322366762906313 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC50_core_lsu_addr_3
0.01322366762906313 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[0]
0.01322366762906313 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1727
0.012193165719509125 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC366_n1569
0.012193165719509125 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1718
0.012193165719509125 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1719
0.011171592399477959 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1693
0.011171592399477959 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1694
0.010740557685494423 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1065
0.010740557685494423 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1101
0.01125218253582716 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1060
0.01125218253582716 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1124
0.01125218253582716 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1658
0.01125218253582716 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1753
0.012288657948374748 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC54_core_lsu_addr_9
0.012288657948374748 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1091
0.012288657948374748 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1730
0.012288657948374748 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1733
0.013270888477563858 core_region_i/CORE.RISCV_CORE/id_stage_i/U175
0.013270888477563858 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1701
0.013270888477563858 core_region_i/CORE.RISCV_CORE/ex_block_i/U30
0.013620319776237011 core_region_i/CORE.RISCV_CORE/id_stage_i/U133
0.013620319776237011 core_region_i/CORE.RISCV_CORE/ex_block_i/U17
0.013042811304330826 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC376_n191
0.013042811304330826 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U308
0.013042811304330826 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U348
0.01199413277208805 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U269
0.01199413277208805 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U270
0.01199413277208805 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U307
0.011052209883928299 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U275
0.011052209883928299 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U921
0.0107928067445755 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_RC_5_0
0.0107928067445755 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U52
0.0107928067445755 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U263
0.011446677148342133 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U271
0.011446677148342133 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U273
0.011446677148342133 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1021
0.011446677148342133 core_region_i/U66
0.012523697689175606 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U953
0.012523697689175606 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U994
0.013443360105156898 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U779
0.013443360105156898 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U780
0.013443360105156898 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U974
0.013443360105156898 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U975
0.013630700297653675 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U661
0.013630700297653675 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U781
0.013630700297653675 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U782
0.013630700297653675 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U952
0.013630700297653675 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U976
0.013630700297653675 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U977
0.01291994284838438 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U885
0.01291994284838438 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U888
0.01291994284838438 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U889
0.01291994284838438 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U958
0.011828005313873291 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U657
0.011828005313873291 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U658
0.011828005313873291 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U887
0.011828005313873291 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U950
0.011828005313873291 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U965
0.010936582460999489 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC499_n142
0.010936582460999489 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U659
0.010936582460999489 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U814
0.010936582460999489 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U886
0.010816050693392754 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U498
0.010816050693392754 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U557
0.010816050693392754 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U572
0.010816050693392754 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U813
0.011564459651708603 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U431
0.011564459651708603 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U500
0.011564459651708603 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U501
0.011564459651708603 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U574
0.012646984308958054 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U430
0.012646984308958054 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U499
0.012646984308958054 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U526
0.012646984308958054 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U566
0.01348450779914856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U442
0.01348450779914856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U565
0.01348450779914856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U569
0.01351800374686718 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U444
0.01351800374686718 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U564
0.012721370905637741 core_region_i/CORE.RISCV_CORE/id_stage_i/U237
0.011643935926258564 core_region_i/CORE.RISCV_CORE/id_stage_i/U6
0.011643935926258564 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[29]
0.010863639414310455 core_region_i/CORE.RISCV_CORE/id_stage_i/U249
0.010925782844424248 core_region_i/CORE.RISCV_CORE/FE_OFC501_n141
0.010925782844424248 core_region_i/CORE.RISCV_CORE/debug_unit_i/U105
0.011783135123550892 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[10]
0.011783135123550892 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[29]
0.012872431427240372 core_region_i/CORE.RISCV_CORE/U20
0.012872431427240372 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U519
0.013613153249025345 core_region_i/CORE.RISCV_CORE/id_stage_i/U297
0.013613153249025345 core_region_i/CORE.RISCV_CORE/id_stage_i/U298
0.013474449515342712 core_region_i/CORE.RISCV_CORE/if_stage_i/U112
0.013474449515342712 core_region_i/CORE.RISCV_CORE/if_stage_i/U114
0.013474449515342712 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[29]
0.012573879212141037 core_region_i/CORE.RISCV_CORE/cs_registers_i/U288
0.012573879212141037 core_region_i/CORE.RISCV_CORE/cs_registers_i/U291
0.011483744718134403 core_region_i/CORE.RISCV_CORE/if_stage_i/U33
0.011483744718134403 core_region_i/CORE.RISCV_CORE/cs_registers_i/U289
0.011483744718134403 core_region_i/CORE.RISCV_CORE/cs_registers_i/U465
0.011483744718134403 core_region_i/CORE.RISCV_CORE/cs_registers_i/U466
0.010785741731524467 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][29]
0.010785741731524467 core_region_i/CORE.RISCV_CORE/cs_registers_i/U287
0.010785741731524467 core_region_i/CORE.RISCV_CORE/cs_registers_i/U467
0.010990062728524208 core_region_i/CORE.RISCV_CORE/cs_registers_i/U290
0.010990062728524208 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[14]
0.011912496760487556 core_region_i/CORE.RISCV_CORE/debug_unit_i/U106
0.01297827996313572 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]
0.01297827996313572 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[14]
0.013608290813863277 core_region_i/CORE.RISCV_CORE/cs_registers_i/U311
0.013608290813863277 core_region_i/CORE.RISCV_CORE/debug_unit_i/U189
0.013608290813863277 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U317
0.01332214567810297 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[13]
0.01332214567810297 core_region_i/CORE.RISCV_CORE/cs_registers_i/U313
0.012369180098176003 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[14]
0.012369180098176003 core_region_i/CORE.RISCV_CORE/cs_registers_i/U312
0.011325791478157043 core_region_i/CORE.RISCV_CORE/if_stage_i/U34
0.011325791478157043 core_region_i/CORE.RISCV_CORE/cs_registers_i/U219
0.011325791478157043 core_region_i/CORE.RISCV_CORE/cs_registers_i/U309
0.010769923217594624 core_region_i/CORE.RISCV_CORE/cs_registers_i/U308
0.010769923217594624 core_region_i/CORE.RISCV_CORE/cs_registers_i/U378
0.010769923217594624 core_region_i/CORE.RISCV_CORE/cs_registers_i/U532
0.010769923217594624 core_region_i/CORE.RISCV_CORE/cs_registers_i/U533
0.010769923217594624 core_region_i/CORE.RISCV_CORE/cs_registers_i/U534
0.011146881617605686 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U57
0.011146881617605686 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][14]
0.012144757434725761 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[19]
0.012144757434725761 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U58
0.013183347880840302 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U102
0.013183347880840302 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U103
0.013183347880840302 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U118
0.013183347880840302 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U119
0.01368213351815939 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U175
0.01368213351815939 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U104
0.01368213351815939 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U117
0.01368213351815939 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U120
0.01323450542986393 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[24]
0.01323450542986393 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[23]
0.012276090681552887 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U559
0.012007175013422966 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U358
0.012007175013422966 peripherals_i/apb_i2c_i/U43
0.011060548946261406 peripherals_i/apb_i2c_i/r_tx_reg[1]
0.010789988562464714 peripherals_i/apb_i2c_i/U40
0.012510797008872032 peripherals_i/apb_i2c_i/U14
0.012510797008872032 peripherals_i/apb_i2c_i/U42
0.013435687869787216 peripherals_i/apb_i2c_i/r_ctrl_reg[0]
0.013634473085403442 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U182
0.013634473085403442 peripherals_i/apb_i2c_i/r_ctrl_reg[7]
0.01293166447430849 peripherals_i/apb_i2c_i/r_cmd_reg[0]
0.011840829625725746 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U181
0.011840829625725746 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U185
0.011840829625725746 peripherals_i/apb_i2c_i/r_pre_reg[0]
0.011840829625725746 peripherals_i/apb_i2c_i/U37
0.010943664237856865 peripherals_i/apb_i2c_i/r_pre_reg[7]
0.010943664237856865 peripherals_i/apb_i2c_i/r_pre_reg[5]
0.010811544954776764 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U36
0.010811544954776764 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U170
0.010811544954776764 peripherals_i/apb_i2c_i/r_pre_reg[6]
0.01155257597565651 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U28
0.012634538114070892 peripherals_i/apb_i2c_i/byte_controller/bit_controller/dSCL_reg
0.012634538114070892 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U27
0.01273350976407528 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][18]
0.01273350976407528 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][18]
0.01165601797401905 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][18]
0.010868865996599197 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][18]
0.010868865996599197 peripherals_i/apb_spi_master_i/u_txfifo/U139
0.010919392108917236 peripherals_i/apb_spi_master_i/u_txfifo/U142
0.010919392108917236 peripherals_i/apb_spi_master_i/u_txfifo/U143
0.011770561337471008 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][18]
0.011770561337471008 peripherals_i/apb_spi_master_i/u_txfifo/U140
0.013608702458441257 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U207
0.013608702458441257 peripherals_i/apb_spi_master_i/u_txfifo/FE_OFC65_n1
0.012586716562509537 peripherals_i/apb_spi_master_i/u_txfifo/U35
0.011495430022478104 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][20]
0.010789433494210243 peripherals_i/apb_spi_master_i/u_txfifo/U209
0.010982374660670757 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][20]
0.0118996761739254 peripherals_i/apb_spi_master_i/u_txfifo/U210
0.012967138551175594 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][20]
0.012967138551175594 peripherals_i/apb_spi_master_i/u_txfifo/U215
0.013605643063783646 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][20]
0.013605643063783646 peripherals_i/apb_spi_master_i/u_txfifo/U211
0.013330511748790741 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][26]
0.013330511748790741 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][20]
0.01238204911351204 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[10]
0.01238204911351204 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[8]
0.011336365714669228 peripherals_i/apb_spi_master_i/u_axiregs/U27
0.010771402157843113 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[28]
0.010771402157843113 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[10]
0.010771402157843113 peripherals_i/apb_spi_master_i/u_axiregs/U29
0.011137700639665127 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[26]
0.012131642550230026 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[18]
0.012131642550230026 peripherals_i/apb_spi_master_i/u_spictrl/U340
0.013173128478229046 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[18]
0.013173128478229046 peripherals_i/apb_spi_master_i/u_spictrl/U368
0.013681639917194843 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[20]
0.013244282454252243 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[30]
0.013244282454252243 peripherals_i/apb_spi_master_i/u_axiregs/U90
0.012220457196235657 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[4]
0.011191841214895248 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[5]
0.010740123689174652 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[14]
0.013253193348646164 peripherals_i/apb_spi_master_i/u_spictrl/U28
0.013253193348646164 peripherals_i/apb_spi_master_i/u_spictrl/U29
0.013253193348646164 peripherals_i/apb_spi_master_i/u_spictrl/U250
0.013623901642858982 peripherals_i/apb_spi_master_i/u_spictrl/U229
0.013623901642858982 peripherals_i/apb_spi_master_i/u_spictrl/U231
0.013623901642858982 peripherals_i/apb_spi_master_i/u_spictrl/U240
0.013623901642858982 peripherals_i/apb_spi_master_i/u_spictrl/U252
0.013623901642858982 peripherals_i/apb_spi_master_i/u_spictrl/U265
0.013623901642858982 peripherals_i/apb_spi_master_i/u_spictrl/U273
0.013623901642858982 peripherals_i/apb_spi_master_i/u_spictrl/U276
0.013064361177384853 peripherals_i/apb_spi_master_i/u_spictrl/U249
0.013064361177384853 peripherals_i/apb_spi_master_i/u_spictrl/U251
0.013064361177384853 peripherals_i/apb_spi_master_i/u_spictrl/U272
0.013064361177384853 peripherals_i/apb_spi_master_i/u_spictrl/U274
0.013064361177384853 peripherals_i/apb_spi_master_i/u_spictrl/U275
0.012020038440823555 peripherals_i/apb_spi_master_i/u_spictrl/U132
0.012020038440823555 peripherals_i/apb_spi_master_i/u_spictrl/U133
0.012020038440823555 peripherals_i/apb_spi_master_i/u_spictrl/U134
0.012020038440823555 peripherals_i/apb_spi_master_i/u_spictrl/U135
0.012020038440823555 peripherals_i/apb_spi_master_i/u_spictrl/U141
0.012020038440823555 peripherals_i/apb_spi_master_i/u_spictrl/U257
0.012020038440823555 peripherals_i/apb_spi_master_i/u_spictrl/U259
0.012020038440823555 peripherals_i/apb_spi_master_i/u_spictrl/U261
0.011068875901401043 peripherals_i/apb_spi_master_i/u_spictrl/U131
0.011068875901401043 peripherals_i/apb_spi_master_i/u_spictrl/U136
0.011068875901401043 peripherals_i/apb_spi_master_i/u_spictrl/U137
0.011068875901401043 peripherals_i/apb_spi_master_i/u_spictrl/U143
0.010787269100546837 peripherals_i/apb_spi_master_i/u_spictrl/U129
0.010787269100546837 peripherals_i/apb_spi_master_i/u_spictrl/U138
0.010787269100546837 peripherals_i/apb_spi_master_i/u_spictrl/U144
0.010787269100546837 peripherals_i/apb_spi_master_i/u_spictrl/U153
0.010787269100546837 peripherals_i/apb_spi_master_i/u_spictrl/U156
0.011424158699810505 peripherals_i/apb_spi_master_i/u_spictrl/U152
0.011424158699810505 peripherals_i/apb_spi_master_i/u_spictrl/U154
0.011424158699810505 peripherals_i/apb_spi_master_i/u_spictrl/U167
0.01249788049608469 peripherals_i/apb_spi_master_i/u_spictrl/U155
0.01249788049608469 peripherals_i/apb_spi_master_i/u_spictrl/U171
0.01249788049608469 peripherals_i/apb_spi_master_i/u_spictrl/U290
0.01249788049608469 peripherals_i/apb_spi_master_i/u_spictrl/U295
0.01249788049608469 peripherals_i/apb_spi_master_i/u_spictrl/U297
0.013427916914224625 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U216
0.013427916914224625 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U222
0.013427916914224625 peripherals_i/apb_spi_master_i/u_spictrl/U291
0.013427916914224625 peripherals_i/apb_spi_master_i/u_spictrl/U294
0.013427916914224625 peripherals_i/apb_spi_master_i/u_spictrl/U296
0.013638109900057316 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U223
0.013638109900057316 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U226
0.013638109900057316 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U227
0.012943328358232975 peripherals_i/apb_spi_master_i/u_spictrl/U282
0.011853677220642567 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[4]
0.010950853116810322 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[1]
0.010950853116810322 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[5]
0.010807168669998646 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U63
0.010807168669998646 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U91
0.010807168669998646 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U198
0.010807168669998646 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U199
0.011540742591023445 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[3]
0.011540742591023445 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U62
0.011540742591023445 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U101
0.011540742591023445 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U122
0.012622060254216194 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[4]
0.013472001068294048 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U20
0.013472001068294048 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U89
0.013472001068294048 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U102
0.013472001068294048 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U118
0.013472001068294048 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U190
0.013528675772249699 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[5]
0.012745608575642109 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[0]
0.012745608575642109 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U98
0.01456438284367323 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U946
0.0152115598320961 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[3]
0.0152115598320961 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U954
0.014605145901441574 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[4]
0.014605145901441574 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1703
0.014605145901441574 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1707
0.014605145901441574 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1728
0.013240421190857887 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1706
0.013240421190857887 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1711
0.013240421190857887 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1720
0.013240421190857887 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1726
0.011887669563293457 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1078
0.011887669563293457 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1087
0.011887669563293457 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1695
0.011317122727632523 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1133
0.011317122727632523 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1254
0.011317122727632523 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1659
0.011317122727632523 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1660
0.011995083652436733 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1655
0.011995083652436733 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1656
0.011995083652436733 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1657
0.011995083652436733 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1663
0.011995083652436733 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1681
0.01336816418915987 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC385_data_wdata_ex_3
0.01336816418915987 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U278
0.01336816418915987 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U289
0.014669368043541908 core_region_i/CORE.RISCV_CORE/id_stage_i/U172
0.014669368043541908 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U281
0.014669368043541908 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U286
0.014669368043541908 core_region_i/CORE.RISCV_CORE/ex_block_i/U29
0.015132419764995575 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U891
0.015132419764995575 core_region_i/CORE.RISCV_CORE/ex_block_i/U21
0.015132419764995575 core_region_i/CORE.RISCV_CORE/ex_block_i/U23
0.014367718249559402 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U109
0.014367718249559402 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U347
0.014367718249559402 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U843
0.014367718249559402 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U884
0.014367718249559402 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U955
0.014367718249559402 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U963
0.012978866696357727 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC542_n359
0.012978866696357727 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U276
0.012978866696357727 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U405
0.011731242761015892 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC796_n250
0.011731242761015892 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC575_n138
0.011731242761015892 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U108
0.011731242761015892 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U302
0.011731242761015892 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U842
0.011731242761015892 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U971
0.011387372389435768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U970
0.011387372389435768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U980
0.01225288212299347 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U979
0.01225288212299347 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U992
0.01225288212299347 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U993
0.01225288212299347 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1022
0.013678759336471558 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U662
0.013678759336471558 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U890
0.013678759336471558 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U995
0.013678759336471558 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1001
0.013678759336471558 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1003
0.01489629503339529 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1010
0.01489629503339529 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1011
0.01489629503339529 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1012
0.015144120901823044 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U956
0.015144120901823044 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U957
0.015144120901823044 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U978
0.015144120901823044 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1013
0.014202740043401718 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U581
0.014202740043401718 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U959
0.014202740043401718 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U983
0.014202740043401718 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U984
0.014202740043401718 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U985
0.014202740043401718 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U987
0.012756713666021824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U792
0.012756713666021824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U966
0.012756713666021824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U967
0.012756713666021824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U968
0.012756713666021824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U969
0.012756713666021824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U986
0.011576386168599129 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U562
0.011576386168599129 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U571
0.011576386168599129 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U660
0.011576386168599129 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U696
0.011576386168599129 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U697
0.011417107656598091 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U570
0.011417107656598091 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U747
0.011417107656598091 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U790
0.01240868866443634 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U575
0.01240868866443634 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U584
0.01240868866443634 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U794
0.013842768035829067 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U525
0.013842768035829067 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U573
0.013842768035829067 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U582
0.013842768035829067 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U583
0.013842768035829067 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U602
0.01495231781154871 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U441
0.01495231781154871 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U448
0.01495231781154871 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U503
0.01495231781154871 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U595
0.014996928162872791 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U490
0.014996928162872791 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U491
0.014996928162872791 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U563
0.013941995799541473 core_region_i/CORE.RISCV_CORE/FE_OFC463_n139
0.013941995799541473 core_region_i/CORE.RISCV_CORE/FE_OFC327_n137
0.013941995799541473 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U141
0.012515023350715637 core_region_i/CORE.RISCV_CORE/id_stage_i/U387
0.01148141548037529 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[31]
0.011563345789909363 core_region_i/CORE.RISCV_CORE/id_stage_i/U246
0.011563345789909363 core_region_i/CORE.RISCV_CORE/id_stage_i/U281
0.011563345789909363 core_region_i/CORE.RISCV_CORE/debug_unit_i/U77
0.012698319740593433 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[11]
0.014140460640192032 core_region_i/CORE.RISCV_CORE/id_stage_i/U290
0.014140460640192032 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[30]
0.014140460640192032 core_region_i/CORE.RISCV_CORE/U22
0.015121052041649818 core_region_i/CORE.RISCV_CORE/if_stage_i/U41
0.015121052041649818 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[12]
0.015121052041649818 core_region_i/CORE.RISCV_CORE/U29
0.014937140047550201 core_region_i/CORE.RISCV_CORE/if_stage_i/U120
0.014937140047550201 core_region_i/CORE.RISCV_CORE/if_stage_i/U122
0.013744438998401165 core_region_i/CORE.RISCV_CORE/cs_registers_i/U232
0.013744438998401165 core_region_i/CORE.RISCV_CORE/cs_registers_i/U233
0.013744438998401165 core_region_i/CORE.RISCV_CORE/cs_registers_i/U235
0.013744438998401165 core_region_i/CORE.RISCV_CORE/cs_registers_i/U236
0.012300850823521614 core_region_i/CORE.RISCV_CORE/if_stage_i/U27
0.012300850823521614 core_region_i/CORE.RISCV_CORE/cs_registers_i/U231
0.012300850823521614 core_region_i/CORE.RISCV_CORE/cs_registers_i/U394
0.012300850823521614 core_region_i/CORE.RISCV_CORE/cs_registers_i/U476
0.012300850823521614 core_region_i/CORE.RISCV_CORE/cs_registers_i/U479
0.012300850823521614 core_region_i/CORE.RISCV_CORE/U37
0.011376721784472466 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][30]
0.011376721784472466 core_region_i/CORE.RISCV_CORE/cs_registers_i/U475
0.011647695675492287 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[12]
0.012869758531451225 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[30]
0.012869758531451225 core_region_i/CORE.RISCV_CORE/debug_unit_i/U82
0.012869758531451225 core_region_i/CORE.RISCV_CORE/debug_unit_i/U138
0.014281652867794037 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[16]
0.014281652867794037 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[12]
0.01511634886264801 core_region_i/CORE.RISCV_CORE/id_stage_i/U132
0.01511634886264801 core_region_i/CORE.RISCV_CORE/debug_unit_i/U183
0.01511634886264801 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U315
0.014737589284777641 core_region_i/CORE.RISCV_CORE/cs_registers_i/U220
0.014737589284777641 core_region_i/CORE.RISCV_CORE/cs_registers_i/U221
0.014737589284777641 core_region_i/CORE.RISCV_CORE/cs_registers_i/U222
0.014737589284777641 core_region_i/CORE.RISCV_CORE/cs_registers_i/U402
0.014737589284777641 core_region_i/CORE.RISCV_CORE/debug_unit_i/U182
0.013475563377141953 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[16]
0.01209363155066967 core_region_i/CORE.RISCV_CORE/if_stage_i/U42
0.01209363155066967 core_region_i/CORE.RISCV_CORE/cs_registers_i/U218
0.011357195675373077 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[17]
0.011357195675373077 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U63
0.011357195675373077 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U146
0.011856012977659702 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U54
0.011856012977659702 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U56
0.011856012977659702 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U77
0.011856012977659702 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U148
0.013177076354622841 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U78
0.013177076354622841 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U98
0.014552081935107708 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_DBTC46_instr_addr_q_19
0.014552081935107708 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U79
0.01521231047809124 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U178
0.01521231047809124 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[20]
0.014619341120123863 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U173
0.014619341120123863 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U176
0.014619341120123863 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U357
0.014619341120123863 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U358
0.014619341120123863 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U359
0.013258909806609154 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][20]
0.013258909806609154 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][22]
0.011901354417204857 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U362
0.011901354417204857 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U364
0.011316990479826927 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U363
0.01438218355178833 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U323
0.01438218355178833 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U549
0.012996120378375053 peripherals_i/apb_i2c_i/U39
0.011742284521460533 peripherals_i/apb_i2c_i/r_tx_reg[2]
0.011383647099137306 peripherals_i/apb_i2c_i/r_ctrl_reg[2]
0.011383647099137306 peripherals_i/apb_i2c_i/U44
0.012237947434186935 peripherals_i/apb_i2c_i/r_ctrl_reg[1]
0.012237947434186935 peripherals_i/apb_i2c_i/U24
0.013661686331033707 peripherals_i/apb_i2c_i/r_tx_reg[0]
0.013661686331033707 peripherals_i/apb_i2c_i/U12
0.014886140823364258 peripherals_i/apb_i2c_i/U18
0.014886140823364258 peripherals_i/apb_i2c_i/U32
0.014886140823364258 peripherals_i/apb_i2c_i/U33
0.014886140823364258 peripherals_i/apb_i2c_i/U38
0.01514912024140358 peripherals_i/apb_i2c_i/clk_gate_r_pre_reg/latch
0.01421826146543026 peripherals_i/FE_OFC12_n1
0.01421826146543026 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U180
0.012773694470524788 peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_gate_cnt_reg/latch
0.012773694470524788 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U205
0.011585760861635208 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U137
0.011585760861635208 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U203
0.011411136016249657 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U19
0.011411136016249657 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U117
0.011411136016249657 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U120
0.011411136016249657 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U171
0.01239294558763504 peripherals_i/apb_i2c_i/CTS_ccl_a_buf_00003
0.01239294558763504 peripherals_i/apb_i2c_i/byte_controller/bit_controller/dscl_oen_reg
0.01239294558763504 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U21
0.0138262789696455 peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSDA_reg
0.014944106340408325 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U204
0.014944106340408325 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U371
0.015004070475697517 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][16]
0.015004070475697517 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][16]
0.013958070427179337 peripherals_i/apb_spi_master_i/u_txfifo/U141
0.013958070427179337 peripherals_i/apb_spi_master_i/u_txfifo/U191
0.01253102533519268 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][16]
0.01253102533519268 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][16]
0.011488339863717556 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][16]
0.011488339863717556 peripherals_i/apb_spi_master_i/u_txfifo/U189
0.011554889380931854 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][16]
0.011554889380931854 peripherals_i/apb_spi_master_i/u_txfifo/U192
0.011554889380931854 peripherals_i/apb_spi_master_i/u_txfifo/U193
0.012681674212217331 peripherals_i/FE_OFC13_n1
0.012681674212217331 peripherals_i/apb_spi_master_i/u_txfifo/U190
0.014124670997262001 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][16]
0.015115158632397652 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][16]
0.014946604147553444 peripherals_i/apb_spi_master_i/u_txfifo/U37
0.014946604147553444 peripherals_i/apb_spi_master_i/u_txfifo/U39
0.014946604147553444 peripherals_i/apb_spi_master_i/u_txfifo/U42
0.013761439360678196 peripherals_i/apb_spi_master_i/u_txfifo/U38
0.013761439360678196 peripherals_i/apb_spi_master_i/u_txfifo/U40
0.013761439360678196 peripherals_i/apb_spi_master_i/u_txfifo/U41
0.012316325679421425 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][10]
0.011381606571376324 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][10]
0.011381606571376324 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][31]
0.011637508869171143 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][20]
0.011637508869171143 peripherals_i/apb_spi_master_i/u_txfifo/U212
0.012852773070335388 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][31]
0.012852773070335388 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][20]
0.01426689326763153 peripherals_i/apb_spi_master_i/u_txfifo/U130
0.01426689326763153 peripherals_i/apb_spi_master_i/u_txfifo/U213
0.012107638642191887 peripherals_i/apb_spi_master_i/u_spictrl/U346
0.011359158903360367 peripherals_i/apb_spi_master_i/u_axiregs/U66
0.011359158903360367 peripherals_i/apb_spi_master_i/u_axiregs/U162
0.011843860149383545 peripherals_i/apb_spi_master_i/u_spictrl/U342
0.011843860149383545 peripherals_i/apb_spi_master_i/u_spictrl/U360
0.013159713707864285 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[20]
0.013159713707864285 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[16]
0.014538552612066269 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[16]
0.014538552612066269 peripherals_i/apb_spi_master_i/u_axiregs/U89
0.015211660414934158 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[26]
0.015211660414934158 peripherals_i/apb_spi_master_i/u_axiregs/U43
0.015211660414934158 peripherals_i/apb_spi_master_i/u_axiregs/U109
0.014632288366556168 peripherals_i/apb_spi_master_i/u_axiregs/U85
0.014632288366556168 peripherals_i/apb_spi_master_i/u_axiregs/U92
0.014632288366556168 peripherals_i/apb_spi_master_i/u_axiregs/U93
0.014632288366556168 peripherals_i/apb_spi_master_i/u_axiregs/U140
0.013276409357786179 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[12]
0.011914340779185295 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_len_reg[2]
0.011914340779185295 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[0]
0.011316417716443539 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[15]
0.011968690901994705 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[13]
0.011968690901994705 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[2]
0.013334180228412151 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[15]
0.013334180228412151 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[13]
0.014645854011178017 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[14]
0.014645854011178017 peripherals_i/apb_spi_master_i/u_axiregs/U95
0.014645854011178017 peripherals_i/apb_spi_master_i/u_spictrl/U25
0.01513710431754589 peripherals_i/apb_spi_master_i/u_axiregs/U58
0.01513710431754589 peripherals_i/apb_spi_master_i/u_spictrl/U87
0.01513710431754589 peripherals_i/apb_spi_master_i/u_spictrl/U90
0.01513710431754589 peripherals_i/apb_spi_master_i/u_spictrl/U91
0.01439622137695551 peripherals_i/apb_spi_master_i/u_spictrl/U208
0.01439622137695551 peripherals_i/apb_spi_master_i/u_spictrl/U230
0.01439622137695551 peripherals_i/apb_spi_master_i/u_spictrl/U248
0.01439622137695551 peripherals_i/apb_spi_master_i/u_spictrl/U271
0.013013157993555069 peripherals_i/apb_spi_master_i/u_spictrl/U209
0.013013157993555069 peripherals_i/apb_spi_master_i/u_spictrl/U210
0.013013157993555069 peripherals_i/apb_spi_master_i/u_spictrl/U212
0.013013157993555069 peripherals_i/apb_spi_master_i/u_spictrl/U258
0.011753315106034279 peripherals_i/apb_spi_master_i/u_spictrl/U207
0.011753315106034279 peripherals_i/apb_spi_master_i/u_spictrl/U211
0.011753315106034279 peripherals_i/apb_spi_master_i/u_spictrl/U213
0.011753315106034279 peripherals_i/apb_spi_master_i/u_spictrl/U214
0.011753315106034279 peripherals_i/apb_spi_master_i/u_spictrl/U222
0.01138005219399929 peripherals_i/apb_spi_master_i/u_spictrl/U161
0.01138005219399929 peripherals_i/apb_spi_master_i/u_spictrl/U164
0.01138005219399929 peripherals_i/apb_spi_master_i/u_spictrl/U169
0.01138005219399929 peripherals_i/apb_spi_master_i/u_spictrl/U172
0.01138005219399929 peripherals_i/apb_spi_master_i/u_spictrl/U204
0.012223077937960625 peripherals_i/apb_spi_master_i/u_spictrl/U159
0.012223077937960625 peripherals_i/apb_spi_master_i/u_spictrl/U160
0.012223077937960625 peripherals_i/apb_spi_master_i/u_spictrl/U165
0.012223077937960625 peripherals_i/apb_spi_master_i/u_spictrl/U168
0.012223077937960625 peripherals_i/apb_spi_master_i/u_spictrl/U205
0.013644585385918617 peripherals_i/apb_spi_master_i/u_spictrl/U162
0.013644585385918617 peripherals_i/apb_spi_master_i/u_spictrl/U163
0.013644585385918617 peripherals_i/apb_spi_master_i/u_spictrl/U166
0.013644585385918617 peripherals_i/apb_spi_master_i/u_spictrl/U170
0.013644585385918617 peripherals_i/apb_spi_master_i/u_spictrl/U284
0.013644585385918617 peripherals_i/apb_spi_master_i/u_spictrl/U285
0.01487585436552763 peripherals_i/apb_spi_master_i/u_spictrl/FE_OFC73_n1
0.01487585436552763 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U217
0.01487585436552763 peripherals_i/apb_spi_master_i/u_spictrl/U293
0.015153937973082066 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[7]
0.015153937973082066 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U212
0.015153937973082066 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U225
0.014233710244297981 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/FE_DBTC9_rx_done
0.014233710244297981 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[6]
0.012790707871317863 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[15]
0.011405335739254951 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[2]
0.011405335739254951 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U203
0.011405335739254951 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U204
0.011405335739254951 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U205
0.012377269566059113 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U21
0.012377269566059113 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U22
0.012377269566059113 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U92
0.013809749856591225 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U40
0.013809749856591225 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U41
0.014935747720301151 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U69
0.014935747720301151 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U70
0.014935747720301151 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U103
0.014935747720301151 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U191
0.015011057257652283 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[6]
0.015011057257652283 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U100
0.015011057257652283 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U116
0.013974092900753021 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U105
0.015167913399636745 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1702
0.015167913399636745 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1704
0.015167913399636745 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1705
0.013668403029441833 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC279_data_wdata_ex_4
0.013668403029441833 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC52_core_lsu_addr_4
0.013668403029441833 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1708
0.013668403029441833 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1721
0.012182340957224369 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1678
0.012182340957224369 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1696
0.012182340957224369 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1697
0.012182340957224369 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC29_FE_OFN191_data_wdata_ex_7
0.011556224897503853 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U218
0.011556224897503853 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U227
0.011556224897503853 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1664
0.011556224897503853 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1699
0.012302473187446594 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1700
0.013812667690217495 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U283
0.013812667690217495 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U290
0.013812667690217495 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U292
0.015243597328662872 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U144
0.015243597328662872 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U279
0.01575283706188202 core_region_i/CORE.RISCV_CORE/id_stage_i/U145
0.01575283706188202 core_region_i/CORE.RISCV_CORE/id_stage_i/U151
0.01575283706188202 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U618
0.01575283706188202 core_region_i/CORE.RISCV_CORE/ex_block_i/U9
0.014912071637809277 core_region_i/CORE.RISCV_CORE/id_stage_i/U115
0.014912071637809277 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U288
0.014912071637809277 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U663
0.014912071637809277 core_region_i/CORE.RISCV_CORE/ex_block_i/U11
0.013384857214987278 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U277
0.013384857214987278 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U649
0.013384857214987278 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U838
0.013384857214987278 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U840
0.012012607418000698 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U617
0.012012607418000698 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U839
0.012012607418000698 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U841
0.011633597314357758 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U962
0.011633597314357758 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1019
0.011633597314357758 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1020
0.012583895586431026 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1023
0.012583895586431026 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1024
0.012583895586431026 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1025
0.01415027305483818 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U996
0.01415027305483818 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1002
0.01415027305483818 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1015
0.01415027305483818 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1016
0.015487931668758392 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U775
0.015487931668758392 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1004
0.015487931668758392 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1005
0.015487931668758392 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1014
0.0157601460814476 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U733
0.0157601460814476 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U960
0.0147257000207901 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U732
0.0147257000207901 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U835
0.0147257000207901 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U836
0.013136936351656914 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U760
0.013136936351656914 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U761
0.013136936351656914 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U807
0.013136936351656914 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U808
0.011840471997857094 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U731
0.011840471997857094 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U748
0.011840471997857094 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U749
0.011840471997857094 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U791
0.011840471997857094 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC353_data_wdata_ex_16
0.011666442267596722 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U580
0.011666442267596722 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U729
0.011666442267596722 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U730
0.011666442267596722 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U795
0.012757398188114166 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U579
0.012757398188114166 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U695
0.012757398188114166 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U793
0.014334575273096561 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U443
0.014334575273096561 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U502
0.014334575273096561 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U527
0.014334575273096561 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U597
0.014334575273096561 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U699
0.015554727986454964 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U504
0.015554727986454964 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U505
0.015603868290781975 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U460
0.015603868290781975 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U578
0.01444394700229168 core_region_i/CORE.RISCV_CORE/id_stage_i/U382
0.01444394700229168 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U459
0.01444394700229168 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U576
0.012874734587967396 core_region_i/CORE.RISCV_CORE/id_stage_i/U104
0.012874734587967396 core_region_i/CORE.RISCV_CORE/id_stage_i/U385
0.011737667955458164 core_region_i/CORE.RISCV_CORE/id_stage_i/U317
0.011826670728623867 core_region_i/CORE.RISCV_CORE/FE_OFC574_n138
0.011826670728623867 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC36_n151
0.011826670728623867 core_region_i/CORE.RISCV_CORE/id_stage_i/U269
0.011826670728623867 core_region_i/CORE.RISCV_CORE/id_stage_i/U280
0.01307318639010191 core_region_i/CORE.RISCV_CORE/if_stage_i/U95
0.01307318639010191 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC890_data_wdata_ex_7
0.014657518826425076 core_region_i/CORE.RISCV_CORE/if_stage_i/U44
0.014657518826425076 core_region_i/CORE.RISCV_CORE/U15
0.01573486067354679 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[11]
0.01573486067354679 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U271
0.015532685443758965 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[30]
0.015532685443758965 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[16]
0.014222132042050362 core_region_i/CORE.RISCV_CORE/id_stage_i/U150
0.014222132042050362 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[10]
0.014222132042050362 core_region_i/CORE.RISCV_CORE/debug_unit_i/U137
0.012636145576834679 core_region_i/CORE.RISCV_CORE/cs_registers_i/U477
0.012636145576834679 core_region_i/CORE.RISCV_CORE/cs_registers_i/U478
0.012636145576834679 core_region_i/CORE.RISCV_CORE/cs_registers_i/U488
0.011621342971920967 core_region_i/CORE.RISCV_CORE/if_stage_i/U76
0.011621342971920967 core_region_i/CORE.RISCV_CORE/id_stage_i/U129
0.011920248158276081 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[10]
0.011920248158276081 core_region_i/CORE.RISCV_CORE/cs_registers_i/U224
0.011920248158276081 core_region_i/CORE.RISCV_CORE/cs_registers_i/U234
0.013264507055282593 core_region_i/CORE.RISCV_CORE/if_stage_i/U96
0.014817212708294392 core_region_i/CORE.RISCV_CORE/if_stage_i/U45
0.014817212708294392 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[11]
0.014817212708294392 core_region_i/CORE.RISCV_CORE/cs_registers_i/U260
0.015735117718577385 core_region_i/CORE.RISCV_CORE/cs_registers_i/U297
0.015735117718577385 core_region_i/CORE.RISCV_CORE/cs_registers_i/U298
0.015735117718577385 core_region_i/CORE.RISCV_CORE/cs_registers_i/U299
0.015318736433982849 core_region_i/CORE.RISCV_CORE/if_stage_i/U28
0.015318736433982849 core_region_i/CORE.RISCV_CORE/cs_registers_i/U295
0.013931052759289742 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_DBTC41_instr_addr_q_25
0.013931052759289742 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U150
0.013931052759289742 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[12]
0.01241125725209713 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[25]
0.01241125725209713 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[18]
0.011600786820054054 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U561
0.011600786820054054 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U62
0.011600786820054054 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U64
0.011600786820054054 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U145
0.012148015201091766 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_DBTC42_instr_addr_q_17
0.012148015201091766 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U347
0.012148015201091766 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U53
0.012148015201091766 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U107
0.012148015201091766 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U108
0.013599121011793613 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[21]
0.013599121011793613 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U105
0.013599121011793613 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U109
0.013599121011793613 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U147
0.015109753236174583 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[22]
0.015109753236174583 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U100
0.015109753236174583 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U110
0.015109753236174583 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U122
0.015835106372833252 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U355
0.015835106372833252 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U444
0.015835106372833252 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U446
0.015183467417955399 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U354
0.015183467417955399 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U356
0.015183467417955399 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U360
0.015183467417955399 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U439
0.013688674196600914 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][21]
0.012197333388030529 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U566
0.012197333388030529 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U567
0.011556033976376057 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U361
0.012288175523281097 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U372
0.01202475093305111 peripherals_i/apb_i2c_i/r_cmd_reg[2]
0.011629513464868069 peripherals_i/apb_i2c_i/r_cmd_reg[1]
0.01256749127060175 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U400
0.01256749127060175 peripherals_i/apb_i2c_i/U23
0.01256749127060175 peripherals_i/apb_i2c_i/U30
0.01256749127060175 peripherals_i/apb_i2c_i/U34
0.01256749127060175 peripherals_i/apb_i2c_i/U46
0.014131514355540276 peripherals_i/apb_i2c_i/U8
0.014131514355540276 peripherals_i/apb_i2c_i/U13
0.014131514355540276 peripherals_i/apb_i2c_i/U16
0.014131514355540276 peripherals_i/apb_i2c_i/U31
0.014131514355540276 peripherals_i/apb_i2c_i/U45
0.015476775355637074 peripherals_i/apb_i2c_i/r_pre_reg[3]
0.015476775355637074 peripherals_i/apb_i2c_i/U17
0.015476775355637074 peripherals_i/apb_i2c_i/U35
0.015765639021992683 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U184
0.015765639021992683 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U186
0.015765639021992683 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U101
0.015765639021992683 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U108
0.015765639021992683 peripherals_i/apb_i2c_i/r_pre_reg[4]
0.014742755331099033 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U142
0.014742755331099033 peripherals_i/apb_i2c_i/r_pre_reg[1]
0.013155590742826462 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[1]
0.011850764974951744 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[0]
0.011659866198897362 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[6]
0.011659866198897362 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U172
0.011659866198897362 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U202
0.012740083038806915 peripherals_i/apb_i2c_i/byte_controller/bit_controller/slave_wait_reg
0.012740083038806915 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U20
0.012740083038806915 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U201
0.014316441491246223 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U389
0.015545696020126343 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U212
0.014461622573435307 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][17]
0.014461622573435307 peripherals_i/apb_spi_master_i/u_txfifo/U146
0.012892333790659904 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][17]
0.011745291762053967 peripherals_i/apb_spi_master_i/u_txfifo/U144
0.011817388236522675 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][17]
0.011817388236522675 peripherals_i/apb_spi_master_i/u_txfifo/U147
0.011817388236522675 peripherals_i/apb_spi_master_i/u_txfifo/U148
0.013054901733994484 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][17]
0.014640171080827713 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][17]
0.015728387981653214 peripherals_i/genblk1[3].core_clock_gate/U3
0.015728387981653214 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U210
0.015728387981653214 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][12]
0.015543084591627121 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][7]
0.015543084591627121 peripherals_i/apb_spi_master_i/u_txfifo/U33
0.014240812510251999 peripherals_i/apb_spi_master_i/CTS_ccl_a_buf_00026
0.014240812510251999 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][11]
0.014240812510251999 peripherals_i/apb_spi_master_i/u_txfifo/U43
0.01265314407646656 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][11]
0.011626699939370155 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][10]
0.011626699939370155 peripherals_i/apb_spi_master_i/u_txfifo/U154
0.011909039691090584 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][31]
0.011909039691090584 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][10]
0.01324582751840353 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][10]
0.01324582751840353 peripherals_i/apb_spi_master_i/u_txfifo/U155
0.014800982549786568 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][31]
0.014800982549786568 peripherals_i/apb_spi_master_i/u_txfifo/U133
0.01573125831782818 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][31]
0.01573125831782818 peripherals_i/apb_spi_master_i/u_txfifo/U131
0.01573125831782818 peripherals_i/apb_spi_master_i/u_txfifo/U158
0.01533091813325882 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[11]
0.01533091813325882 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][31]
0.013949796557426453 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[12]
0.013949796557426453 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[31]
0.012426664121448994 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[31]
0.012426664121448994 peripherals_i/apb_spi_master_i/u_spictrl/U336
0.011602956801652908 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[6]
0.011602956801652908 peripherals_i/apb_spi_master_i/u_axiregs/U36
0.011602956801652908 peripherals_i/apb_spi_master_i/u_axiregs/U166
0.012134669348597527 peripherals_i/apb_spi_master_i/u_spictrl/U374
0.013580046594142914 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[17]
0.01509488932788372 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[17]
0.01509488932788372 peripherals_i/apb_spi_master_i/u_axiregs/U48
0.015834391117095947 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[19]
0.015834391117095947 peripherals_i/apb_spi_master_i/u_axiregs/U10
0.015834391117095947 peripherals_i/apb_spi_master_i/u_axiregs/U71
0.015834391117095947 peripherals_i/apb_spi_master_i/u_axiregs/U74
0.015197694301605225 peripherals_i/apb_spi_master_i/u_axiregs/U37
0.015197694301605225 peripherals_i/apb_spi_master_i/u_axiregs/U111
0.015197694301605225 peripherals_i/apb_spi_master_i/u_axiregs/U112
0.015197694301605225 peripherals_i/apb_spi_master_i/u_axiregs/U114
0.013707900419831276 peripherals_i/apb_spi_master_i/CTS_ccl_a_buf_00028
0.013707900419831276 peripherals_i/apb_spi_master_i/u_axiregs/U99
0.012211596593260765 peripherals_i/apb_spi_master_i/u_axiregs/clk_gate_spi_cmd_len_reg/latch
0.012211596593260765 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[10]
0.011555392295122147 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[11]
0.011555392295122147 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[0]
0.012273410335183144 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[3]
0.012273410335183144 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[4]
0.013775267638266087 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_len_reg[3]
0.015217715874314308 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_len_reg[4]
0.015217715874314308 peripherals_i/apb_spi_master_i/u_spictrl/U26
0.015757966786623 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/clk_gate_counter_reg/CTS_cdb_buf_00374
0.015757966786623 peripherals_i/apb_spi_master_i/u_spictrl/U88
0.015757966786623 peripherals_i/apb_spi_master_i/u_spictrl/U89
0.014943396672606468 peripherals_i/apb_spi_master_i/u_axiregs/U119
0.014943396672606468 peripherals_i/apb_spi_master_i/u_axiregs/U159
0.014943396672606468 peripherals_i/apb_spi_master_i/u_spictrl/U53
0.014943396672606468 peripherals_i/apb_spi_master_i/u_spictrl/U55
0.013422558084130287 peripherals_i/apb_spi_master_i/u_spictrl/U196
0.013422558084130287 peripherals_i/apb_spi_master_i/u_spictrl/U215
0.013422558084130287 peripherals_i/apb_spi_master_i/u_spictrl/U216
0.013422558084130287 peripherals_i/apb_spi_master_i/u_spictrl/U218
0.013422558084130287 peripherals_i/apb_spi_master_i/u_spictrl/U220
0.012036887928843498 peripherals_i/apb_spi_master_i/u_spictrl/U195
0.012036887928843498 peripherals_i/apb_spi_master_i/u_spictrl/U197
0.012036887928843498 peripherals_i/apb_spi_master_i/u_spictrl/U198
0.012036887928843498 peripherals_i/apb_spi_master_i/u_spictrl/U219
0.012036887928843498 peripherals_i/apb_spi_master_i/u_spictrl/U221
0.011625573970377445 peripherals_i/apb_spi_master_i/u_spictrl/U180
0.011625573970377445 peripherals_i/apb_spi_master_i/u_spictrl/U189
0.011625573970377445 peripherals_i/apb_spi_master_i/u_spictrl/U201
0.012551158666610718 peripherals_i/apb_spi_master_i/u_spictrl/U179
0.012551158666610718 peripherals_i/apb_spi_master_i/u_spictrl/U181
0.012551158666610718 peripherals_i/apb_spi_master_i/u_spictrl/U182
0.012551158666610718 peripherals_i/apb_spi_master_i/u_spictrl/U187
0.012551158666610718 peripherals_i/apb_spi_master_i/u_spictrl/U190
0.012551158666610718 peripherals_i/apb_spi_master_i/u_spictrl/U200
0.014112728647887707 peripherals_i/apb_spi_master_i/u_spictrl/U199
0.014112728647887707 peripherals_i/apb_spi_master_i/u_spictrl/U202
0.014112728647887707 peripherals_i/apb_spi_master_i/u_spictrl/U203
0.014112728647887707 peripherals_i/apb_spi_master_i/u_spictrl/U206
0.014112728647887707 peripherals_i/apb_spi_master_i/u_spictrl/U286
0.014112728647887707 peripherals_i/apb_spi_master_i/u_spictrl/U287
0.015465475618839264 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/clk_gate_counter_trgt_reg/latch
0.015465475618839264 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U219
0.015465475618839264 peripherals_i/apb_spi_master_i/u_spictrl/U288
0.015770936384797096 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U213
0.01475973054766655 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[10]
0.013174282386898994 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[9]
0.011861213482916355 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[8]
0.011861213482916355 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U28
0.011861213482916355 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U29
0.011653478257358074 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U26
0.011653478257358074 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U27
0.011653478257358074 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U73
0.011653478257358074 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U84
0.011653478257358074 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U85
0.01272283960133791 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U23
0.01272283960133791 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U24
0.01272283960133791 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U25
0.01272283960133791 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U71
0.01272283960133791 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U72
0.01272283960133791 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U81
0.014298263937234879 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/clk_gate_counter_reg/latch
0.014298263937234879 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U43
0.014298263937234879 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U77
0.014298263937234879 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U80
0.014298263937234879 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U201
0.015536505728960037 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[15]
0.015536505728960037 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U45
0.015536505728960037 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U61
0.015536505728960037 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U75
0.015536505728960037 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U202
0.015619402751326561 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U99
0.015619402751326561 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U107
0.015619402751326561 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U188
0.014479242265224457 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[7]
0.014479242265224457 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U108
0.014479242265224457 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U189
0.014445818960666656 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1729
0.01312415674328804 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U419
0.01312415674328804 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1709
0.01312415674328804 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1712
0.011814793571829796 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U413
0.011814793571829796 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U414
0.011814793571829796 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U416
0.01126394234597683 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U293
0.01126394234597683 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U296
0.01126394234597683 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U406
0.01126394234597683 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U412
0.01192324236035347 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U89
0.01192324236035347 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U90
0.01192324236035347 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U91
0.01192324236035347 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U216
0.013256072998046875 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U221
0.013256072998046875 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U301
0.01451878622174263 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U407
0.01451878622174263 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U411
0.014968430623412132 core_region_i/CORE.RISCV_CORE/id_stage_i/U109
0.014968430623412132 core_region_i/CORE.RISCV_CORE/id_stage_i/U130
0.014968430623412132 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC361_core_lsu_addr_10
0.014968430623412132 core_region_i/CORE.RISCV_CORE/ex_block_i/U16
0.014227233827114105 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U282
0.014227233827114105 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U772
0.014227233827114105 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U786
0.012880297377705574 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U554
0.012880297377705574 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U707
0.012880297377705574 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U708
0.012880297377705574 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U767
0.012880297377705574 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U768
0.012880297377705574 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U837
0.011669564992189407 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U709
0.011669564992189407 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U710
0.011669564992189407 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U711
0.011334210634231567 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U771
0.011334210634231567 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U961
0.011334210634231567 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U989
0.012170674279332161 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U997
0.012170674279332161 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U998
0.013550350442528725 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U762
0.013550350442528725 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U809
0.013550350442528725 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1006
0.014728644862771034 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U651
0.014728644862771034 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U776
0.014968077652156353 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U652
0.014968077652156353 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U656
0.014968077652156353 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U774
0.014968077652156353 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U777
0.014968077652156353 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U778
0.014056084677577019 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U606
0.014056084677577019 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U622
0.014056084677577019 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U655
0.012655885890126228 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U605
0.012655885890126228 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U751
0.012655885890126228 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U796
0.012655885890126228 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U797
0.011513798497617245 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U603
0.011513798497617245 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U604
0.011513798497617245 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U750
0.011513798497617245 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U787
0.011513798497617245 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U789
0.011361606419086456 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U590
0.011361606419086456 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U598
0.011361606419086456 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U599
0.011361606419086456 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U746
0.011361606419086456 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U788
0.012324832379817963 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U472
0.012324832379817963 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U589
0.012324832379817963 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U702
0.012324832379817963 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U744
0.012324832379817963 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U745
0.01371665671467781 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U669
0.01371665671467781 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U698
0.01371665671467781 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U700
0.01371665671467781 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U701
0.01371665671467781 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U820
0.014793401584029198 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U457
0.014793401584029198 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U461
0.014793401584029198 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U519
0.014793401584029198 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U630
0.014837194234132767 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U456
0.014837194234132767 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U518
0.014837194234132767 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U624
0.013814417645335197 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U465
0.013814417645335197 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U517
0.013814417645335197 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[6]
0.01243029534816742 core_region_i/CORE.RISCV_CORE/id_stage_i/U381
0.01243029534816742 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[8]
0.011426792480051517 core_region_i/CORE.RISCV_CORE/id_stage_i/U316
0.011426792480051517 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[9]
0.011503985151648521 core_region_i/CORE.RISCV_CORE/if_stage_i/U75
0.011503985151648521 core_region_i/CORE.RISCV_CORE/id_stage_i/U268
0.011503985151648521 core_region_i/CORE.RISCV_CORE/U16
0.012601600959897041 core_region_i/CORE.RISCV_CORE/U35
0.013997173868119717 core_region_i/CORE.RISCV_CORE/id_stage_i/U144
0.013997173868119717 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[9]
0.014946098439395428 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[8]
0.014946098439395428 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U319
0.014767483808100224 core_region_i/CORE.RISCV_CORE/id_stage_i/U114
0.014767483808100224 core_region_i/CORE.RISCV_CORE/id_stage_i/U120
0.014767483808100224 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U311
0.013612241484224796 core_region_i/CORE.RISCV_CORE/if_stage_i/U67
0.013612241484224796 core_region_i/CORE.RISCV_CORE/cs_registers_i/U215
0.01221463456749916 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[9]
0.01221463456749916 core_region_i/CORE.RISCV_CORE/cs_registers_i/U210
0.011320983991026878 core_region_i/CORE.RISCV_CORE/cs_registers_i/U228
0.011320983991026878 core_region_i/CORE.RISCV_CORE/cs_registers_i/U229
0.011320983991026878 core_region_i/CORE.RISCV_CORE/debug_unit_i/U179
0.011585824191570282 core_region_i/CORE.RISCV_CORE/debug_unit_i/U141
0.011585824191570282 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U314
0.012772373855113983 core_region_i/CORE.RISCV_CORE/cs_registers_i/U263
0.012772373855113983 core_region_i/CORE.RISCV_CORE/cs_registers_i/U264
0.014142547734081745 FE_OFC63_n1
0.014142547734081745 core_region_i/CORE.RISCV_CORE/cs_registers_i/U261
0.014952665194869041 core_region_i/CORE.RISCV_CORE/cs_registers_i/U296
0.014952665194869041 core_region_i/CORE.RISCV_CORE/cs_registers_i/U376
0.014952665194869041 core_region_i/CORE.RISCV_CORE/cs_registers_i/U547
0.014952665194869041 core_region_i/CORE.RISCV_CORE/cs_registers_i/U548
0.014585824683308601 core_region_i/CORE.RISCV_CORE/cs_registers_i/U294
0.014585824683308601 core_region_i/CORE.RISCV_CORE/cs_registers_i/U545
0.014585824683308601 core_region_i/CORE.RISCV_CORE/cs_registers_i/U546
0.013362066820263863 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U132
0.013362066820263863 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U133
0.013362066820263863 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U134
0.013362066820263863 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U149
0.012021375820040703 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U135
0.011305714026093483 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][17]
0.011305714026093483 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U61
0.011305714026093483 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U130
0.011786844581365585 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U40
0.011786844581365585 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U252
0.011786844581365585 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U563
0.013064853847026825 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][18]
0.013064853847026825 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U349
0.013064853847026825 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U99
0.014395536854863167 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U172
0.014395536854863167 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U350
0.014395536854863167 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U565
0.01503429189324379 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U8
0.01503429189324379 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U15
0.01503429189324379 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U39
0.01503429189324379 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U433
0.01445960532873869 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U353
0.01445960532873869 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U432
0.011828066781163216 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U7
0.011828066781163216 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U568
0.011828066781163216 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U569
0.011828066781163216 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U571
0.011263813823461533 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U387
0.011910665780305862 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U394
0.014507666230201721 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U347
0.012897027656435966 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U422
0.012897027656435966 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U429
0.011680278927087784 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U354
0.011330618523061275 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U187
0.011330618523061275 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U188
0.011330618523061275 peripherals_i/apb_i2c_i/U11
0.012156222015619278 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U476
0.012156222015619278 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U477
0.012156222015619278 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U479
0.012156222015619278 peripherals_i/apb_i2c_i/U10
0.013533823192119598 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U183
0.013533823192119598 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U478
0.013533823192119598 peripherals_i/apb_i2c_i/U15
0.013533823192119598 peripherals_i/apb_i2c_i/U36
0.014718817546963692 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[3]
0.014718817546963692 peripherals_i/apb_i2c_i/r_pre_reg[2]
0.014972924254834652 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U122
0.014972924254834652 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U144
0.014972924254834652 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U145
0.014972924254834652 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U189
0.014972924254834652 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U190
0.014972924254834652 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U196
0.014071119949221611 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[2]
0.014071119949221611 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U143
0.014071119949221611 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U198
0.014071119949221611 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U204
0.01267232559621334 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[4]
0.011522860266268253 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[7]
0.011522860266268253 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U150
0.011522860266268253 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U151
0.011522860266268253 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U199
0.011355792172253132 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U152
0.011355792172253132 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U153
0.013700654730200768 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U393
0.014785430394113064 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC329_FE_OFN236_SYNOPSYS_UNCONNECTED__54
0.014785430394113064 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U200
0.014785430394113064 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U353
0.014844114892184734 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][17]
0.013830006122589111 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][12]
0.013830006122589111 peripherals_i/apb_spi_master_i/u_txfifo/U171
0.012445822358131409 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][17]
0.011433526873588562 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][17]
0.011433526873588562 peripherals_i/apb_spi_master_i/u_txfifo/U173
0.011495817452669144 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][12]
0.011495817452669144 peripherals_i/apb_spi_master_i/u_txfifo/U172
0.01258549652993679 peripherals_i/apb_spi_master_i/u_txfifo/U145
0.01258549652993679 peripherals_i/apb_spi_master_i/u_txfifo/U170
0.013981891795992851 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][6]
0.014940399676561356 peripherals_i/genblk1[3].core_clock_gate/clk_en_reg
0.014940399676561356 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][7]
0.014776654541492462 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][6]
0.013628704473376274 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U367
0.013628704473376274 peripherals_i/apb_spi_master_i/CTS_cdb_buf_00466
0.013628704473376274 peripherals_i/apb_spi_master_i/u_txfifo/U195
0.012229612097144127 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][31]
0.011325693689286709 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][31]
0.011575926095247269 peripherals_i/apb_spi_master_i/u_txfifo/U132
0.01275588944554329 peripherals_i/apb_spi_master_i/u_txfifo/U157
0.014128225855529308 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][10]
0.014949255622923374 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][19]
0.014949255622923374 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][10]
0.013378598727285862 peripherals_i/apb_spi_master_i/u_spictrl/U354
0.01203496940433979 peripherals_i/apb_spi_master_i/u_axiregs/U134
0.01203496940433979 peripherals_i/apb_spi_master_i/u_spictrl/U352
0.01203496940433979 peripherals_i/apb_spi_master_i/u_spictrl/U362
0.011307641863822937 peripherals_i/apb_spi_master_i/u_axiregs/U176
0.011775095015764236 peripherals_i/apb_spi_master_i/u_axiregs/U70
0.011775095015764236 peripherals_i/apb_spi_master_i/u_spictrl/U320
0.013048052787780762 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[19]
0.014382444322109222 peripherals_i/apb_spi_master_i/u_axiregs/U73
0.014382444322109222 peripherals_i/apb_spi_master_i/u_axiregs/U84
0.014382444322109222 peripherals_i/apb_spi_master_i/u_axiregs/U108
0.014382444322109222 peripherals_i/apb_spi_master_i/u_axiregs/U141
0.015033666044473648 peripherals_i/apb_spi_master_i/u_axiregs/U24
0.015033666044473648 peripherals_i/apb_spi_master_i/u_axiregs/U45
0.015033666044473648 peripherals_i/apb_spi_master_i/u_axiregs/U46
0.015033666044473648 peripherals_i/apb_spi_master_i/u_axiregs/U65
0.014472147449851036 peripherals_i/apb_spi_master_i/u_axiregs/U87
0.014472147449851036 peripherals_i/apb_spi_master_i/u_axiregs/U116
0.014472147449851036 peripherals_i/apb_spi_master_i/u_axiregs/U117
0.013159037567675114 peripherals_i/apb_spi_master_i/u_axiregs/U88
0.011263232678174973 peripherals_i/apb_spi_master_i/u_axiregs/clk_gate_spi_dummy_rd_reg/latch
0.013223104178905487 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[1]
0.01449597254395485 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[15]
0.014972962439060211 peripherals_i/apb_spi_master_i/u_axiregs/U76
0.014254866167902946 peripherals_i/apb_spi_master_i/u_axiregs/U68
0.014254866167902946 peripherals_i/apb_spi_master_i/u_spictrl/U56
0.014254866167902946 peripherals_i/apb_spi_master_i/u_spictrl/U57
0.012913554906845093 peripherals_i/apb_spi_master_i/u_spictrl/U54
0.012913554906845093 peripherals_i/apb_spi_master_i/u_spictrl/U193
0.012913554906845093 peripherals_i/apb_spi_master_i/u_spictrl/U217
0.01169099286198616 peripherals_i/apb_spi_master_i/u_spictrl/U191
0.01169099286198616 peripherals_i/apb_spi_master_i/u_spictrl/U192
0.01169099286198616 peripherals_i/apb_spi_master_i/u_spictrl/U194
0.011327160522341728 peripherals_i/apb_spi_master_i/u_spictrl/U177
0.011327160522341728 peripherals_i/apb_spi_master_i/u_spictrl/U183
0.011327160522341728 peripherals_i/apb_spi_master_i/u_spictrl/U184
0.011327160522341728 peripherals_i/apb_spi_master_i/u_spictrl/U185
0.011327160522341728 peripherals_i/apb_spi_master_i/u_spictrl/U188
0.012141838669776917 peripherals_i/apb_spi_master_i/u_axiregs/clk_gate_spi_csreg_reg/latch
0.012141838669776917 peripherals_i/apb_spi_master_i/u_spictrl/U176
0.012141838669776917 peripherals_i/apb_spi_master_i/u_spictrl/U186
0.01351727545261383 peripherals_i/apb_spi_master_i/u_spictrl/U175
0.01351727545261383 peripherals_i/apb_spi_master_i/u_spictrl/U178
0.01351727545261383 peripherals_i/apb_spi_master_i/u_spictrl/U289
0.01351727545261383 peripherals_i/apb_spi_master_i/u_spictrl/U292
0.014708866365253925 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U218
0.014708866365253925 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U220
0.014708866365253925 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U221
0.014708866365253925 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U224
0.014977598562836647 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[13]
0.014086082577705383 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[11]
0.014086082577705383 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U209
0.01268879696726799 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[14]
0.01268879696726799 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[12]
0.01153206080198288 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U30
0.01153206080198288 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U31
0.01153206080198288 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U32
0.01153206080198288 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U34
0.01153206080198288 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U39
0.011350143700838089 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U79
0.011350143700838089 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U87
0.012294330634176731 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U82
0.012294330634176731 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U86
0.012294330634176731 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U192
0.012294330634176731 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U193
0.013684614561498165 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[14]
0.013684614561498165 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U76
0.013684614561498165 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U197
0.014777317643165588 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U74
0.014850884675979614 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U194
0.014850884675979614 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U195
0.013845544308423996 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[9]
0.013845544308423996 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[8]
0.012047337368130684 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U232
0.012047337368130684 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U417
0.01108456403017044 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC858_n120
0.01108456403017044 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U106
0.01108456403017044 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U224
0.010680975392460823 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U104
0.010680975392460823 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U179
0.010680975392460823 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U222
0.010680975392460823 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U223
0.010680975392460823 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U228
0.011169016361236572 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U172
0.011169016361236572 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U195
0.011169016361236572 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U205
0.011169016361236572 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U219
0.012153031304478645 core_region_i/FE_OFC363_core_lsu_addr_10
0.012153031304478645 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U208
0.012153031304478645 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U226
0.013084839098155499 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U912
0.013084839098155499 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U913
0.013416774570941925 core_region_i/CORE.RISCV_CORE/id_stage_i/U121
0.013416774570941925 core_region_i/CORE.RISCV_CORE/id_stage_i/U136
0.013416774570941925 core_region_i/CORE.RISCV_CORE/ex_block_i/U13
0.013416774570941925 core_region_i/CORE.RISCV_CORE/ex_block_i/U18
0.012870345264673233 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC276_FE_OFN161_data_wdata_ex_31
0.012870345264673233 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U217
0.012870345264673233 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U805
0.011876792646944523 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U713
0.011876792646944523 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U766
0.011876792646944523 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U769
0.011876792646944523 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U800
0.010982964187860489 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U639
0.010982964187860489 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U704
0.010982964187860489 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U712
0.010982964187860489 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U770
0.010982964187860489 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U825
0.010982964187860489 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U832
0.010733673349022865 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U616
0.010733673349022865 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U802
0.010733673349022865 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U803
0.010733673349022865 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U804
0.011347590014338493 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U801
0.011347590014338493 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U988
0.011347590014338493 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1007
0.011347590014338493 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1032
0.012361953966319561 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U703
0.012361953966319561 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U759
0.012361953966319561 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U846
0.012361953966319561 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U847
0.013228566385805607 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U654
0.013228566385805607 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U798
0.013228566385805607 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U834
0.013404462486505508 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U706
0.013404462486505508 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U811
0.013404462486505508 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U850
0.01273317076265812 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U511
0.01273317076265812 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U650
0.01273317076265812 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U812
0.01273317076265812 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U851
0.01170305348932743 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U509
0.01170305348932743 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U510
0.01170305348932743 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U591
0.01170305348932743 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U634
0.01170305348932743 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U638
0.0108636524528265 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U524
0.0108636524528265 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U531
0.0108636524528265 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U532
0.0108636524528265 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U728
0.010753808543086052 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U479
0.010753808543086052 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U497
0.010753808543086052 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U621
0.010753808543086052 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U627
0.011465698480606079 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U506
0.011465698480606079 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U507
0.011465698480606079 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U620
0.011465698480606079 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U633
0.011465698480606079 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U822
0.011465698480606079 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U823
0.012493008747696877 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U619
0.012493008747696877 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U631
0.012493008747696877 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U676
0.012493008747696877 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U821
0.013287540525197983 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U587
0.013287540525197983 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U588
0.013287540525197983 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U626
0.013287540525197983 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U629
0.013287540525197983 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U632
0.013320110738277435 core_region_i/CORE.RISCV_CORE/id_stage_i/U379
0.013320110738277435 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U466
0.013320110738277435 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U586
0.013320110738277435 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U628
0.012565907090902328 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U467
0.011544713750481606 core_region_i/CORE.RISCV_CORE/id_stage_i/U384
0.010803395882248878 core_region_i/CORE.RISCV_CORE/if_stage_i/U66
0.010803395882248878 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U316
0.010857965797185898 core_region_i/CORE.RISCV_CORE/id_stage_i/U135
0.010857965797185898 core_region_i/CORE.RISCV_CORE/debug_unit_i/U161
0.010857965797185898 core_region_i/CORE.RISCV_CORE/debug_unit_i/U164
0.010857965797185898 core_region_i/CORE.RISCV_CORE/U33
0.011664323508739471 core_region_i/CORE.RISCV_CORE/debug_unit_i/CTS_ccl_a_buf_00143
0.011664323508739471 core_region_i/CORE.RISCV_CORE/debug_unit_i/U158
0.01269056461751461 core_region_i/CORE.RISCV_CORE/debug_unit_i/U99
0.01269056461751461 core_region_i/CORE.RISCV_CORE/debug_unit_i/U160
0.01269056461751461 core_region_i/CORE.RISCV_CORE/debug_unit_i/U173
0.01269056461751461 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U270
0.013388479128479958 core_region_i/CORE.RISCV_CORE/debug_unit_i/U193
0.013256766833364964 core_region_i/CORE.RISCV_CORE/debug_unit_i/U170
0.013256766833364964 core_region_i/CORE.RISCV_CORE/debug_unit_i/U171
0.012406578287482262 FE_OFC7_n1
0.012406578287482262 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[8]
0.012406578287482262 core_region_i/CORE.RISCV_CORE/cs_registers_i/U214
0.012406578287482262 core_region_i/CORE.RISCV_CORE/cs_registers_i/U322
0.012406578287482262 core_region_i/CORE.RISCV_CORE/cs_registers_i/U327
0.011378586292266846 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[31]
0.011378586292266846 core_region_i/CORE.RISCV_CORE/debug_unit_i/U100
0.010722337290644646 core_region_i/CORE.RISCV_CORE/cs_registers_i/U213
0.010722337290644646 core_region_i/CORE.RISCV_CORE/debug_unit_i/U174
0.010919756256043911 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[9]
0.010919756256043911 core_region_i/CORE.RISCV_CORE/cs_registers_i/U227
0.011796098202466965 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[10]
0.011796098202466965 core_region_i/CORE.RISCV_CORE/cs_registers_i/U262
0.011796098202466965 core_region_i/CORE.RISCV_CORE/debug_unit_i/U180
0.012807277962565422 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][11]
0.012807277962565422 core_region_i/CORE.RISCV_CORE/cs_registers_i/U438
0.012807277962565422 core_region_i/CORE.RISCV_CORE/cs_registers_i/U439
0.012807277962565422 core_region_i/CORE.RISCV_CORE/cs_registers_i/U442
0.013405095785856247 core_region_i/CORE.RISCV_CORE/cs_registers_i/U259
0.013405095785856247 core_region_i/CORE.RISCV_CORE/cs_registers_i/U441
0.013134792447090149 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U129
0.013134792447090149 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][12]
0.012232236564159393 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U166
0.012232236564159393 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U123
0.012232236564159393 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U125
0.012232236564159393 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U141
0.011242834851145744 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[26]
0.010713454335927963 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U573
0.010713454335927963 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U34
0.010713454335927963 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U45
0.010713454335927963 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U46
0.011065583676099777 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U38
0.011065583676099777 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U246
0.011065583676099777 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U559
0.011065583676099777 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U52
0.012004924938082695 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U441
0.012983561493456364 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U3
0.012983561493456364 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U437
0.012983561493456364 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U440
0.012983561493456364 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U463
0.013453284278512001 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][25]
0.013453284278512001 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U431
0.013030143454670906 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][24]
0.013030143454670906 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U170
0.013030143454670906 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U434
0.012060686945915222 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][19]
0.012060686945915222 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][23]
0.011094454675912857 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U570
0.010680971667170525 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U529
0.010680971667170525 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U544
0.011159823276102543 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U564
0.012141130864620209 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U534
0.013076692819595337 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U368
0.012880707159638405 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U390
0.011889142915606499 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U408
0.011889142915606499 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U415
0.010990877635776997 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U401
0.010990877635776997 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U436
0.01340803224593401 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U103
0.01340803224593401 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U123
0.01340803224593401 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U146
0.01340803224593401 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U147
0.01340803224593401 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U195
0.0127442367374897 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U109
0.0127442367374897 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U148
0.0127442367374897 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U197
0.011715144850313663 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[5]
0.010870303958654404 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U79
0.010870303958654404 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U138
0.010870303958654404 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U149
0.010870303958654404 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U154
0.010870303958654404 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U200
0.010749498382210732 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U118
0.010749498382210732 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U119
0.010749498382210732 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U121
0.010749498382210732 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U193
0.010749498382210732 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U194
0.011454412713646889 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[4]
0.012481199577450752 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[5]
0.012481199577450752 peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg
0.013281658291816711 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U30
0.013325212523341179 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U214
0.012577405199408531 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][12]
0.011556172743439674 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][7]
0.011556172743439674 peripherals_i/apb_spi_master_i/u_txfifo/U91
0.010808384045958519 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][7]
0.010808384045958519 peripherals_i/apb_spi_master_i/u_txfifo/U196
0.010851975530385971 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][12]
0.01165248453617096 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U215
0.01165248453617096 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][12]
0.01165248453617096 peripherals_i/apb_spi_master_i/u_txfifo/U92
0.01165248453617096 peripherals_i/apb_spi_master_i/u_txfifo/U93
0.01267932541668415 peripherals_i/apb_spi_master_i/u_txfifo/U90
0.01267932541668415 peripherals_i/apb_spi_master_i/u_txfifo/U198
0.013384290039539337 peripherals_i/apb_spi_master_i/u_txfifo/U197
0.013263517990708351 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][11]
0.01241869106888771 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U349
0.01241869106888771 peripherals_i/apb_spi_master_i/u_txfifo/U175
0.01138959638774395 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U337
0.01138959638774395 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U379
0.01138959638774395 peripherals_i/apb_spi_master_i/u_txfifo/U178
0.010725779458880424 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U329
0.010725779458880424 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U345
0.010725779458880424 peripherals_i/apb_spi_master_i/u_txfifo/U129
0.010912436991930008 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][19]
0.011783929541707039 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][19]
0.011783929541707039 peripherals_i/apb_spi_master_i/u_txfifo/U48
0.011783929541707039 peripherals_i/apb_spi_master_i/u_txfifo/U227
0.01279671024531126 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][19]
0.01279671024531126 peripherals_i/apb_spi_master_i/u_txfifo/U156
0.01279671024531126 peripherals_i/apb_spi_master_i/u_txfifo/U225
0.01279671024531126 peripherals_i/apb_spi_master_i/u_txfifo/U228
0.013402577489614487 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][19]
0.01314271055161953 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[7]
0.012244432233273983 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[12]
0.012244432233273983 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[11]
0.011252873577177525 peripherals_i/apb_spi_master_i/u_axiregs/U67
0.011252873577177525 peripherals_i/apb_spi_master_i/u_axiregs/U163
0.010714901611208916 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[7]
0.010714901611208916 peripherals_i/apb_spi_master_i/u_axiregs/U69
0.010714901611208916 peripherals_i/apb_spi_master_i/u_axiregs/U157
0.010714901611208916 peripherals_i/apb_spi_master_i/u_axiregs/U165
0.011056954972445965 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[6]
0.011056954972445965 peripherals_i/apb_spi_master_i/u_axiregs/U47
0.011992570012807846 peripherals_i/apb_spi_master_i/u_axiregs/U41
0.011992570012807846 peripherals_i/apb_spi_master_i/u_axiregs/U42
0.011992570012807846 peripherals_i/apb_spi_master_i/u_axiregs/U52
0.011992570012807846 peripherals_i/apb_spi_master_i/u_axiregs/U61
0.011992570012807846 peripherals_i/apb_spi_master_i/u_axiregs/U113
0.012973932549357414 peripherals_i/apb_spi_master_i/u_axiregs/U15
0.012973932549357414 peripherals_i/apb_spi_master_i/u_axiregs/U50
0.012973932549357414 peripherals_i/apb_spi_master_i/u_axiregs/U51
0.012973932549357414 peripherals_i/apb_spi_master_i/u_axiregs/U98
0.01345282793045044 peripherals_i/apb_spi_master_i/u_axiregs/U64
0.01345282793045044 peripherals_i/apb_spi_master_i/u_axiregs/U83
0.01345282793045044 peripherals_i/apb_spi_master_i/u_axiregs/U131
0.013039374724030495 peripherals_i/apb_spi_master_i/CTS_ccl_a_buf_00018
0.013039374724030495 peripherals_i/apb_spi_master_i/u_axiregs/U40
0.013039374724030495 peripherals_i/apb_spi_master_i/u_axiregs/U56
0.013039374724030495 peripherals_i/apb_spi_master_i/u_axiregs/U101
0.013039374724030495 peripherals_i/apb_spi_master_i/u_axiregs/U102
0.012073151767253876 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[9]
0.012073151767253876 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[8]
0.011103685945272446 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[10]
0.010680517181754112 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[12]
0.011150194332003593 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[11]
0.011150194332003593 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[3]
0.012128777801990509 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[1]
0.012128777801990509 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_tx_reg[2]
0.013068065047264099 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[4]
0.013068065047264099 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[0]
0.01342015154659748 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[1]
0.01342015154659748 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[14]
0.01289074495434761 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[9]
0.01289074495434761 peripherals_i/apb_spi_master_i/u_axiregs/U39
0.01289074495434761 peripherals_i/apb_spi_master_i/u_axiregs/U130
0.011901337653398514 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[10]
0.010998794808983803 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[8]
0.011326387524604797 peripherals_i/apb_spi_master_i/u_axiregs/spi_csreg_reg[1]
0.012337623164057732 peripherals_i/apb_spi_master_i/u_axiregs/spi_csreg_reg[0]
0.013411478139460087 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/rx_CS_reg[1]
0.013411478139460087 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/rx_CS_reg[0]
0.012755250558257103 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U10
0.012755250558257103 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U95
0.012755250558257103 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U207
0.012755250558257103 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U208
0.012755250558257103 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U211
0.011727260425686836 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U93
0.011727260425686836 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U206
0.011727260425686836 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U210
0.011727260425686836 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U229
0.011727260425686836 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U230
0.010877056047320366 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U35
0.010877056047320366 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U36
0.010877056047320366 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U37
0.010877056047320366 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U94
0.010877056047320366 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U97
0.010877056047320366 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U228
0.010745309293270111 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[13]
0.010745309293270111 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U33
0.010745309293270111 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U38
0.010745309293270111 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U88
0.011443175375461578 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[12]
0.011443175375461578 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U119
0.011443175375461578 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U120
0.011443175375461578 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U121
0.01246936246752739 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U114
0.01246936246752739 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U196
0.013275670818984509 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[11]
0.013275670818984509 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[10]
0.013330202549695969 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U110
0.013330202549695969 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U112
0.013330202549695969 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U117
0.011771485209465027 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[20]
0.011164592579007149 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[17]
0.011164592579007149 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[18]
0.010503082536160946 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[19]
0.010503082536160946 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[21]
0.010389363393187523 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[4]
0.010389363393187523 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U449
0.010400423780083656 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC264_n67
0.010400423780083656 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U27
0.010135896503925323 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U203
0.010135896503925323 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U215
0.010465187951922417 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U201
0.010465187951922417 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U209
0.010465187951922417 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U210
0.010465187951922417 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U213
0.010465187951922417 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U214
0.011124121025204659 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U196
0.011124121025204659 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U198
0.011124121025204659 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U199
0.011124121025204659 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U206
0.011746903881430626 core_region_i/CORE.RISCV_CORE/id_stage_i/U142
0.011746903881430626 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U26
0.011968083679676056 core_region_i/CORE.RISCV_CORE/ex_block_i/U12
0.011968083679676056 core_region_i/CORE.RISCV_CORE/ex_block_i/U15
0.011968083679676056 core_region_i/CORE.RISCV_CORE/ex_block_i/U20
0.011968083679676056 core_region_i/CORE.RISCV_CORE/ex_block_i/U35
0.011601878330111504 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U204
0.011601878330111504 core_region_i/CORE.RISCV_CORE/ex_block_i/U8
0.011601878330111504 core_region_i/CORE.RISCV_CORE/ex_block_i/U10
0.010936236009001732 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U79
0.010936236009001732 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U152
0.010936236009001732 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U551
0.010936236009001732 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U552
0.010936236009001732 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U799
0.010336274281144142 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U513
0.010336274281144142 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U550
0.010336274281144142 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U648
0.010336274281144142 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U831
0.010165747255086899 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U607
0.010165747255086899 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U694
0.010165747255086899 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U830
0.01057099923491478 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U693
0.01057099923491478 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U757
0.01057099923491478 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U866
0.01057099923491478 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U867
0.011244097724556923 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U535
0.011244097724556923 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U845
0.011244097724556923 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1031
0.01182015985250473 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U611
0.01182015985250473 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U612
0.01182015985250473 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U640
0.01182015985250473 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U688
0.011937781237065792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U705
0.011937781237065792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U722
0.011937781237065792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U824
0.011937781237065792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U848
0.011937781237065792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U849
0.011492742225527763 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U453
0.011492742225527763 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U512
0.011492742225527763 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U685
0.011492742225527763 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U810
0.011492742225527763 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U875
0.010809902101755142 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U610
0.010809902101755142 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U684
0.010809902101755142 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U721
0.010809902101755142 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U876
0.010254831984639168 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U608
0.010254831984639168 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U687
0.010254831984639168 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U725
0.010254831984639168 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U726
0.010254831984639168 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U727
0.010185976512730122 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U450
0.010185976512730122 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U451
0.010185976512730122 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U464
0.010185976512730122 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U480
0.010185976512730122 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U683
0.010664181783795357 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U672
0.010664181783795357 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U679
0.010664181783795357 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U718
0.010664181783795357 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U720
0.011351549066603184 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U670
0.011351549066603184 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U677
0.011351549066603184 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U678
0.011351549066603184 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U871
0.011882271617650986 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U458
0.011882271617650986 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U473
0.011882271617650986 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U585
0.011882271617650986 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U743
0.01190323568880558 core_region_i/CORE.RISCV_CORE/id_stage_i/U378
0.01190323568880558 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U625
0.01190323568880558 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U742
0.011397985741496086 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[7]
0.011397985741496086 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[5]
0.010713573545217514 core_region_i/CORE.RISCV_CORE/id_stage_i/U100
0.010713573545217514 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[5]
0.010215126909315586 core_region_i/CORE.RISCV_CORE/id_stage_i/U141
0.010215126909315586 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[6]
0.010780980810523033 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[6]
0.010780980810523033 core_region_i/CORE.RISCV_CORE/debug_unit_i/U157
0.010780980810523033 core_region_i/CORE.RISCV_CORE/debug_unit_i/U165
0.011462421156466007 core_region_i/CORE.RISCV_CORE/cs_registers_i/U318
0.011462421156466007 core_region_i/CORE.RISCV_CORE/debug_unit_i/U163
0.01192663237452507 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[8]
0.01192663237452507 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[31]
0.011839933693408966 core_region_i/CORE.RISCV_CORE/FE_OFC8_n1
0.011839933693408966 core_region_i/CORE.RISCV_CORE/cs_registers_i/U325
0.011839933693408966 core_region_i/CORE.RISCV_CORE/cs_registers_i/U326
0.011839933693408966 core_region_i/CORE.RISCV_CORE/debug_unit_i/CTS_cdb_buf_00329
0.011276183649897575 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[31]
0.010595053434371948 core_region_i/CORE.RISCV_CORE/cs_registers_i/U181
0.010595053434371948 core_region_i/CORE.RISCV_CORE/cs_registers_i/U491
0.010162117891013622 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][31]
0.010162117891013622 core_region_i/CORE.RISCV_CORE/debug_unit_i/U194
0.010297900065779686 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[11]
0.010297900065779686 core_region_i/CORE.RISCV_CORE/cs_registers_i/U537
0.010885409079492092 core_region_i/CORE.RISCV_CORE/cs_registers_i/U538
0.010885409079492092 core_region_i/CORE.RISCV_CORE/cs_registers_i/U539
0.011561580002307892 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[29]
0.011561580002307892 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U158
0.011561580002307892 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U164
0.011960605159401894 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[30]
0.011960605159401894 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[27]
0.011960605159401894 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U157
0.011779045686125755 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U121
0.011779045686125755 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U126
0.011779045686125755 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U127
0.011779045686125755 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U128
0.011779045686125755 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U140
0.011779045686125755 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U151
0.01117444783449173 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[28]
0.01117444783449173 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U138
0.01117444783449173 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U139
0.010510966181755066 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U169
0.010510966181755066 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[15]
0.010510966181755066 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U33
0.01015372946858406 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_DBTC47_instr_addr_q_15
0.01015372946858406 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U465
0.01015372946858406 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U578
0.01015372946858406 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U35
0.01015372946858406 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U47
0.01038428395986557 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U248
0.01038428395986557 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U249
0.01038428395986557 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[16]
0.011007003486156464 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][16]
0.011007003486156464 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U458
0.011657189577817917 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U48
0.011657189577817917 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U164
0.011657189577817917 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U442
0.011657189577817917 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U443
0.011969945393502712 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][26]
0.011969945393502712 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U49
0.011969945393502712 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U430
0.010135991498827934 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U380
0.011815343983471394 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[0]
0.011815343983471394 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[1]
0.011940144933760166 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U74
0.011940144933760166 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U75
0.011940144933760166 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U99
0.011500082910060883 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[2]
0.011500082910060883 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U76
0.010817913338541985 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[3]
0.010817913338541985 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U77
0.010817913338541985 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U78
0.010817913338541985 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U155
0.010259212926030159 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[15]
0.010259212926030159 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U136
0.010183054953813553 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U80
0.010183054953813553 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U81
0.010183054953813553 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U100
0.010656621307134628 peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_gate_fSDA_reg/latch
0.010656621307134628 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U82
0.010656621307134628 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U98
0.010656621307134628 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U116
0.011343654245138168 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[13]
0.011878347024321556 peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSDA_reg[2]
0.011906656436622143 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][6]
0.011906656436622143 peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSDA_reg[1]
0.011405687779188156 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][6]
0.010721259750425816 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][12]
0.010243263095617294 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][6]
0.010773127898573875 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][6]
0.011454951018095016 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][7]
0.011454951018095016 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][7]
0.011923839338123798 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][11]
0.011844408698379993 peripherals_i/apb_spi_master_i/u_txfifo/U176
0.01128421537578106 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][11]
0.01128421537578106 peripherals_i/apb_spi_master_i/u_txfifo/U177
0.010602341033518314 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U333
0.010602341033518314 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][11]
0.010164360515773296 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U325
0.010164360515773296 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][19]
0.010292976163327694 peripherals_i/apb_spi_master_i/u_txfifo/FE_OFC217_n154
0.010292976163327694 peripherals_i/apb_spi_master_i/u_txfifo/U44
0.01087726466357708 peripherals_i/apb_spi_master_i/u_txfifo/U19
0.01087726466357708 peripherals_i/apb_spi_master_i/u_txfifo/U24
0.01087726466357708 peripherals_i/apb_spi_master_i/u_txfifo/U25
0.01087726466357708 peripherals_i/apb_spi_master_i/u_txfifo/U47
0.01087726466357708 peripherals_i/apb_spi_master_i/u_txfifo/U52
0.011554519645869732 peripherals_i/apb_spi_master_i/u_txfifo/U65
0.011554519645869732 peripherals_i/apb_spi_master_i/u_txfifo/U226
0.011958930641412735 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][10]
0.011958930641412735 peripherals_i/apb_spi_master_i/u_txfifo/U27
0.011958930641412735 peripherals_i/apb_spi_master_i/u_txfifo/U236
0.011784352362155914 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_en_reg
0.011784352362155914 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_th_rx_reg[1]
0.01118262019008398 peripherals_i/apb_spi_master_i/u_axiregs/clk_gate_spi_int_en_reg/latch
0.010517708025872707 peripherals_i/apb_spi_master_i/u_axiregs/U151
0.010517708025872707 peripherals_i/apb_spi_master_i/u_axiregs/U155
0.010517708025872707 peripherals_i/apb_spi_master_i/u_axiregs/U169
0.010154744610190392 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_th_rx_reg[3]
0.010154744610190392 peripherals_i/apb_spi_master_i/u_axiregs/U153
0.010154744610190392 peripherals_i/apb_spi_master_i/u_axiregs/U179
0.010378577746450901 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_th_tx_reg[1]
0.010378577746450901 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_th_tx_reg[0]
0.010378577746450901 peripherals_i/apb_spi_master_i/U23
0.0109988022595644 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_th_tx_reg[3]
0.011650786735117435 peripherals_i/apb_spi_master_i/u_axiregs/U22
0.011650786735117435 peripherals_i/apb_spi_master_i/u_axiregs/U183
0.011969633400440216 peripherals_i/apb_spi_master_i/u_axiregs/spi_clk_div_reg[3]
0.011969633400440216 peripherals_i/apb_spi_master_i/u_axiregs/U105
0.01169579941779375 peripherals_i/apb_spi_master_i/u_axiregs/U38
0.01169579941779375 peripherals_i/apb_spi_master_i/u_axiregs/U55
0.011055145412683487 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_rx_reg[1]
0.011055145412683487 peripherals_i/apb_spi_master_i/u_axiregs/U107
0.011055145412683487 peripherals_i/apb_spi_master_i/u_axiregs/U149
0.010413234122097492 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_rx_reg[0]
0.010413234122097492 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_en_reg
0.01013563759624958 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_tx_reg[4]
0.01045268028974533 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_tx_reg[0]
0.011107996106147766 peripherals_i/apb_spi_master_i/u_axiregs/U91
0.01173577643930912 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[3]
0.011970410123467445 peripherals_i/apb_spi_master_i/u_axiregs/U82
0.011615569703280926 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[6]
0.011615569703280926 peripherals_i/apb_spi_master_i/u_axiregs/U106
0.010952698066830635 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[11]
0.010952698066830635 peripherals_i/apb_spi_master_i/u_axiregs/U164
0.010952698066830635 peripherals_i/apb_spi_master_i/u_axiregs/U168
0.010346923023462296 peripherals_i/apb_spi_master_i/u_axiregs/U152
0.010346923023462296 peripherals_i/apb_spi_master_i/u_axiregs/U156
0.010346923023462296 peripherals_i/apb_spi_master_i/u_axiregs/U178
0.01016240380704403 peripherals_i/apb_spi_master_i/u_axiregs/spi_csreg_reg[3]
0.01016240380704403 peripherals_i/apb_spi_master_i/u_axiregs/spi_csreg_reg[2]
0.011810477823019028 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][1]
0.011810477823019028 peripherals_i/apb_spi_master_i/u_rxfifo/U147
0.011942426674067974 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][1]
0.011942426674067974 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U96
0.011507388204336166 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U231
0.010263660922646523 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U13
0.010263660922646523 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U14
0.01133574079722166 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][29]
0.01133574079722166 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U109
0.01133574079722166 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U115
0.01187435258179903 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][29]
0.01187435258179903 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][22]
0.011910002678632736 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][22]
0.011413363739848137 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][21]
0.011413363739848137 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][21]
0.010728972032666206 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][2]
0.010728972032666206 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][2]
0.011157745495438576 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[25]
0.011157745495438576 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[27]
0.011485135182738304 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[26]
0.011485135182738304 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[29]
0.01132442057132721 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U371
0.01132442057132721 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U375
0.010812362655997276 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U361
0.010812362655997276 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U381
0.010812362655997276 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U385
0.010253798216581345 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U365
0.010253798216581345 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U376
0.010253798216581345 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U380
0.009954243898391724 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U433
0.009954243898391724 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U444
0.009954243898391724 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U448
0.010146631859242916 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U423
0.010146631859242916 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U434
0.010146631859242916 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U445
0.010664216242730618 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[5]
0.010664216242730618 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U247
0.010664216242730618 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U268
0.011203404515981674 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[1]
0.011203404515981674 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U316
0.011460482142865658 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U283
0.009956883266568184 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC774_n76
0.009956883266568184 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U155
0.009956883266568184 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U192
0.009956883266568184 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U421
0.010236636735498905 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U180
0.010236636735498905 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U183
0.010236636735498905 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U190
0.010789178311824799 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U175
0.010789178311824799 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U182
0.010789178311824799 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U187
0.010789178311824799 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U189
0.011309162713587284 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U12
0.011309162713587284 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U166
0.011309162713587284 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U169
0.011309162713587284 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U911
0.011491527780890465 core_region_i/CORE.RISCV_CORE/id_stage_i/U118
0.011491527780890465 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U167
0.011491527780890465 core_region_i/CORE.RISCV_CORE/ex_block_i/U7
0.011181393638253212 core_region_i/CORE.RISCV_CORE/id_stage_i/U106
0.011181393638253212 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U194
0.010619853623211384 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U185
0.010619853623211384 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U541
0.010619853623211384 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U826
0.010619853623211384 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U827
0.010112503543496132 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U547
0.010112503543496132 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U549
0.010112503543496132 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U647
0.010112503543496132 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U829
0.009963801130652428 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U614
0.009963801130652428 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U615
0.009963801130652428 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U882
0.010296719148755074 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U646
0.010296719148755074 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U756
0.010296719148755074 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U862
0.010296719148755074 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U865
0.010855011641979218 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U536
0.010855011641979218 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U724
0.010855011641979218 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U828
0.010855011641979218 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1030
0.011334896087646484 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U716
0.011334896087646484 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U763
0.011334896087646484 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U765
0.011334896087646484 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U878
0.01143547985702753 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U488
0.01143547985702753 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U508
0.01143547985702753 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U533
0.01143547985702753 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U534
0.01143547985702753 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U723
0.01143547985702753 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U764
0.011069703847169876 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U452
0.011069703847169876 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U454
0.011069703847169876 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U686
0.010507261380553246 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U487
0.010507261380553246 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U609
0.010507261380553246 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U675
0.010507261380553246 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U715
0.010051699355244637 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U592
0.010051699355244637 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U593
0.010051699355244637 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U594
0.010000623762607574 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U438
0.010000623762607574 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U449
0.010000623762607574 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U463
0.010000623762607574 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U470
0.010000623762607574 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U471
0.010000623762607574 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U636
0.010000623762607574 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U674
0.010403888300061226 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U462
0.010403888300061226 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U635
0.010403888300061226 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U717
0.010403888300061226 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U719
0.010979369282722473 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U668
0.010979369282722473 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U870
0.010979369282722473 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U872
0.010979369282722473 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U873
0.011421708390116692 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U476
0.011421708390116692 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U529
0.011421708390116692 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U530
0.011421708390116692 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U666
0.011421708390116692 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U667
0.011436162516474724 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC502_n141
0.011436162516474724 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U455
0.011436162516474724 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U475
0.011436162516474724 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U528
0.011436162516474724 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U741
0.011009382084012032 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC558_n256
0.011009382084012032 core_region_i/CORE.RISCV_CORE/U18
0.011009382084012032 core_region_i/CORE.RISCV_CORE/U32
0.010431867092847824 core_region_i/CORE.RISCV_CORE/if_stage_i/U92
0.010009219869971275 core_region_i/CORE.RISCV_CORE/id_stage_i/U105
0.010029878467321396 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[7]
0.010029878467321396 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[5]
0.010029878467321396 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U306
0.010470581240952015 core_region_i/CORE.RISCV_CORE/debug_unit_i/U31
0.010470581240952015 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U318
0.011036604642868042 core_region_i/CORE.RISCV_CORE/cs_registers_i/U360
0.011036604642868042 core_region_i/CORE.RISCV_CORE/debug_unit_i/U162
0.011036604642868042 core_region_i/CORE.RISCV_CORE/U24
0.011424154043197632 core_region_i/CORE.RISCV_CORE/cs_registers_i/U320
0.01135538425296545 core_region_i/CORE.RISCV_CORE/if_stage_i/U123
0.01135538425296545 core_region_i/CORE.RISCV_CORE/if_stage_i/U125
0.01135538425296545 core_region_i/CORE.RISCV_CORE/cs_registers_i/U34
0.01135538425296545 core_region_i/CORE.RISCV_CORE/cs_registers_i/U104
0.01135538425296545 core_region_i/CORE.RISCV_CORE/cs_registers_i/U182
0.010891299694776535 core_region_i/CORE.RISCV_CORE/cs_registers_i/U102
0.010891299694776535 core_region_i/CORE.RISCV_CORE/cs_registers_i/U188
0.010891299694776535 core_region_i/CORE.RISCV_CORE/cs_registers_i/U211
0.010330535471439362 core_region_i/CORE.RISCV_CORE/cs_registers_i/U225
0.010330535471439362 core_region_i/CORE.RISCV_CORE/cs_registers_i/U489
0.010330535471439362 core_region_i/CORE.RISCV_CORE/cs_registers_i/U490
0.0099766431376338 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][9]
0.0099766431376338 core_region_i/CORE.RISCV_CORE/cs_registers_i/U315
0.010095660574734211 core_region_i/CORE.RISCV_CORE/cs_registers_i/U373
0.010095660574734211 core_region_i/CORE.RISCV_CORE/cs_registers_i/U374
0.010095660574734211 core_region_i/CORE.RISCV_CORE/cs_registers_i/U443
0.010095660574734211 core_region_i/CORE.RISCV_CORE/cs_registers_i/U446
0.010095660574734211 core_region_i/CORE.RISCV_CORE/cs_registers_i/U447
0.01058938167989254 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][10]
0.01058938167989254 core_region_i/CORE.RISCV_CORE/cs_registers_i/U444
0.01058938167989254 core_region_i/CORE.RISCV_CORE/cs_registers_i/U536
0.01058938167989254 core_region_i/CORE.RISCV_CORE/cs_registers_i/U540
0.01115473173558712 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U168
0.01115473173558712 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U169
0.011486351490020752 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U159
0.011486351490020752 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U161
0.011486351490020752 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U162
0.011486351490020752 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U163
0.011486351490020752 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U167
0.011331021785736084 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U153
0.011331021785736084 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U155
0.011331021785736084 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U156
0.01082083210349083 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_DBTC44_instr_addr_q_27
0.01082083210349083 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U163
0.01082083210349083 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U464
0.01082083210349083 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U576
0.010260576382279396 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U46
0.010260576382279396 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U470
0.010260576382279396 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U583
0.009955862537026405 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U24
0.009955862537026405 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U47
0.009955862537026405 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U577
0.009955862537026405 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U582
0.010142521932721138 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U557
0.010658062063157558 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U37
0.01119884941726923 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U574
0.010848285630345345 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U143
0.010848285630345345 peripherals_i/apb_i2c_i/r_pre_reg[15]
0.011330869048833847 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U139
0.011437403038144112 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[9]
0.011437403038144112 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U159
0.011437403038144112 peripherals_i/apb_i2c_i/interrupt_o_reg
0.011075750924646854 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[8]
0.011075750924646854 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U107
0.011075750924646854 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U157
0.011075750924646854 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U158
0.011075750924646854 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U183
0.010513857007026672 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[14]
0.010513857007026672 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U156
0.010513857007026672 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U187
0.010513857007026672 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U188
0.010055270045995712 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U168
0.010055270045995712 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U169
0.010055270045995712 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U176
0.010055270045995712 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U178
0.009998123161494732 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[6]
0.009998123161494732 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U83
0.009998123161494732 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U84
0.009998123161494732 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U104
0.009998123161494732 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U141
0.010397542268037796 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[12]
0.010397542268037796 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U97
0.010397542268037796 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U140
0.01143906731158495 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U194
0.01101587899029255 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U202
0.01101587899029255 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U208
0.01001211442053318 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][12]
0.01001211442053318 peripherals_i/apb_spi_master_i/u_txfifo/U169
0.010026652365922928 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][6]
0.010026652365922928 peripherals_i/apb_spi_master_i/u_txfifo/U89
0.010464072227478027 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U217
0.010464072227478027 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][6]
0.011030387133359909 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][7]
0.011421802453696728 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U206
0.011421802453696728 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][7]
0.011421802453696728 peripherals_i/apb_spi_master_i/u_txfifo/U194
0.011359057389199734 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][11]
0.011359057389199734 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][11]
0.010897915810346603 peripherals_i/apb_spi_master_i/u_txfifo/U13
0.010897915810346603 peripherals_i/apb_spi_master_i/u_txfifo/U174
0.010897915810346603 peripherals_i/apb_spi_master_i/u_txfifo/U245
0.010336525738239288 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][19]
0.010336525738239288 peripherals_i/apb_spi_master_i/u_txfifo/U16
0.010336525738239288 peripherals_i/apb_spi_master_i/u_txfifo/U18
0.009978434070944786 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][19]
0.009978434070944786 peripherals_i/apb_spi_master_i/u_txfifo/U31
0.009978434070944786 peripherals_i/apb_spi_master_i/u_txfifo/U224
0.010091496631503105 peripherals_i/apb_spi_master_i/u_txfifo/U21
0.010091496631503105 peripherals_i/apb_spi_master_i/u_txfifo/U22
0.010091496631503105 peripherals_i/apb_spi_master_i/u_txfifo/U26
0.010091496631503105 peripherals_i/apb_spi_master_i/u_txfifo/U45
0.010582557879388332 peripherals_i/apb_spi_master_i/u_txfifo/U64
0.010582557879388332 peripherals_i/apb_spi_master_i/u_txfifo/U244
0.011148840188980103 peripherals_i/apb_spi_master_i/u_txfifo/U66
0.011148840188980103 peripherals_i/apb_spi_master_i/u_txfifo/U67
0.011148840188980103 peripherals_i/apb_spi_master_i/u_txfifo/U68
0.011148840188980103 peripherals_i/apb_spi_master_i/u_txfifo/U69
0.011148840188980103 peripherals_i/apb_spi_master_i/u_txfifo/U71
0.011484986171126366 peripherals_i/apb_spi_master_i/u_txfifo/U233
0.011484986171126366 peripherals_i/apb_spi_master_i/u_txfifo/U237
0.011484986171126366 peripherals_i/apb_spi_master_i/u_txfifo/U238
0.011335506103932858 peripherals_i/apb_spi_master_i/u_txfifo/U29
0.011335506103932858 peripherals_i/apb_spi_master_i/u_txfifo/U58
0.011335506103932858 peripherals_i/apb_spi_master_i/u_txfifo/U240
0.010827724821865559 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_th_rx_reg[2]
0.010827724821865559 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_th_rx_reg[0]
0.01026628166437149 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_th_rx_reg[4]
0.01026628166437149 peripherals_i/apb_spi_master_i/u_axiregs/U26
0.01026628166437149 peripherals_i/apb_spi_master_i/u_axiregs/U35
0.01026628166437149 peripherals_i/apb_spi_master_i/u_axiregs/U167
0.0099567836150527 peripherals_i/apb_spi_master_i/u_axiregs/U5
0.0099567836150527 peripherals_i/apb_spi_master_i/u_axiregs/U7
0.0099567836150527 peripherals_i/apb_spi_master_i/u_axiregs/U177
0.010137819685041904 peripherals_i/apb_spi_master_i/U22
0.010137819685041904 peripherals_i/apb_spi_master_i/U24
0.010137819685041904 peripherals_i/apb_spi_master_i/U25
0.010651255026459694 peripherals_i/apb_spi_master_i/u_axiregs/U142
0.010651255026459694 peripherals_i/apb_spi_master_i/u_axiregs/U144
0.01119351014494896 peripherals_i/apb_spi_master_i/u_axiregs/spi_clk_div_reg[6]
0.011460790410637856 peripherals_i/apb_spi_master_i/u_axiregs/spi_swrst_reg
0.011460790410637856 peripherals_i/apb_spi_master_i/u_axiregs/spi_clk_div_reg[0]
0.011236894875764847 peripherals_i/apb_spi_master_i/u_axiregs/spi_clk_div_reg[1]
0.010709203779697418 peripherals_i/apb_spi_master_i/u_axiregs/U63
0.010709203779697418 peripherals_i/apb_spi_master_i/u_axiregs/U126
0.010181254707276821 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_rx_reg[2]
0.009956594556570053 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_rx_reg[4]
0.009956594556570053 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_rx_reg[3]
0.010226168669760227 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_tx_reg[3]
0.010226168669760227 peripherals_i/apb_spi_master_i/u_axiregs/U86
0.010775735601782799 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_tx_reg[1]
0.010775735601782799 peripherals_i/apb_spi_master_i/u_axiregs/U110
0.010775735601782799 peripherals_i/apb_spi_master_i/u_axiregs/U115
0.010775735601782799 peripherals_i/apb_spi_master_i/U32
0.01129993423819542 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[2]
0.01129993423819542 peripherals_i/apb_spi_master_i/u_axiregs/U100
0.01129993423819542 peripherals_i/apb_spi_master_i/U31
0.01149357482790947 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[12]
0.01149357482790947 peripherals_i/apb_spi_master_i/u_axiregs/U125
0.01149357482790947 peripherals_i/apb_spi_master_i/u_axiregs/U148
0.011192960664629936 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[7]
0.011192960664629936 peripherals_i/apb_spi_master_i/u_axiregs/U170
0.010633748956024647 peripherals_i/apb_spi_master_i/u_axiregs/U143
0.010121546685695648 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][31]
0.010121546685695648 peripherals_i/apb_spi_master_i/u_rxfifo/U107
0.010121546685695648 peripherals_i/apb_spi_master_i/u_rxfifo/U110
0.009961146861314774 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][31]
0.010285086929798126 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][31]
0.010285086929798126 peripherals_i/apb_spi_master_i/u_rxfifo/U109
0.010841570794582367 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][31]
0.010841570794582367 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][1]
0.011326801031827927 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][1]
0.011326801031827927 peripherals_i/apb_spi_master_i/u_rxfifo/U150
0.011081768199801445 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][0]
0.011081768199801445 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][0]
0.01052046474069357 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][0]
0.01052046474069357 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][12]
0.01005889568477869 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][12]
0.01005889568477869 peripherals_i/apb_spi_master_i/u_rxfifo/U217
0.01005889568477869 peripherals_i/apb_spi_master_i/u_rxfifo/U220
0.009995688684284687 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][13]
0.009995688684284687 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][13]
0.010391222313046455 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][13]
0.010391222313046455 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][13]
0.010966159403324127 peripherals_i/apb_spi_master_i/u_rxfifo/U117
0.011441906914114952 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][22]
0.011441906914114952 peripherals_i/apb_spi_master_i/u_rxfifo/U162
0.01102235447615385 peripherals_i/apb_spi_master_i/u_rxfifo/U137
0.010444873943924904 peripherals_i/apb_spi_master_i/u_rxfifo/U167
0.010015072301030159 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][2]
0.010015072301030159 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][2]
0.011183412745594978 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[28]
0.011183412745594978 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U401
0.011959359049797058 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U405
0.01240701973438263 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U348
0.01240701973438263 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U391
0.01240701973438263 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U413
0.01218121312558651 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U352
0.01218121312558651 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U353
0.01218121312558651 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U355
0.01218121312558651 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U374
0.011470966041088104 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U351
0.011470966041088104 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U373
0.011470966041088104 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U382
0.011470966041088104 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U383
0.011470966041088104 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U384
0.010696955025196075 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U362
0.010696955025196075 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U363
0.010696955025196075 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U364
0.010696955025196075 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U377
0.010696955025196075 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U379
0.010280793532729149 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U244
0.010280793532729149 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U378
0.010280793532729149 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U422
0.010280793532729149 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U446
0.010280793532729149 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U467
0.0105440067127347 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U447
0.0105440067127347 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U458
0.0105440067127347 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U459
0.0105440067127347 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U460
0.0105440067127347 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U468
0.0105440067127347 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U469
0.011256980709731579 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U203
0.011256980709731579 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U206
0.011256980709731579 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U245
0.012001393362879753 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U267
0.012358760461211205 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[2]
0.012358760461211205 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U218
0.012040266767144203 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U296
0.010596328414976597 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U928
0.010305169969797134 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U30
0.010305169969797134 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U160
0.010305169969797134 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U245
0.010691815987229347 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC456_n349
0.010691815987229347 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U140
0.010691815987229347 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U148
0.010691815987229347 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U176
0.010691815987229347 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U178
0.011452309787273407 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U173
0.011452309787273407 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U910
0.012166328728199005 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U114
0.012166328728199005 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U170
0.01241394318640232 core_region_i/CORE.RISCV_CORE/id_stage_i/U112
0.01241394318640232 core_region_i/CORE.RISCV_CORE/id_stage_i/U127
0.01241394318640232 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC541_n359
0.01198220532387495 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U88
0.01198220532387495 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U98
0.01198220532387495 core_region_i/CORE.RISCV_CORE/ex_block_i/U26
0.011203927919268608 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC72_n250
0.011203927919268608 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U86
0.011203927919268608 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U151
0.011203927919268608 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U171
0.010500818490982056 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U548
0.010500818490982056 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U879
0.010500818490982056 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U937
0.01029302179813385 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U486
0.01029302179813385 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U545
0.01029302179813385 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U613
0.01029302179813385 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U880
0.01029302179813385 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U881
0.01075042225420475 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U692
0.01075042225420475 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U861
0.01075042225420475 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U863
0.01075042225420475 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U936
0.011520014144480228 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U691
0.011520014144480228 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U864
0.011520014144480228 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1028
0.011520014144480228 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1029
0.012183228507637978 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U653
0.012183228507637978 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U690
0.012325482442975044 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U84
0.012325482442975044 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U428
0.012325482442975044 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U689
0.011826452799141407 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U482
0.011826452799141407 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U874
0.011826452799141407 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U877
0.011056747287511826 core_region_i/CORE.RISCV_CORE/id_stage_i/U376
0.011056747287511826 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U680
0.010433560237288475 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U85
0.010433560237288475 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U523
0.010433560237288475 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U681
0.010433560237288475 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U682
0.010365918278694153 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U439
0.010365918278694153 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U440
0.010365918278694153 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U673
0.010922061279416084 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U427
0.010922061279416084 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U432
0.011713612824678421 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U474
0.011713612824678421 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U478
0.011713612824678421 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U869
0.012320231646299362 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U664
0.012320231646299362 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U665
0.012336204759776592 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U477
0.012336204759776592 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U623
0.012336204759776592 core_region_i/CORE.RISCV_CORE/cs_registers_i/U150
0.012336204759776592 core_region_i/CORE.RISCV_CORE/cs_registers_i/U151
0.012336204759776592 core_region_i/CORE.RISCV_CORE/cs_registers_i/U152
0.012336204759776592 core_region_i/CORE.RISCV_CORE/cs_registers_i/U153
0.011743655428290367 core_region_i/CORE.RISCV_CORE/U28
0.010943482629954815 core_region_i/CORE.RISCV_CORE/cs_registers_i/U146
0.010943482629954815 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[7]
0.010357405990362167 core_region_i/CORE.RISCV_CORE/id_stage_i/U108
0.010357405990362167 core_region_i/CORE.RISCV_CORE/cs_registers_i/U147
0.010357405990362167 core_region_i/CORE.RISCV_CORE/cs_registers_i/U148
0.01038347091525793 core_region_i/CORE.RISCV_CORE/cs_registers_i/U135
0.01038347091525793 core_region_i/CORE.RISCV_CORE/cs_registers_i/U143
0.01038347091525793 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U307
0.010989926755428314 core_region_i/CORE.RISCV_CORE/cs_registers_i/U144
0.010989926755428314 core_region_i/CORE.RISCV_CORE/cs_registers_i/U145
0.011770708486437798 core_region_i/CORE.RISCV_CORE/cs_registers_i/U133
0.011770708486437798 core_region_i/CORE.RISCV_CORE/cs_registers_i/U136
0.011770708486437798 core_region_i/CORE.RISCV_CORE/cs_registers_i/U316
0.012307239696383476 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[6]
0.012307239696383476 core_region_i/CORE.RISCV_CORE/cs_registers_i/U361
0.012307239696383476 core_region_i/CORE.RISCV_CORE/cs_registers_i/U362
0.012216655537486076 core_region_i/CORE.RISCV_CORE/cs_registers_i/U35
0.012216655537486076 core_region_i/CORE.RISCV_CORE/cs_registers_i/U317
0.012216655537486076 core_region_i/CORE.RISCV_CORE/cs_registers_i/U319
0.012216655537486076 core_region_i/CORE.RISCV_CORE/cs_registers_i/U323
0.011582384817302227 core_region_i/CORE.RISCV_CORE/cs_registers_i/U101
0.011582384817302227 core_region_i/CORE.RISCV_CORE/cs_registers_i/U357
0.010814864188432693 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][5]
0.010814864188432693 core_region_i/CORE.RISCV_CORE/cs_registers_i/U453
0.010814864188432693 core_region_i/CORE.RISCV_CORE/cs_registers_i/U457
0.0103312898427248 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][6]
0.0103312898427248 core_region_i/CORE.RISCV_CORE/cs_registers_i/U369
0.0103312898427248 core_region_i/CORE.RISCV_CORE/cs_registers_i/U525
0.0103312898427248 core_region_i/CORE.RISCV_CORE/cs_registers_i/U526
0.010497264564037323 core_region_i/CORE.RISCV_CORE/cs_registers_i/U371
0.010497264564037323 core_region_i/CORE.RISCV_CORE/cs_registers_i/U523
0.010497264564037323 core_region_i/CORE.RISCV_CORE/cs_registers_i/U524
0.010497264564037323 core_region_i/CORE.RISCV_CORE/cs_registers_i/U529
0.01117737963795662 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][8]
0.01117737963795662 core_region_i/CORE.RISCV_CORE/cs_registers_i/U527
0.01117737963795662 core_region_i/CORE.RISCV_CORE/cs_registers_i/U528
0.01117737963795662 core_region_i/CORE.RISCV_CORE/cs_registers_i/U530
0.01117737963795662 core_region_i/CORE.RISCV_CORE/cs_registers_i/U531
0.011954438872635365 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U445
0.012408100068569183 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U468
0.012408100068569183 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U471
0.012408100068569183 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U165
0.012408100068569183 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U166
0.01218988187611103 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U12
0.01218988187611103 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U36
0.01218988187611103 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U581
0.01148235984146595 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][29]
0.010706132277846336 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U161
0.010706132277846336 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U579
0.01028292253613472 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][30]
0.01028292253613472 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U167
0.010538243688642979 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][28]
0.010538243688642979 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U41
0.011248357594013214 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][15]
0.011248357594013214 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U245
0.011994912289083004 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][27]
0.010742394253611565 peripherals_i/apb_i2c_i/U72
0.011510743759572506 peripherals_i/apb_i2c_i/r_pre_reg[14]
0.012177649885416031 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U105
0.012177649885416031 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U111
0.012177649885416031 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U125
0.012328080832958221 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U160
0.012328080832958221 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U191
0.011834720149636269 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U184
0.010438434779644012 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U106
0.010438434779644012 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U126
0.010438434779644012 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U166
0.010438434779644012 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U167
0.010438434779644012 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U174
0.010362453758716583 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U85
0.010362453758716583 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U112
0.010913325473666191 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U95
0.010913325473666191 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U96
0.010913325473666191 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U110
0.010913325473666191 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U124
0.011704551056027412 peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[2]
0.011704551056027412 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U32
0.011704551056027412 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U87
0.012315789237618446 peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[0]
0.012315789237618446 peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[1]
0.012340256944298744 peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSDA_reg[0]
0.011752661317586899 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cSDA_reg[1]
0.011752661317586899 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cSCL_reg[1]
0.010952478274703026 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cSDA_reg[0]
0.010952478274703026 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cSCL_reg[0]
0.010379043407738209 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U488
0.010980957187712193 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U489
0.011762121692299843 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC330_FE_OFN236_SYNOPSYS_UNCONNECTED__54
0.01230395957827568 peripherals_i/FE_OFC72_n1
0.012221659533679485 peripherals_i/apb_spi_master_i/u_txfifo/pointer_in_reg[2]
0.011591438204050064 peripherals_i/apb_spi_master_i/u_txfifo/pointer_in_reg[0]
0.011591438204050064 peripherals_i/apb_spi_master_i/u_txfifo/U246
0.011591438204050064 peripherals_i/apb_spi_master_i/u_txfifo/U247
0.01082305982708931 peripherals_i/apb_spi_master_i/u_txfifo/pointer_in_reg[1]
0.010333719663321972 peripherals_i/apb_spi_master_i/u_txfifo/clk_gate_pointer_out_reg/latch
0.010333719663321972 peripherals_i/apb_spi_master_i/u_txfifo/pointer_out_reg[2]
0.010491516441106796 peripherals_i/apb_spi_master_i/u_txfifo/pointer_out_reg[0]
0.011167990043759346 peripherals_i/apb_spi_master_i/u_txfifo/elements_reg[1]
0.011167990043759346 peripherals_i/apb_spi_master_i/u_txfifo/pointer_out_reg[1]
0.011167990043759346 peripherals_i/apb_spi_master_i/u_txfifo/U12
0.011946352198719978 peripherals_i/apb_spi_master_i/u_txfifo/U63
0.011946352198719978 peripherals_i/apb_spi_master_i/u_txfifo/U70
0.011946352198719978 peripherals_i/apb_spi_master_i/u_txfifo/U72
0.011946352198719978 peripherals_i/apb_spi_master_i/u_txfifo/U88
0.012406261637806892 peripherals_i/apb_spi_master_i/u_txfifo/U231
0.012406261637806892 peripherals_i/apb_spi_master_i/u_txfifo/U234
0.012406261637806892 peripherals_i/apb_spi_master_i/u_txfifo/U239
0.012196113355457783 peripherals_i/apb_spi_master_i/u_txfifo/U235
0.012196113355457783 peripherals_i/apb_spi_master_i/u_txfifo/U242
0.011491908691823483 peripherals_i/apb_spi_master_i/u_axiregs/U13
0.011491908691823483 peripherals_i/apb_spi_master_i/u_axiregs/U14
0.011491908691823483 peripherals_i/apb_spi_master_i/u_txfifo/FE_DBTC5_spi_status_28
0.011491908691823483 peripherals_i/apb_spi_master_i/u_txfifo/U59
0.010714038275182247 peripherals_i/apb_spi_master_i/u_axiregs/U12
0.010714038275182247 peripherals_i/apb_spi_master_i/u_axiregs/U21
0.010714038275182247 peripherals_i/apb_spi_master_i/u_axiregs/U28
0.010284222662448883 peripherals_i/apb_spi_master_i/u_axiregs/U17
0.010284222662448883 peripherals_i/apb_spi_master_i/u_axiregs/U19
0.010284222662448883 peripherals_i/apb_spi_master_i/U10
0.010531775653362274 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_th_tx_reg[4]
0.010531775653362274 peripherals_i/apb_spi_master_i/U21
0.010531775653362274 peripherals_i/apb_spi_master_i/U26
0.010531775653362274 peripherals_i/apb_spi_master_i/U27
0.01123896986246109 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_th_tx_reg[2]
0.01123896986246109 peripherals_i/apb_spi_master_i/u_axiregs/U129
0.011987529695034027 peripherals_i/apb_spi_master_i/u_axiregs/spi_clk_div_reg[7]
0.011987529695034027 peripherals_i/apb_spi_master_i/u_axiregs/spi_clk_div_reg[4]
0.012358877807855606 peripherals_i/apb_spi_master_i/u_axiregs/U81
0.012358877807855606 peripherals_i/apb_spi_master_i/u_axiregs/U124
0.012358877807855606 peripherals_i/apb_spi_master_i/u_axiregs/U147
0.012054977007210255 peripherals_i/apb_spi_master_i/u_axiregs/spi_clk_div_reg[5]
0.011333165690302849 peripherals_i/apb_spi_master_i/u_axiregs/spi_clk_div_reg[2]
0.011333165690302849 peripherals_i/apb_spi_master_i/u_axiregs/U44
0.011333165690302849 peripherals_i/apb_spi_master_i/u_axiregs/U54
0.010610627010464668 peripherals_i/apb_spi_master_i/u_axiregs/U49
0.010610627010464668 peripherals_i/apb_spi_master_i/U64
0.010610627010464668 peripherals_i/apb_spi_master_i/U65
0.010677248239517212 peripherals_i/apb_spi_master_i/u_axiregs/U72
0.010677248239517212 peripherals_i/apb_spi_master_i/U44
0.010677248239517212 peripherals_i/apb_spi_master_i/U45
0.011433711275458336 peripherals_i/apb_spi_master_i/FE_OFC68_n1
0.011433711275458336 peripherals_i/apb_spi_master_i/U35
0.011433711275458336 peripherals_i/apb_spi_master_i/U39
0.011433711275458336 peripherals_i/apb_spi_master_i/U41
0.011433711275458336 peripherals_i/apb_spi_master_i/U43
0.01215359941124916 peripherals_i/apb_spi_master_i/r_counter_tx_reg[0]
0.01215359941124916 peripherals_i/apb_spi_master_i/U34
0.01215359941124916 peripherals_i/apb_spi_master_i/U40
0.01215359941124916 peripherals_i/apb_spi_master_i/U42
0.012416797690093517 peripherals_i/apb_spi_master_i/r_counter_tx_reg[2]
0.012416797690093517 peripherals_i/apb_spi_master_i/U33
0.011998215690255165 peripherals_i/apb_spi_master_i/u_axiregs/U133
0.011998215690255165 peripherals_i/apb_spi_master_i/u_axiregs/U173
0.01122316624969244 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][31]
0.010513370856642723 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][4]
0.010513370856642723 peripherals_i/apb_spi_master_i/u_rxfifo/U106
0.010289430618286133 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][4]
0.010289430618286133 peripherals_i/apb_spi_master_i/u_rxfifo/U172
0.011501476168632507 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][3]
0.012172010727226734 peripherals_i/apb_spi_master_i/u_rxfifo/U149
0.012330583296716213 peripherals_i/apb_spi_master_i/u_rxfifo/U121
0.012330583296716213 peripherals_i/apb_spi_master_i/u_rxfifo/U125
0.011842947453260422 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][0]
0.011842947453260422 peripherals_i/apb_spi_master_i/u_rxfifo/U122
0.011842947453260422 peripherals_i/apb_spi_master_i/u_rxfifo/U124
0.01107481587678194 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][12]
0.010443385690450668 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][12]
0.010443385690450668 peripherals_i/apb_spi_master_i/u_rxfifo/U219
0.01090462226420641 peripherals_i/apb_spi_master_i/u_rxfifo/U207
0.01090462226420641 peripherals_i/apb_spi_master_i/u_rxfifo/U209
0.01090462226420641 peripherals_i/apb_spi_master_i/u_rxfifo/U210
0.011695463210344315 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][29]
0.011695463210344315 peripherals_i/apb_spi_master_i/u_rxfifo/U119
0.011695463210344315 peripherals_i/apb_spi_master_i/u_rxfifo/U120
0.012311263009905815 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][29]
0.012311263009905815 peripherals_i/apb_spi_master_i/u_rxfifo/U164
0.012344221584498882 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][22]
0.012344221584498882 peripherals_i/apb_spi_master_i/u_rxfifo/U165
0.011761635541915894 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][21]
0.011761635541915894 peripherals_i/apb_spi_master_i/u_rxfifo/U139
0.011761635541915894 peripherals_i/apb_spi_master_i/u_rxfifo/U140
0.01096150279045105 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][21]
0.01096150279045105 peripherals_i/apb_spi_master_i/u_rxfifo/U169
0.01096150279045105 peripherals_i/apb_spi_master_i/u_rxfifo/U170
0.012215880677103996 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U239
0.012215880677103996 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U240
0.012215880677103996 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U400
0.01336401142179966 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U259
0.01336401142179966 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U260
0.01336401142179966 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U404
0.014025608077645302 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U197
0.014025608077645302 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U210
0.014025608077645302 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U211
0.014025608077645302 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U390
0.014025608077645302 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U412
0.013689033687114716 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U198
0.013689033687114716 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U243
0.013689033687114716 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U299
0.013689033687114716 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U305
0.01263483613729477 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U214
0.01263483613729477 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U292
0.01263483613729477 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U319
0.01263483613729477 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U372
0.011487076058983803 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U199
0.011487076058983803 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U201
0.011487076058983803 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U212
0.011487076058983803 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U241
0.011487076058983803 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U263
0.010871201753616333 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U215
0.010871201753616333 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U261
0.010871201753616333 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U264
0.010871201753616333 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U461
0.011264123022556305 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U202
0.011264123022556305 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U462
0.011264123022556305 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U473
0.011264123022556305 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U474
0.012324766255915165 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U226
0.012324766255915165 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U265
0.012324766255915165 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U463
0.012324766255915165 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U466
0.012324766255915165 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U475
0.013431990519165993 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[13]
0.013431990519165993 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U216
0.013964410871267319 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[3]
0.013964410871267319 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U228
0.013493111357092857 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U269
0.01261275913566351 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U139
0.014034549705684185 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC540_n359
0.014034549705684185 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U9
0.01339299138635397 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC451_n28
0.01339299138635397 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U538
0.01339299138635397 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U929
0.01339299138635397 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U938
0.012238360941410065 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U540
0.012238360941410065 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U923
0.011196235194802284 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U546
0.010889867320656776 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U931
0.010889867320656776 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U932
0.011571099981665611 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U645
0.011571099981665611 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U755
0.011571099981665611 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U935
0.012715749442577362 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U542
0.012715749442577362 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U641
0.012715749442577362 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U642
0.012715749442577362 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U752
0.013702331110835075 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U754
0.013702331110835075 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U933
0.013915281742811203 core_region_i/CORE.RISCV_CORE/id_stage_i/U225
0.013915281742811203 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC581_data_wdata_ex_18
0.013175781816244125 core_region_i/CORE.RISCV_CORE/id_stage_i/U28
0.013175781816244125 core_region_i/CORE.RISCV_CORE/id_stage_i/U278
0.012033684179186821 core_region_i/CORE.RISCV_CORE/id_stage_i/U67
0.012033684179186821 core_region_i/CORE.RISCV_CORE/id_stage_i/U273
0.012033684179186821 core_region_i/CORE.RISCV_CORE/id_stage_i/U368
0.012033684179186821 core_region_i/CORE.RISCV_CORE/id_stage_i/U372
0.011107983998954296 core_region_i/CORE.RISCV_CORE/id_stage_i/U56
0.011107983998954296 core_region_i/CORE.RISCV_CORE/id_stage_i/U364
0.011107983998954296 core_region_i/CORE.RISCV_CORE/id_stage_i/U367
0.011005564592778683 core_region_i/CORE.RISCV_CORE/id_stage_i/U362
0.011005564592778683 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[0]
0.01182791218161583 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[1]
0.012999331578612328 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[7]
0.013896726071834564 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[6]
0.013896726071834564 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[5]
0.013918692246079445 core_region_i/CORE.RISCV_CORE/cs_registers_i/U138
0.013918692246079445 core_region_i/CORE.RISCV_CORE/cs_registers_i/U139
0.013918692246079445 core_region_i/CORE.RISCV_CORE/cs_registers_i/U141
0.013038941659033298 core_region_i/CORE.RISCV_CORE/cs_registers_i/U140
0.013038941659033298 core_region_i/CORE.RISCV_CORE/cs_registers_i/U163
0.013038941659033298 core_region_i/CORE.RISCV_CORE/U17
0.011852186173200607 core_region_i/CORE.RISCV_CORE/id_stage_i/U117
0.011852186173200607 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[4]
0.010984018445014954 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[8]
0.010984018445014954 core_region_i/CORE.RISCV_CORE/cs_registers_i/U46
0.010984018445014954 core_region_i/CORE.RISCV_CORE/cs_registers_i/U149
0.01102488860487938 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[9]
0.01102488860487938 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U310
0.011927394196391106 core_region_i/CORE.RISCV_CORE/cs_registers_i/U51
0.011927394196391106 core_region_i/CORE.RISCV_CORE/cs_registers_i/U137
0.011927394196391106 core_region_i/CORE.RISCV_CORE/cs_registers_i/U142
0.013088611885905266 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[10]
0.013088611885905266 core_region_i/CORE.RISCV_CORE/cs_registers_i/U358
0.01388704776763916 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[5]
0.0137542225420475 core_region_i/CORE.RISCV_CORE/cs_registers_i/U359
0.0137542225420475 core_region_i/CORE.RISCV_CORE/cs_registers_i/U396
0.0137542225420475 core_region_i/CORE.RISCV_CORE/cs_registers_i/U397
0.012813735753297806 core_region_i/CORE.RISCV_CORE/cs_registers_i/U6
0.011674553155899048 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][7]
0.011674553155899048 core_region_i/CORE.RISCV_CORE/cs_registers_i/U452
0.010955672711133957 core_region_i/CORE.RISCV_CORE/cs_registers_i/FE_OFC235_n260
0.010955672711133957 core_region_i/CORE.RISCV_CORE/cs_registers_i/U364
0.010955672711133957 core_region_i/CORE.RISCV_CORE/cs_registers_i/U448
0.010955672711133957 core_region_i/CORE.RISCV_CORE/cs_registers_i/U454
0.010955672711133957 core_region_i/CORE.RISCV_CORE/cs_registers_i/U456
0.011199578642845154 core_region_i/CORE.RISCV_CORE/cs_registers_i/U449
0.011199578642845154 core_region_i/CORE.RISCV_CORE/cs_registers_i/U451
0.012205734848976135 core_region_i/CORE.RISCV_CORE/cs_registers_i/U506
0.013355707749724388 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[31]
0.013355707749724388 core_region_i/CORE.RISCV_CORE/cs_registers_i/U482
0.014026401564478874 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][31]
0.014026401564478874 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][0]
0.01370127685368061 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[13]
0.012651299126446247 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U39
0.012651299126446247 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U143
0.012651299126446247 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U144
0.011500393971800804 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_DBTC43_instr_addr_q_13
0.011500393971800804 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U40
0.011500393971800804 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U41
0.010874152183532715 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[14]
0.010874152183532715 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U31
0.011255383491516113 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U239
0.011361025273799896 peripherals_i/genblk1[7].core_clock_gate/U3
0.011205533519387245 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U533
0.010887129232287407 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U563
0.011559177190065384 peripherals_i/apb_i2c_i/U73
0.012701977044343948 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U137
0.012701977044343948 peripherals_i/apb_i2c_i/U68
0.013694033958017826 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[11]
0.013694033958017826 peripherals_i/apb_i2c_i/r_pre_reg[9]
0.01391911692917347 peripherals_i/FE_OFC11_n1
0.01391911692917347 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[10]
0.01391911692917347 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U161
0.013188038021326065 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[12]
0.013188038021326065 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U186
0.013188038021326065 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U192
0.01204707846045494 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[13]
0.01204707846045494 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U180
0.011115232482552528 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U129
0.011115232482552528 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U165
0.011115232482552528 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U179
0.011000453494489193 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[7]
0.011000453494489193 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[11]
0.011814986355602741 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[8]
0.011814986355602741 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U86
0.011814986355602741 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U132
0.01298592146486044 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U88
0.01298592146486044 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U130
0.013890163041651249 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC328_FE_OFN236_SYNOPSYS_UNCONNECTED__54
0.010989967733621597 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U486
0.011018289253115654 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U487
0.011914052069187164 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U320
0.011914052069187164 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U321
0.011686723679304123 peripherals_i/apb_spi_master_i/u_txfifo/clk_gate_pointer_in_reg/latch
0.011686723679304123 peripherals_i/apb_spi_master_i/u_txfifo/U15
0.01334374025464058 peripherals_i/apb_spi_master_i/u_txfifo/clk_gate_elements_reg/latch
0.01371053047478199 peripherals_i/apb_spi_master_i/u_txfifo/elements_reg[3]
0.01371053047478199 peripherals_i/apb_spi_master_i/u_txfifo/elements_reg[4]
0.012665463611483574 peripherals_i/apb_spi_master_i/u_axiregs/U11
0.012665463611483574 peripherals_i/apb_spi_master_i/u_axiregs/U31
0.012665463611483574 peripherals_i/apb_spi_master_i/U28
0.011512108147144318 peripherals_i/apb_spi_master_i/u_axiregs/U6
0.011512108147144318 peripherals_i/apb_spi_master_i/u_axiregs/U9
0.011512108147144318 peripherals_i/apb_spi_master_i/u_axiregs/U33
0.011512108147144318 peripherals_i/apb_spi_master_i/U7
0.011512108147144318 peripherals_i/apb_spi_master_i/U14
0.010876057669520378 peripherals_i/apb_spi_master_i/U11
0.010876057669520378 peripherals_i/apb_spi_master_i/U12
0.010876057669520378 peripherals_i/apb_spi_master_i/U13
0.011245756410062313 peripherals_i/apb_spi_master_i/FE_OFC69_n1
0.011245756410062313 peripherals_i/apb_spi_master_i/u_axiregs/U135
0.011245756410062313 peripherals_i/apb_spi_master_i/u_rxfifo/FE_DBTC3_spi_status_17
0.011245756410062313 peripherals_i/apb_spi_master_i/u_rxfifo/FE_DBTC2_spi_status_16
0.011245756410062313 peripherals_i/apb_spi_master_i/u_rxfifo/U46
0.011245756410062313 peripherals_i/apb_spi_master_i/u_rxfifo/U48
0.0122977951541543 peripherals_i/apb_spi_master_i/u_rxfifo/elements_reg[4]
0.0122977951541543 peripherals_i/apb_spi_master_i/u_rxfifo/elements_reg[1]
0.013411130756139755 peripherals_i/apb_spi_master_i/u_axiregs/U18
0.013411130756139755 peripherals_i/apb_spi_master_i/u_rxfifo/U21
0.013411130756139755 peripherals_i/apb_spi_master_i/u_rxfifo/U66
0.013964269310235977 peripherals_i/apb_spi_master_i/u_rxfifo/FE_DBTC4_spi_status_19
0.013964269310235977 peripherals_i/apb_spi_master_i/u_rxfifo/U22
0.013514631427824497 peripherals_i/apb_spi_master_i/u_axiregs/U138
0.013514631427824497 peripherals_i/apb_spi_master_i/U91
0.012443945743143559 peripherals_i/apb_spi_master_i/U55
0.012443945743143559 peripherals_i/apb_spi_master_i/U56
0.012443945743143559 peripherals_i/apb_spi_master_i/U57
0.012443945743143559 peripherals_i/apb_spi_master_i/U59
0.012443945743143559 peripherals_i/apb_spi_master_i/U60
0.0113711878657341 peripherals_i/apb_spi_master_i/U61
0.0113711878657341 peripherals_i/apb_spi_master_i/U67
0.0113711878657341 peripherals_i/apb_spi_master_i/U68
0.010915344581007957 peripherals_i/apb_spi_master_i/U54
0.010915344581007957 peripherals_i/apb_spi_master_i/U62
0.010915344581007957 peripherals_i/apb_spi_master_i/U63
0.010915344581007957 peripherals_i/apb_spi_master_i/U66
0.011465724557638168 peripherals_i/apb_spi_master_i/U46
0.011465724557638168 peripherals_i/apb_spi_master_i/U89
0.011465724557638168 peripherals_i/apb_spi_master_i/U90
0.011465724557638168 peripherals_i/apb_spi_master_i/U94
0.011465724557638168 peripherals_i/apb_spi_master_i/U95
0.012585092335939407 peripherals_i/apb_spi_master_i/U36
0.012585092335939407 peripherals_i/apb_spi_master_i/U37
0.012585092335939407 peripherals_i/apb_spi_master_i/U38
0.013650352135300636 peripherals_i/apb_spi_master_i/U47
0.013650352135300636 peripherals_i/apb_spi_master_i/U80
0.014038747176527977 peripherals_i/apb_spi_master_i/FE_OFC70_n1
0.014038747176527977 peripherals_i/apb_spi_master_i/U73
0.014038747176527977 peripherals_i/apb_spi_master_i/U74
0.014038747176527977 peripherals_i/apb_spi_master_i/U78
0.014038747176527977 peripherals_i/apb_spi_master_i/U79
0.013416713103652 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][4]
0.013416713103652 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][4]
0.01226687803864479 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][31]
0.01226687803864479 peripherals_i/apb_spi_master_i/u_rxfifo/U171
0.011214831843972206 peripherals_i/apb_spi_master_i/u_rxfifo/U175
0.011214831843972206 peripherals_i/apb_spi_master_i/u_rxfifo/U192
0.01088450476527214 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][3]
0.011547316797077656 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][3]
0.011547316797077656 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][3]
0.011547316797077656 peripherals_i/apb_spi_master_i/u_rxfifo/U174
0.013685636222362518 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][1]
0.013685636222362518 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][1]
0.013922810554504395 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][0]
0.013200238347053528 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][0]
0.013200238347053528 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][9]
0.012060500681400299 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][9]
0.012060500681400299 peripherals_i/apb_spi_master_i/u_rxfifo/U204
0.011122595518827438 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][12]
0.011122595518827438 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][12]
0.010995478369295597 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][13]
0.010995478369295597 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][12]
0.011802108958363533 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][13]
0.011802108958363533 peripherals_i/apb_spi_master_i/u_rxfifo/U206
0.012972474098205566 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][29]
0.012972474098205566 peripherals_i/apb_spi_master_i/u_rxfifo/U116
0.013883475214242935 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][29]
0.013883475214242935 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][22]
0.013930615037679672 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][22]
0.013930615037679672 peripherals_i/apb_spi_master_i/u_rxfifo/U161
0.013065619394183159 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][21]
0.013065619394183159 peripherals_i/apb_spi_master_i/u_rxfifo/U136
0.011878901161253452 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][2]
0.011878901161253452 peripherals_i/apb_spi_master_i/u_rxfifo/U166
0.010996049270033836 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][21]
0.010996049270033836 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][2]
0.013132607564330101 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U258
0.013132607564330101 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U395
0.013132607564330101 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U398
0.013132607564330101 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U399
0.013132607564330101 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U402
0.013132607564330101 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U403
0.014612112194299698 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U61
0.014612112194299698 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U221
0.014612112194299698 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U396
0.014612112194299698 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U397
0.015464577823877335 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U300
0.015464577823877335 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U386
0.015464577823877335 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U387
0.015464577823877335 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U411
0.015029999427497387 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U304
0.015029999427497387 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U306
0.015029999427497387 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U318
0.013670386746525764 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U277
0.013670386746525764 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U291
0.013670386746525764 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U293
0.013670386746525764 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U320
0.012190919369459152 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U222
0.012190919369459152 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U224
0.012190919369459152 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U327
0.012190919369459152 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U331
0.011398570612072945 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U213
0.011398570612072945 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U225
0.011398570612072945 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U242
0.011398570612072945 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U262
0.011398570612072945 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U464
0.011908570304512978 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U200
0.011908570304512978 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U465
0.01328027993440628 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U294
0.01328027993440628 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U301
0.014711551368236542 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U307
0.014711551368236542 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U321
0.015399913303554058 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[9]
0.015399913303554058 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[12]
0.015005013905465603 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC816_n357
0.015475502237677574 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U8
0.015475502237677574 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U515
0.014647811651229858 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC467_n421
0.014647811651229858 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U165
0.013158993795514107 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U33
0.013158993795514107 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U539
0.011816173791885376 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U426
0.011816173791885376 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U485
0.011816173791885376 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U516
0.011423476040363312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U544
0.012305611744523048 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U644
0.012305611744523048 core_region_i/U67
0.013785596005618572 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U643
0.013785596005618572 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC349_data_wdata_ex_17
0.015060845762491226 core_region_i/CORE.RISCV_CORE/id_stage_i/U314
0.015060845762491226 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U753
0.015336424112319946 core_region_i/CORE.RISCV_CORE/id_stage_i/U224
0.01438136212527752 core_region_i/CORE.RISCV_CORE/id_stage_i/U27
0.01438136212527752 core_region_i/CORE.RISCV_CORE/id_stage_i/U227
0.012905624695122242 core_region_i/CORE.RISCV_CORE/id_stage_i/U361
0.011708458885550499 core_region_i/CORE.RISCV_CORE/id_stage_i/U365
0.011708458885550499 core_region_i/CORE.RISCV_CORE/id_stage_i/U371
0.011708458885550499 core_region_i/CORE.RISCV_CORE/id_stage_i/U375
0.01157347671687603 core_region_i/CORE.RISCV_CORE/id_stage_i/U358
0.01157347671687603 core_region_i/CORE.RISCV_CORE/id_stage_i/U373
0.012632030993700027 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[2]
0.014141490682959557 core_region_i/CORE.RISCV_CORE/cs_registers_i/U162
0.015298056416213512 core_region_i/CORE.RISCV_CORE/cs_registers_i/U165
0.015325909480452538 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[0]
0.015325909480452538 core_region_i/CORE.RISCV_CORE/U7
0.014191197231411934 core_region_i/CORE.RISCV_CORE/cs_registers_i/U164
0.014191197231411934 core_region_i/CORE.RISCV_CORE/U21
0.012661226093769073 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCMR_q_reg[1]
0.012661226093769073 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[1]
0.011543136090040207 core_region_i/CORE.RISCV_CORE/cs_registers_i/U91
0.011543136090040207 core_region_i/CORE.RISCV_CORE/cs_registers_i/U134
0.011598712764680386 core_region_i/CORE.RISCV_CORE/cs_registers_i/U15
0.011598712764680386 core_region_i/CORE.RISCV_CORE/cs_registers_i/U48
0.011598712764680386 core_region_i/CORE.RISCV_CORE/cs_registers_i/U50
0.012766397558152676 core_region_i/CORE.RISCV_CORE/debug_unit_i/U155
0.014267572201788425 core_region_i/CORE.RISCV_CORE/debug_unit_i/U156
0.015299646183848381 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[4]
0.015299646183848381 core_region_i/CORE.RISCV_CORE/cs_registers_i/U36
0.01512848399579525 core_region_i/CORE.RISCV_CORE/cs_registers_i/U69
0.01512848399579525 core_region_i/CORE.RISCV_CORE/cs_registers_i/U398
0.01512848399579525 core_region_i/CORE.RISCV_CORE/cs_registers_i/U403
0.013913629576563835 core_region_i/CORE.RISCV_CORE/cs_registers_i/U105
0.012441379949450493 core_region_i/CORE.RISCV_CORE/cs_registers_i/U509
0.011510983109474182 core_region_i/CORE.RISCV_CORE/cs_registers_i/U507
0.011822938919067383 core_region_i/CORE.RISCV_CORE/cs_registers_i/U504
0.011822938919067383 core_region_i/CORE.RISCV_CORE/cs_registers_i/U510
0.0131188053637743 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][4]
0.01460079662501812 core_region_i/CORE.RISCV_CORE/cs_registers_i/U480
0.01460079662501812 core_region_i/CORE.RISCV_CORE/cs_registers_i/U481
0.015465112403035164 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][1]
0.015045421198010445 core_region_i/CORE.RISCV_CORE/cs_registers_i/U468
0.013691358268260956 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U38
0.012207916006445885 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U553
0.012207916006445885 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U30
0.011897165328264236 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U555
0.013263351283967495 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U241
0.01203592773526907 peripherals_i/genblk1[7].core_clock_gate/clk_en_reg
0.01466331072151661 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U538
0.013177478685975075 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U537
0.013177478685975075 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U568
0.011828150600194931 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U532
0.011828150600194931 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U567
0.01141992025077343 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U547
0.01141992025077343 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U548
0.01141992025077343 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U557
0.01141992025077343 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U562
0.01229020394384861 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U543
0.01229020394384861 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U553
0.01229020394384861 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U558
0.01229020394384861 peripherals_i/apb_i2c_i/U67
0.013767801225185394 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U142
0.013767801225185394 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U542
0.013767801225185394 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U552
0.015050124377012253 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U144
0.015341373160481453 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U114
0.015341373160481453 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U131
0.015341373160481453 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U162
0.015341373160481453 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U185
0.014397192746400833 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U128
0.014397192746400833 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U163
0.014397192746400833 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U182
0.01292293518781662 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U181
0.011717844754457474 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U164
0.01156691461801529 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U127
0.012615378946065903 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U93
0.012615378946065903 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U94
0.012615378946065903 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U113
0.014124208129942417 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U89
0.014124208129942417 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U90
0.011550783179700375 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U536
0.011590160429477692 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U546
0.012749146670103073 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U531
0.012749146670103073 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U556
0.015293323434889317 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U541
0.015293323434889317 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U561
0.015293323434889317 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U566
0.015138054266571999 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U551
0.014585372060537338 peripherals_i/apb_spi_master_i/u_txfifo/elements_reg[0]
0.015461629256606102 peripherals_i/apb_spi_master_i/u_txfifo/elements_reg[2]
0.015461629256606102 peripherals_i/apb_spi_master_i/r_state_tx_reg[0]
0.015057357959449291 peripherals_i/apb_spi_master_i/U19
0.015057357959449291 peripherals_i/apb_spi_master_i/U29
0.015057357959449291 peripherals_i/apb_spi_master_i/U30
0.013709619641304016 peripherals_i/apb_spi_master_i/r_state_rx_reg[0]
0.013709619641304016 peripherals_i/apb_spi_master_i/U16
0.013709619641304016 peripherals_i/apb_spi_master_i/U17
0.012223007157444954 peripherals_i/apb_spi_master_i/r_state_tx_reg[1]
0.012223007157444954 peripherals_i/apb_spi_master_i/U96
0.011404663324356079 peripherals_i/apb_spi_master_i/u_rxfifo/U60
0.011404663324356079 peripherals_i/apb_spi_master_i/U15
0.011884704232215881 peripherals_i/apb_spi_master_i/u_rxfifo/U45
0.011884704232215881 peripherals_i/apb_spi_master_i/u_rxfifo/U61
0.013245301321148872 peripherals_i/apb_spi_master_i/u_rxfifo/U20
0.013245301321148872 peripherals_i/apb_spi_master_i/u_rxfifo/U38
0.013245301321148872 peripherals_i/apb_spi_master_i/u_rxfifo/U62
0.014684448018670082 peripherals_i/apb_spi_master_i/u_rxfifo/U64
0.015399553813040257 peripherals_i/apb_spi_master_i/u_rxfifo/elements_reg[3]
0.015399553813040257 peripherals_i/apb_spi_master_i/u_rxfifo/U58
0.015399553813040257 peripherals_i/apb_spi_master_i/u_rxfifo/U59
0.01481905672699213 peripherals_i/apb_spi_master_i/u_axiregs/spi_clk_div_valid_reg
0.01481905672699213 peripherals_i/apb_spi_master_i/u_rxfifo/U50
0.01481905672699213 peripherals_i/apb_spi_master_i/U58
0.013435822911560535 peripherals_i/apb_spi_master_i/CTS_ccl_a_buf_00030
0.013435822911560535 peripherals_i/apb_spi_master_i/U70
0.013435822911560535 peripherals_i/apb_spi_master_i/U92
0.012049073353409767 peripherals_i/apb_spi_master_i/r_counter_rx_reg[0]
0.011458043940365314 peripherals_i/apb_spi_master_i/r_counter_rx_reg[3]
0.01216554269194603 peripherals_i/apb_spi_master_i/U48
0.01360764354467392 peripherals_i/apb_spi_master_i/r_counter_tx_reg[4]
0.01360764354467392 peripherals_i/apb_spi_master_i/r_counter_tx_reg[1]
0.014980544336140156 peripherals_i/apb_spi_master_i/U71
0.014980544336140156 peripherals_i/apb_spi_master_i/U75
0.014980544336140156 peripherals_i/apb_spi_master_i/U76
0.014980544336140156 peripherals_i/apb_spi_master_i/U81
0.015480881556868553 peripherals_i/apb_spi_master_i/r_counter_tx_reg[3]
0.014678382314741611 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][3]
0.014678382314741611 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][3]
0.013195747509598732 peripherals_i/apb_spi_master_i/u_rxfifo/U193
0.013195747509598732 peripherals_i/apb_spi_master_i/u_rxfifo/U195
0.011840121820569038 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][3]
0.011416499502956867 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][4]
0.011416499502956867 peripherals_i/apb_spi_master_i/u_rxfifo/U108
0.012274861335754395 peripherals_i/apb_spi_master_i/u_rxfifo/U194
0.013749980367720127 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][4]
0.013749980367720127 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][4]
0.015039266087114811 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][1]
0.015039266087114811 peripherals_i/apb_spi_master_i/u_rxfifo/U146
0.015346136875450611 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][0]
0.012940282002091408 peripherals_i/apb_spi_master_i/u_rxfifo/U205
0.011727377772331238 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][9]
0.011727377772331238 peripherals_i/apb_spi_master_i/u_rxfifo/U201
0.011560527607798576 peripherals_i/apb_spi_master_i/u_rxfifo/U216
0.011560527607798576 peripherals_i/apb_spi_master_i/u_rxfifo/U218
0.012598792091012001 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][12]
0.014106877148151398 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][29]
0.015341293066740036 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][22]
0.01422560028731823 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][21]
0.012695655226707458 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][2]
0.012695655226707458 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][2]
0.011558599770069122 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U16
0.01158177014440298 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/FE_PHC20_spi_master_sdi0_i
0.01158177014440298 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[0]
0.01158177014440298 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U12
0.013378147035837173 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U85
0.013378147035837173 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U238
0.013378147035837173 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U394
0.01494737807661295 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U209
0.01494737807661295 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U219
0.01494737807661295 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U220
0.01494737807661295 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U230
0.01494737807661295 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U410
0.015851417556405067 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U271
0.015851417556405067 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U297
0.015851417556405067 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U298
0.015389787033200264 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U303
0.015389787033200264 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U317
0.015389787033200264 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U357
0.013946793973445892 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U274
0.013946793973445892 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U278
0.013946793973445892 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U290
0.013946793973445892 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U358
0.012377141043543816 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U231
0.012377141043543816 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U324
0.012377141043543816 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U333
0.01153742615133524 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U223
0.01153742615133524 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U234
0.01153742615133524 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U329
0.012080669403076172 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U67
0.012080669403076172 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U450
0.012080669403076172 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U451
0.01353878527879715 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[10]
0.015059839934110641 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[11]
0.015059839934110641 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U279
0.01579156145453453 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U235
0.015145625919103622 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U309
0.013666735962033272 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC321_data_wdata_ex_19
0.013919765129685402 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC674_instr_rdata_id_15
0.015364015474915504 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_RC_8_0
0.015364015474915504 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U100
0.01586277224123478 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U102
0.01498406007885933 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U81
0.01498406007885933 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U927
0.0134041216224432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U82
0.0134041216224432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U514
0.0134041216224432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U925
0.011979717761278152 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U484
0.011979717761278152 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC284_FE_OFN170_data_wdata_ex_15
0.011564427986741066 core_region_i/CORE.RISCV_CORE/id_stage_i/U30
0.011564427986741066 core_region_i/U68
0.012502795085310936 core_region_i/CORE.RISCV_CORE/id_stage_i/U8
0.012502795085310936 core_region_i/CORE.RISCV_CORE/id_stage_i/U309
0.014075789600610733 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC354_data_wdata_ex_16
0.014075789600610733 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC335_data_wdata_ex_20
0.015431025996804237 core_region_i/CORE.RISCV_CORE/id_stage_i/U29
0.015431025996804237 core_region_i/CORE.RISCV_CORE/id_stage_i/U313
0.01572423428297043 core_region_i/CORE.RISCV_CORE/id_stage_i/U277
0.014710070565342903 core_region_i/CORE.RISCV_CORE/id_stage_i/U63
0.014710070565342903 core_region_i/CORE.RISCV_CORE/id_stage_i/U214
0.013142440468072891 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC382_n136
0.013142440468072891 core_region_i/CORE.RISCV_CORE/id_stage_i/U374
0.011870067566633224 core_region_i/CORE.RISCV_CORE/id_stage_i/U369
0.011725077405571938 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[4]
0.012847136706113815 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[3]
0.012847136706113815 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_inc_q_reg[0]
0.01567479595541954 core_region_i/CORE.RISCV_CORE/cs_registers_i/U154
0.01567479595541954 core_region_i/CORE.RISCV_CORE/cs_registers_i/U157
0.015703873708844185 core_region_i/CORE.RISCV_CORE/cs_registers_i/U156
0.014499448239803314 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCMR_q_reg[0]
0.014499448239803314 core_region_i/CORE.RISCV_CORE/cs_registers_i/U40
0.011690345592796803 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[3]
0.011690345592796803 core_region_i/CORE.RISCV_CORE/cs_registers_i/U121
0.011751070618629456 core_region_i/CORE.RISCV_CORE/cs_registers_i/U71
0.011751070618629456 core_region_i/CORE.RISCV_CORE/cs_registers_i/U117
0.012992599979043007 core_region_i/CORE.RISCV_CORE/cs_registers_i/U109
0.012992599979043007 core_region_i/CORE.RISCV_CORE/cs_registers_i/U111
0.012992599979043007 core_region_i/CORE.RISCV_CORE/cs_registers_i/U120
0.014587992802262306 core_region_i/CORE.RISCV_CORE/cs_registers_i/U110
0.014587992802262306 core_region_i/CORE.RISCV_CORE/cs_registers_i/U112
0.015684856101870537 core_region_i/CORE.RISCV_CORE/cs_registers_i/U108
0.01550348848104477 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[2]
0.01550348848104477 core_region_i/CORE.RISCV_CORE/cs_registers_i/U113
0.01550348848104477 core_region_i/CORE.RISCV_CORE/cs_registers_i/U114
0.01550348848104477 core_region_i/CORE.RISCV_CORE/cs_registers_i/U115
0.014213266782462597 core_region_i/CORE.RISCV_CORE/cs_registers_i/U87
0.012649158015847206 core_region_i/CORE.RISCV_CORE/cs_registers_i/U66
0.012649158015847206 core_region_i/CORE.RISCV_CORE/cs_registers_i/U400
0.011659884825348854 core_region_i/CORE.RISCV_CORE/cs_registers_i/U399
0.011659884825348854 core_region_i/CORE.RISCV_CORE/cs_registers_i/U508
0.011659884825348854 core_region_i/CORE.RISCV_CORE/cs_registers_i/U549
0.011989336460828781 core_region_i/CORE.RISCV_CORE/cs_registers_i/U365
0.011989336460828781 core_region_i/CORE.RISCV_CORE/cs_registers_i/U367
0.013363370671868324 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][3]
0.013363370671868324 core_region_i/CORE.RISCV_CORE/cs_registers_i/U472
0.014935262501239777 core_region_i/CORE.RISCV_CORE/cs_registers_i/U471
0.014935262501239777 core_region_i/CORE.RISCV_CORE/cs_registers_i/U473
0.015851905569434166 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][2]
0.01540609821677208 core_region_i/CORE.RISCV_CORE/cs_registers_i/U474
0.013969013467431068 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U42
0.013969013467431068 core_region_i/CORE.RISCV_CORE/cs_registers_i/U470
0.012367633171379566 peripherals_i/apb_fll_if_i/CTS_cdb_buf_00349
0.013423735275864601 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U535
0.011992421001195908 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U530
0.011992421001195908 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U565
0.011560637503862381 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U560
0.012486419640481472 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U555
0.012486419640481472 peripherals_i/apb_i2c_i/U70
0.01405688188970089 peripherals_i/apb_i2c_i/r_pre_reg[8]
0.01405688188970089 peripherals_i/apb_i2c_i/U71
0.01405688188970089 peripherals_i/apb_i2c_i/U74
0.015419631265103817 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U140
0.01572948507964611 peripherals_i/apb_i2c_i/r_pre_reg[12]
0.01572948507964611 peripherals_i/apb_i2c_i/r_pre_reg[10]
0.014726884663105011 peripherals_i/apb_i2c_i/r_pre_reg[13]
0.013160832226276398 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U134
0.013160832226276398 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U135
0.011880051344633102 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[9]
0.011880051344633102 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[10]
0.011718131601810455 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U115
0.011718131601810455 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U133
0.012829480692744255 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U92
0.014429748058319092 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U91
0.015418767929077148 peripherals_i/apb_spi_master_i/U18
0.015418767929077148 peripherals_i/apb_spi_master_i/U97
0.013988391496241093 peripherals_i/apb_spi_master_i/U4
0.013988391496241093 peripherals_i/apb_spi_master_i/U5
0.01241116039454937 peripherals_i/apb_spi_master_i/U93
0.011543851345777512 peripherals_i/apb_spi_master_i/r_state_rx_reg[1]
0.012055283412337303 peripherals_i/apb_spi_master_i/u_rxfifo/U63
0.01350159477442503 peripherals_i/apb_spi_master_i/u_rxfifo/elements_reg[0]
0.01503100898116827 peripherals_i/apb_spi_master_i/u_rxfifo/clk_gate_elements_reg/latch
0.01503100898116827 peripherals_i/apb_spi_master_i/u_rxfifo/U51
0.015791133046150208 peripherals_i/apb_spi_master_i/u_rxfifo/U57
0.01517491601407528 peripherals_i/apb_spi_master_i/u_rxfifo/U52
0.013705713674426079 peripherals_i/apb_spi_master_i/CTS_cdb_buf_00467
0.013705713674426079 peripherals_i/apb_spi_master_i/U83
0.01223221980035305 peripherals_i/apb_spi_master_i/U51
0.01223221980035305 peripherals_i/apb_spi_master_i/U77
0.01223221980035305 peripherals_i/apb_spi_master_i/U82
0.011603143997490406 peripherals_i/apb_spi_master_i/clk_gate_r_counter_rx_reg/latch
0.011603143997490406 peripherals_i/apb_spi_master_i/U52
0.012352501973509789 peripherals_i/apb_spi_master_i/U53
0.012352501973509789 peripherals_i/apb_spi_master_i/U69
0.01388184167444706 peripherals_i/apb_spi_master_i/u_rxfifo/U43
0.015338050201535225 peripherals_i/apb_spi_master_i/U85
0.015338050201535225 peripherals_i/apb_spi_master_i/U86
0.015016504563391209 peripherals_i/apb_spi_master_i/u_rxfifo/U191
0.013443119823932648 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][3]
0.012005113065242767 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][4]
0.012005113065242767 peripherals_i/apb_spi_master_i/u_rxfifo/U80
0.012005113065242767 peripherals_i/apb_spi_master_i/u_rxfifo/U173
0.012470109388232231 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][31]
0.012470109388232231 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][31]
0.015408089384436607 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][1]
0.015408089384436607 peripherals_i/apb_spi_master_i/u_rxfifo/U148
0.015734540298581123 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][0]
0.015734540298581123 peripherals_i/apb_spi_master_i/u_rxfifo/U123
0.014743618667125702 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][9]
0.014743618667125702 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][9]
0.013179261237382889 peripherals_i/apb_spi_master_i/FE_OFC77_n1
0.013179261237382889 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][9]
0.013179261237382889 peripherals_i/apb_spi_master_i/u_rxfifo/U202
0.011890191584825516 peripherals_i/apb_spi_master_i/u_rxfifo/U203
0.011711372062563896 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][9]
0.012811891734600067 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][13]
0.012811891734600067 peripherals_i/apb_spi_master_i/u_rxfifo/U208
0.014411365613341331 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][13]
0.015656687319278717 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][29]
0.015656687319278717 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][22]
0.01572020724415779 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][21]
0.01572020724415779 peripherals_i/apb_spi_master_i/u_rxfifo/U163
0.01453595794737339 peripherals_i/apb_spi_master_i/u_rxfifo/U138
0.011706726625561714 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U15
0.011706726625561714 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U157
0.011706726625561714 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U162
0.0117330402135849 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[1]
0.012955979444086552 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U161
0.011559231206774712 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U84
0.01273881271481514 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U229
0.01273881271481514 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U392
0.014078688807785511 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[30]
0.014078688807785511 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U393
0.014850214123725891 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U196
0.014850214123725891 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U310
0.014454973861575127 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U311
0.014454973861575127 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U313
0.013221459463238716 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U312
0.013221459463238716 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U356
0.013221459463238716 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U359
0.011880096048116684 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U233
0.011880096048116684 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U335
0.011162932962179184 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[22]
0.011162932962179184 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U232
0.01162801869213581 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U81
0.012875190936028957 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U86
0.012875190936028957 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U87
0.014176217839121819 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[14]
0.014176217839121819 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U314
0.01480257697403431 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U237
0.01425133179873228 core_region_i/CORE.RISCV_CORE/CTS_cdb_buf_00471
0.01425133179873228 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[6]
0.013201630674302578 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U101
0.014434663578867912 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U7
0.014434663578867912 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_RC_7_0
0.014859874732792377 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U926
0.01410827785730362 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U928
0.012757816351950169 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U103
0.012757816351950169 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U543
0.011540679261088371 core_region_i/CORE.RISCV_CORE/id_stage_i/U300
0.011540679261088371 core_region_i/CORE.RISCV_CORE/id_stage_i/U305
0.011186335235834122 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC432_alu_op_b_mux_sel_1
0.011186335235834122 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC272_FE_OFN173_data_wdata_ex_14
0.013334566727280617 core_region_i/CORE.RISCV_CORE/id_stage_i/U32
0.014493871480226517 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC625_n101
0.014493871480226517 core_region_i/CORE.RISCV_CORE/id_stage_i/U203
0.013879364356398582 core_region_i/CORE.RISCV_CORE/id_stage_i/U241
0.012539967894554138 core_region_i/CORE.RISCV_CORE/id_stage_i/U244
0.01145246997475624 core_region_i/CORE.RISCV_CORE/id_stage_i/U363
0.01145246997475624 core_region_i/CORE.RISCV_CORE/id_stage_i/U370
0.011327949352562428 core_region_i/CORE.RISCV_CORE/id_stage_i/U162
0.012285826727747917 core_region_i/CORE.RISCV_CORE/id_stage_i/U160
0.012285826727747917 core_region_i/CORE.RISCV_CORE/cs_registers_i/U560
0.013652759604156017 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[1]
0.013652759604156017 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[0]
0.014699917286634445 core_region_i/CORE.RISCV_CORE/cs_registers_i/U76
0.014699917286634445 core_region_i/CORE.RISCV_CORE/cs_registers_i/U161
0.01472384762018919 core_region_i/CORE.RISCV_CORE/cs_registers_i/U155
0.01472384762018919 core_region_i/CORE.RISCV_CORE/cs_registers_i/U166
0.013694019988179207 core_region_i/CORE.RISCV_CORE/cs_registers_i/U79
0.013694019988179207 core_region_i/CORE.RISCV_CORE/cs_registers_i/U168
0.013694019988179207 core_region_i/CORE.RISCV_CORE/cs_registers_i/U169
0.012306511402130127 core_region_i/CORE.RISCV_CORE/cs_registers_i/U119
0.011293524876236916 core_region_i/CORE.RISCV_CORE/cs_registers_i/U94
0.011293524876236916 core_region_i/CORE.RISCV_CORE/cs_registers_i/U116
0.011346109211444855 core_region_i/CORE.RISCV_CORE/cs_registers_i/U16
0.011346109211444855 core_region_i/CORE.RISCV_CORE/cs_registers_i/U118
0.012408116832375526 core_region_i/CORE.RISCV_CORE/cs_registers_i/U52
0.013772670179605484 core_region_i/CORE.RISCV_CORE/cs_registers_i/U95
0.014711135998368263 core_region_i/CORE.RISCV_CORE/cs_registers_i/U98
0.014711135998368263 core_region_i/CORE.RISCV_CORE/cs_registers_i/U178
0.014557012356817722 core_region_i/CORE.RISCV_CORE/cs_registers_i/U68
0.014557012356817722 core_region_i/CORE.RISCV_CORE/cs_registers_i/U72
0.014557012356817722 core_region_i/CORE.RISCV_CORE/cs_registers_i/U175
0.013454938307404518 core_region_i/CORE.RISCV_CORE/cs_registers_i/U107
0.013454938307404518 core_region_i/CORE.RISCV_CORE/cs_registers_i/U174
0.012118415907025337 core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[5]
0.012118415907025337 core_region_i/CORE.RISCV_CORE/cs_registers_i/U85
0.011272701434791088 core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[1]
0.011553480289876461 core_region_i/CORE.RISCV_CORE/cs_registers_i/U92
0.011553480289876461 core_region_i/CORE.RISCV_CORE/cs_registers_i/U550
0.012726604007184505 core_region_i/CORE.RISCV_CORE/cs_registers_i/U366
0.012726604007184505 core_region_i/CORE.RISCV_CORE/cs_registers_i/U485
0.01406869851052761 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U49
0.01406869851052761 core_region_i/CORE.RISCV_CORE/cs_registers_i/U486
0.014850931242108345 core_region_i/CORE.RISCV_CORE/cs_registers_i/U487
0.014469150453805923 core_region_i/CORE.RISCV_CORE/cs_registers_i/U469
0.014469150453805923 core_region_i/CORE.RISCV_CORE/cs_registers_i/U484
0.013240626081824303 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U18
0.011895617470145226 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U238
0.011166330426931381 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][13]
0.011166330426931381 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][14]
0.01161771547049284 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U242
0.01161771547049284 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U455
0.011876429431140423 peripherals_i/apb_fll_if_i/CTS_cdb_buf_00348
0.013185713440179825 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC290_FE_OFN248_SYNOPSYS_UNCONNECTED__154
0.014423882588744164 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U334
0.012774590402841568 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U338
0.01155153475701809 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U326
0.011183086782693863 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U545
0.011975170113146305 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U136
0.01331839244812727 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U550
0.014484119601547718 peripherals_i/apb_i2c_i/r_pre_reg[11]
0.014484119601547718 peripherals_i/apb_i2c_i/U69
0.013893729075789452 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U138
0.011277002282440662 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U358
0.012843456119298935 peripherals_i/apb_spi_master_i/u_rxfifo/elements_reg[2]
0.014151629991829395 peripherals_i/apb_spi_master_i/u_rxfifo/U55
0.014802267774939537 peripherals_i/apb_spi_master_i/u_rxfifo/U49
0.01302128192037344 peripherals_i/apb_spi_master_i/U84
0.011762063950300217 peripherals_i/apb_spi_master_i/r_counter_rx_reg[1]
0.011762063950300217 peripherals_i/apb_spi_master_i/U49
0.011224018409848213 peripherals_i/apb_spi_master_i/r_counter_rx_reg[4]
0.011224018409848213 peripherals_i/apb_spi_master_i/r_counter_rx_reg[2]
0.011863511055707932 peripherals_i/apb_spi_master_i/u_rxfifo/U42
0.011863511055707932 peripherals_i/apb_spi_master_i/U87
0.011863511055707932 peripherals_i/apb_spi_master_i/U88
0.013169294223189354 peripherals_i/apb_spi_master_i/clk_gate_r_counter_tx_reg/latch
0.014412536285817623 peripherals_i/apb_spi_master_i/u_rxfifo/U5
0.014412536285817623 peripherals_i/apb_spi_master_i/u_rxfifo/U24
0.014136034995317459 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][30]
0.014136034995317459 peripherals_i/apb_spi_master_i/u_rxfifo/U69
0.012791156768798828 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][30]
0.012791156768798828 peripherals_i/apb_spi_master_i/u_rxfifo/U76
0.011562377214431763 peripherals_i/apb_spi_master_i/u_rxfifo/U72
0.011179955676198006 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][30]
0.011179955676198006 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][30]
0.011961218900978565 peripherals_i/apb_spi_master_i/u_rxfifo/U79
0.013302192091941833 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][30]
0.013302192091941833 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][30]
0.014474242925643921 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][23]
0.014754192903637886 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][23]
0.014754192903637886 peripherals_i/apb_spi_master_i/u_rxfifo/U97
0.013908023945987225 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][23]
0.013908023945987225 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][23]
0.012571433559060097 peripherals_i/apb_spi_master_i/u_rxfifo/U99
0.012571433559060097 peripherals_i/apb_spi_master_i/u_rxfifo/U100
0.011469677090644836 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][9]
0.01131625659763813 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U186
0.012255731970071793 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[31]
0.013621412217617035 peripherals_i/apb_spi_master_i/u_rxfifo/U118
0.013621412217617035 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[12]
0.014684466645121574 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U143
0.014684466645121574 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U152
0.01473782304674387 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[9]
0.01473782304674387 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U144
0.013725228607654572 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[13]
0.012337721884250641 peripherals_i/apb_spi_master_i/u_rxfifo/U168
0.012337721884250641 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U158
0.012337721884250641 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U160
0.011330679059028625 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[2]
0.011692100204527378 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U82
0.011692100204527378 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U407
0.012655684724450111 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U83
0.012655684724450111 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U409
0.013210277073085308 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U414
0.012925170361995697 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U286
0.012925170361995697 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U287
0.011071527376770973 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U360
0.011071527376770973 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U370
0.01055602915585041 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[16]
0.01055602915585041 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U366
0.010892227292060852 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U420
0.010892227292060852 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U455
0.011791765689849854 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U421
0.011791765689849854 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U457
0.012729998677968979 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U288
0.013182073831558228 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[7]
0.013182073831558228 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U208
0.011875806376338005 core_region_i/CORE.RISCV_CORE/CTS_ccl_a_buf_00130
0.011875806376338005 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U195
0.012025592848658562 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U140
0.012912209145724773 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC437_multdiv_signed_mode_ex_1
0.012912209145724773 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U5
0.012912209145724773 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U142
0.013217465952038765 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U53
0.012675827369093895 core_region_i/CORE.RISCV_CORE/id_stage_i/U71
0.012675827369093895 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U36
0.010827579535543919 core_region_i/CORE.RISCV_CORE/id_stage_i/U299
0.01057343278080225 core_region_i/CORE.RISCV_CORE/id_stage_i/U308
0.01115291379392147 core_region_i/CORE.RISCV_CORE/id_stage_i/U33
0.01115291379392147 core_region_i/CORE.RISCV_CORE/id_stage_i/U48
0.012123175896704197 core_region_i/CORE.RISCV_CORE/id_stage_i/U325
0.012959282845258713 core_region_i/CORE.RISCV_CORE/id_stage_i/U209
0.01314129214733839 core_region_i/CORE.RISCV_CORE/id_stage_i/U187
0.01314129214733839 core_region_i/CORE.RISCV_CORE/id_stage_i/U213
0.01155327633023262 core_region_i/CORE.RISCV_CORE/id_stage_i/U243
0.010769503191113472 core_region_i/CORE.RISCV_CORE/id_stage_i/U366
0.01067875511944294 core_region_i/CORE.RISCV_CORE/id_stage_i/U57
0.01067875511944294 core_region_i/CORE.RISCV_CORE/id_stage_i/U102
0.012350082397460938 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[1]
0.013102922588586807 core_region_i/CORE.RISCV_CORE/cs_registers_i/clk_gate_PCER_q_reg/latch
0.013102922588586807 core_region_i/CORE.RISCV_CORE/cs_registers_i/U158
0.013102922588586807 core_region_i/CORE.RISCV_CORE/cs_registers_i/U160
0.013119363225996494 core_region_i/CORE.RISCV_CORE/cs_registers_i/U78
0.013119363225996494 core_region_i/CORE.RISCV_CORE/cs_registers_i/U159
0.012377526611089706 core_region_i/CORE.RISCV_CORE/cs_registers_i/U167
0.011378629133105278 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC145_dbg_reg_wreq
0.011378629133105278 core_region_i/CORE.RISCV_CORE/id_stage_i/U111
0.011378629133105278 core_region_i/CORE.RISCV_CORE/id_stage_i/U126
0.011378629133105278 core_region_i/CORE.RISCV_CORE/cs_registers_i/U93
0.010649893432855606 core_region_i/CORE.RISCV_CORE/cs_registers_i/U58
0.0106889009475708 core_region_i/CORE.RISCV_CORE/cs_registers_i/U59
0.011455063708126545 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[1]
0.011455063708126545 core_region_i/CORE.RISCV_CORE/debug_unit_i/U135
0.012439105659723282 core_region_i/CORE.RISCV_CORE/cs_registers_i/U179
0.012439105659723282 core_region_i/CORE.RISCV_CORE/debug_unit_i/U136
0.01311608124524355 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[0]
0.013005796819925308 core_region_i/CORE.RISCV_CORE/cs_registers_i/U82
0.013005796819925308 core_region_i/CORE.RISCV_CORE/cs_registers_i/U172
0.012212337926030159 core_region_i/CORE.RISCV_CORE/cs_registers_i/U106
0.012212337926030159 core_region_i/CORE.RISCV_CORE/cs_registers_i/U186
0.011249546892940998 core_region_i/CORE.RISCV_CORE/cs_registers_i/U170
0.011249546892940998 core_region_i/CORE.RISCV_CORE/cs_registers_i/U185
0.010639738291501999 core_region_i/CORE.RISCV_CORE/cs_registers_i/U77
0.010639738291501999 core_region_i/CORE.RISCV_CORE/cs_registers_i/U83
0.010840730741620064 core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[0]
0.010840730741620064 core_region_i/CORE.RISCV_CORE/cs_registers_i/U55
0.011684094555675983 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U50
0.011684094555675983 core_region_i/CORE.RISCV_CORE/cs_registers_i/U80
0.012649164535105228 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U48
0.01321134902536869 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U27
0.012935813516378403 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U28
0.012935813516378403 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U29
0.01205106545239687 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U230
0.01205106545239687 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[12]
0.011082930490374565 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U551
0.010558631271123886 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_OFC2_n131
0.010558631271123886 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_OFC1_n131
0.010558631271123886 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U14
0.01318259909749031 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC289_FE_OFN248_SYNOPSYS_UNCONNECTED__154
0.01318259909749031 peripherals_i/apb_fll_if_i/U4
0.012795249931514263 peripherals_i/apb_fll_if_i/state_reg[1]
0.012795249931514263 peripherals_i/apb_fll_if_i/U11
0.011888321489095688 peripherals_i/apb_fll_if_i/fll1_ack_sync_reg
0.012014230713248253 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U359
0.013219509273767471 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U381
0.013219509273767471 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U386
0.012686001136898994 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U360
0.01171555370092392 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U330
0.01171555370092392 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U382
0.01171555370092392 peripherals_i/apb_event_unit_i/U69
0.010835391469299793 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U346
0.010571075603365898 peripherals_i/apb_event_unit_i/U79
0.011142803356051445 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U385
0.01211150735616684 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U540
0.012952245771884918 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U363
0.013144509866833687 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U139
0.013144509866833687 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U141
0.013124452903866768 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U261
0.01065486203879118 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U254
0.010683275759220123 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U471
0.01144375279545784 peripherals_i/apb_timer_i/U4
0.01144375279545784 peripherals_i/apb_timer_i/U5
0.01242828369140625 peripherals_i/apb_timer_i/U31
0.013111923821270466 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U362
0.013111923821270466 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U384
0.01301204040646553 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][9]
0.01301204040646553 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U388
0.012223681434988976 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U387
0.01125984638929367 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U227
0.01125984638929367 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U312
0.01125984638929367 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U359
0.010642847046256065 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U314
0.010642847046256065 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U360
0.010833625681698322 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U393
0.010833625681698322 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U394
0.011672433465719223 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][11]
0.013209093362092972 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U51
0.010876752436161041 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_trgt_reg[4]
0.011769015341997147 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_trgt_reg[7]
0.011769015341997147 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_trgt_reg[6]
0.012712409719824791 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_trgt_reg[1]
0.013181990012526512 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_trgt_reg[0]
0.012803850695490837 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_trgt_reg[5]
0.012803850695490837 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_trgt_reg[3]
0.011899999342858791 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_trgt_reg[2]
0.011899999342858791 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U22
0.010992727242410183 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U21
0.010992727242410183 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U24
0.011063550598919392 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U32
0.011063550598919392 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U37
0.012002425268292427 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/running_reg
0.012896370142698288 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U44
0.013221081346273422 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][30]
0.013221081346273422 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U4
0.013221081346273422 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U43
0.012695850804448128 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][10]
0.011727478355169296 peripherals_i/apb_spi_master_i/u_rxfifo/U215
0.010843189433217049 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][30]
0.010568806901574135 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][10]
0.010568806901574135 peripherals_i/apb_spi_master_i/u_rxfifo/U212
0.01113273948431015 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][10]
0.01113273948431015 peripherals_i/apb_spi_master_i/u_rxfifo/U214
0.012099825777113438 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][10]
0.012099825777113438 peripherals_i/apb_spi_master_i/u_rxfifo/U229
0.01294511929154396 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][10]
0.01157594658434391 peripherals_i/apb_spi_master_i/u_rxfifo/U98
0.010781913995742798 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][23]
0.010670364834368229 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][23]
0.010670364834368229 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][23]
0.011345524340867996 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[30]
0.011345524340867996 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U126
0.013091819360852242 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U146
0.01312943734228611 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U151
0.011401092633605003 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[4]
0.010659944266080856 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U130
0.010677758604288101 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[3]
0.011432474479079247 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U159
0.010798885487020016 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U248
0.010798885487020016 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U249
0.010798885487020016 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U406
0.011441493406891823 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U250
0.011441493406891823 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U389
0.011441493406891823 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U408
0.011811831966042519 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[24]
0.011811831966042519 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U284
0.011622196063399315 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U285
0.011030524969100952 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC340_n297
0.011030524969100952 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U367
0.011030524969100952 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U368
0.010388004593551159 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U251
0.010388004593551159 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U369
0.01004660315811634 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U254
0.01027450431138277 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U252
0.01027450431138277 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U337
0.01087852194905281 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U456
0.011507505550980568 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[8]
0.011507505550980568 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U255
0.011810164898633957 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U257
0.011543981730937958 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[0]
0.01093337032943964 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[15]
0.01093337032943964 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U435
0.010328007861971855 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[19]
0.010077551007270813 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[17]
0.011021983809769154 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U139
0.011021983809769154 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U144
0.011613370850682259 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U35
0.011613370850682259 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U56
0.011613370850682259 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U138
0.011817348189651966 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC619_n111
0.011456528678536415 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC15_alu_operator_ex_5
0.011456528678536415 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U134
0.010808797553181648 core_region_i/CORE.RISCV_CORE/id_stage_i/U304
0.010808797553181648 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC593_data_wdata_ex_21
0.010226204991340637 core_region_i/CORE.RISCV_CORE/id_stage_i/U31
0.010226204991340637 core_region_i/CORE.RISCV_CORE/id_stage_i/U348
0.010059491731226444 core_region_i/CORE.RISCV_CORE/id_stage_i/U17
0.010059491731226444 core_region_i/CORE.RISCV_CORE/id_stage_i/U19
0.010449899360537529 core_region_i/CORE.RISCV_CORE/id_stage_i/U15
0.010449899360537529 core_region_i/CORE.RISCV_CORE/id_stage_i/U210
0.010449899360537529 core_region_i/CORE.RISCV_CORE/id_stage_i/U323
0.011100949719548225 core_region_i/CORE.RISCV_CORE/id_stage_i/U202
0.011661283671855927 core_region_i/CORE.RISCV_CORE/if_stage_i/CTS_ccl_a_buf_00121
0.011661283671855927 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC609_n165
0.011661283671855927 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC431_alu_op_b_mux_sel_1
0.011661283671855927 core_region_i/CORE.RISCV_CORE/id_stage_i/U44
0.01178288459777832 core_region_i/CORE.RISCV_CORE/id_stage_i/U197
0.01178288459777832 core_region_i/CORE.RISCV_CORE/id_stage_i/U334
0.011364568024873734 core_region_i/CORE.RISCV_CORE/id_stage_i/U240
0.011364568024873734 core_region_i/CORE.RISCV_CORE/id_stage_i/U332
0.010716967284679413 core_region_i/CORE.RISCV_CORE/id_stage_i/U359
0.010189792141318321 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U131
0.010189792141318321 core_region_i/CORE.RISCV_CORE/U47
0.010125921107828617 core_region_i/CORE.RISCV_CORE/U51
0.010125921107828617 core_region_i/CORE.RISCV_CORE/U62
0.010583369061350822 core_region_i/CORE.RISCV_CORE/U52
0.01123844925314188 core_region_i/CORE.RISCV_CORE/cs_registers_i/U99
0.011740759015083313 core_region_i/CORE.RISCV_CORE/cs_registers_i/U23
0.011740759015083313 core_region_i/CORE.RISCV_CORE/cs_registers_i/U100
0.011740759015083313 core_region_i/CORE.RISCV_CORE/cs_registers_i/U552
0.011752099730074406 core_region_i/CORE.RISCV_CORE/cs_registers_i/U3
0.011752099730074406 core_region_i/CORE.RISCV_CORE/cs_registers_i/U41
0.011752099730074406 core_region_i/CORE.RISCV_CORE/cs_registers_i/U75
0.011257809586822987 core_region_i/CORE.RISCV_CORE/if_stage_i/U39
0.011257809586822987 core_region_i/CORE.RISCV_CORE/if_stage_i/U72
0.011257809586822987 core_region_i/CORE.RISCV_CORE/U38
0.01059257797896862 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[2]
0.01059257797896862 core_region_i/CORE.RISCV_CORE/U23
0.01010846346616745 core_region_i/CORE.RISCV_CORE/cs_registers_i/FE_OFC168_n242
0.01010846346616745 core_region_i/CORE.RISCV_CORE/cs_registers_i/U56
0.01010846346616745 core_region_i/CORE.RISCV_CORE/cs_registers_i/U57
0.010137710720300674 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[7]
0.01065276563167572 core_region_i/CORE.RISCV_CORE/cs_registers_i/U177
0.01065276563167572 core_region_i/CORE.RISCV_CORE/debug_unit_i/U149
0.011312739923596382 core_region_i/CORE.RISCV_CORE/debug_unit_i/U148
0.011312739923596382 core_region_i/CORE.RISCV_CORE/debug_unit_i/U167
0.011766260489821434 core_region_i/CORE.RISCV_CORE/cs_registers_i/U97
0.011766260489821434 core_region_i/CORE.RISCV_CORE/debug_unit_i/U152
0.011691920459270477 core_region_i/CORE.RISCV_CORE/FE_OFC4_n1
0.011691920459270477 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[2]
0.011159451678395271 core_region_i/CORE.RISCV_CORE/cs_registers_i/U73
0.011159451678395271 core_region_i/CORE.RISCV_CORE/cs_registers_i/U74
0.010512894950807095 core_region_i/CORE.RISCV_CORE/cs_registers_i/clk_gate_mcause_q_reg/latch
0.010512894950807095 core_region_i/CORE.RISCV_CORE/cs_registers_i/U89
0.010512894950807095 core_region_i/CORE.RISCV_CORE/cs_registers_i/U90
0.010101959109306335 core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[2]
0.010101959109306335 core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[4]
0.010233229026198387 core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[3]
0.010233229026198387 core_region_i/CORE.RISCV_CORE/debug_unit_i/U120
0.010794481262564659 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U114
0.010794481262564659 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC170_n128
0.01143793947994709 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U454
0.01143793947994709 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[11]
0.011813201010227203 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U453
0.011813201010227203 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U26
0.011629808694124222 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U228
0.011629808694124222 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U18
0.011040322482585907 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][11]
0.011040322482585907 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U232
0.010395867750048637 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][12]
0.01181071251630783 peripherals_i/apb_fll_if_i/U15
0.010334387421607971 peripherals_i/apb_fll_if_i/fll1_ack_sync0_reg
0.010334387421607971 peripherals_i/apb_fll_if_i/state_reg[0]
0.01007762923836708 peripherals_i/apb_fll_if_i/U3
0.011014511808753014 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U364
0.01181876752525568 peripherals_i/apb_event_unit_i/U39
0.0114633459597826 peripherals_i/apb_event_unit_i/U49
0.010816868394613266 peripherals_i/apb_event_unit_i/U83
0.010057874023914337 peripherals_i/apb_event_unit_i/U81
0.010443098843097687 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U383
0.011093120090663433 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U361
0.011093120090663433 peripherals_i/apb_event_unit_i/U77
0.011755488812923431 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U239
0.011755488812923431 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U223
0.011265303939580917 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U308
0.01060003787279129 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U244
0.010111747309565544 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U241
0.010111747309565544 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U349
0.010133913718163967 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U222
0.010133913718163967 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U224
0.01064517442137003 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U225
0.01064517442137003 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U472
0.011305485852062702 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U469
0.011763478629291058 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U473
0.011763478629291058 peripherals_i/apb_timer_i/U33
0.011696111410856247 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][8]
0.011696111410856247 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U343
0.011167066171765327 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U341
0.010519817471504211 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U226
0.010104076936841011 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][10]
0.010104076936841011 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U223
0.010228513740003109 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U377
0.010228513740003109 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U378
0.010786711238324642 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][12]
0.011431237682700157 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][10]
0.011431237682700157 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U45
0.011811690405011177 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][9]
0.011811690405011177 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][8]
0.011635007336735725 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U52
0.011048263870179653 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U48
0.010402410291135311 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U130
0.010402410291135311 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U172
0.010049507021903992 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U136
0.01149589754641056 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U15
0.011810308322310448 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U16
0.011810308322310448 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U27
0.01155640184879303 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U25
0.01155640184879303 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U26
0.010949794203042984 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_reg[4]
0.010340182110667229 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_reg[7]
0.010340182110667229 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U20
0.010340182110667229 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U28
0.010340182110667229 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U29
0.010077270679175854 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_reg[1]
0.010077270679175854 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U14
0.010077270679175854 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U30
0.0103813037276268 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_reg[0]
0.0103813037276268 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U31
0.011006642132997513 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/spi_clk_reg
0.011006642132997513 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U42
0.01160288043320179 peripherals_i/apb_spi_master_i/u_rxfifo/clk_gate_pointer_in_reg/latch
0.01160288043320179 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U41
0.011819811537861824 peripherals_i/apb_spi_master_i/u_rxfifo/pointer_in_reg[0]
0.011819811537861824 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][10]
0.01146990992128849 peripherals_i/apb_spi_master_i/u_rxfifo/U211
0.010824809782207012 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][10]
0.010824809782207012 peripherals_i/apb_spi_master_i/u_rxfifo/U213
0.010236572474241257 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][10]
0.010236572474241257 peripherals_i/apb_spi_master_i/u_rxfifo/U230
0.010056319646537304 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][14]
0.010056319646537304 peripherals_i/apb_spi_master_i/u_rxfifo/U227
0.010436338372528553 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][14]
0.011085286736488342 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][14]
0.011085286736488342 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][14]
0.011651795357465744 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][11]
0.01178712584078312 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][11]
0.01178712584078312 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][11]
0.011378418654203415 peripherals_i/apb_spi_master_i/u_rxfifo/U234
0.010732196271419525 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][23]
0.010732196271419525 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][11]
0.010732196271419525 peripherals_i/apb_spi_master_i/u_rxfifo/U96
0.010198167525231838 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][11]
0.010198167525231838 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][11]
0.010120383463799953 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U150
0.010568959638476372 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[10]
0.011223413981497288 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U145
0.011223413981497288 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U185
0.011733343824744225 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U149
0.011733343824744225 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U153
0.011758808046579361 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U155
0.011272779665887356 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[6]
0.011272779665887356 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U184
0.010607525706291199 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[5]
0.010115107521414757 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U165
0.010115107521414757 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U183
0.010130188427865505 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U129
0.011191111989319324 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U416
0.011525721289217472 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U415
0.011525721289217472 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U419
0.01135910116136074 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U340
0.01135910116136074 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U418
0.010832676663994789 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U185
0.010832676663994789 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U350
0.010832676663994789 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U388
0.010261417366564274 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U189
0.010261417366564274 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U191
0.010261417366564274 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U253
0.009960993193089962 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U55
0.009960993193089962 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U452
0.010171739384531975 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U68
0.010171739384531975 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U453
0.011557526886463165 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U194
0.01075705885887146 core_region_i/CORE.RISCV_CORE/CTS_ccl_a_buf_00137
0.010204756632447243 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC277_FE_OFN161_data_wdata_ex_31
0.010251499712467194 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U29
0.010251499712467194 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U186
0.010814420878887177 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U72
0.010814420878887177 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U172
0.010814420878887177 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U192
0.011346159502863884 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U20
0.011346159502863884 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U173
0.011531922966241837 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC14_alu_operator_ex_5
0.011531922966241837 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U19
0.011531922966241837 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U203
0.011211985722184181 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U196
0.011211985722184181 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U197
0.011211985722184181 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U199
0.010635497979819775 core_region_i/CORE.RISCV_CORE/id_stage_i/U23
0.010635497979819775 core_region_i/CORE.RISCV_CORE/id_stage_i/U24
0.010118208825588226 core_region_i/CORE.RISCV_CORE/id_stage_i/U288
0.010118208825588226 core_region_i/CORE.RISCV_CORE/id_stage_i/U347
0.009974688291549683 core_region_i/CORE.RISCV_CORE/id_stage_i/U340
0.01033113244920969 core_region_i/CORE.RISCV_CORE/id_stage_i/U45
0.01033113244920969 core_region_i/CORE.RISCV_CORE/id_stage_i/U333
0.01033113244920969 core_region_i/CORE.RISCV_CORE/id_stage_i/U341
0.01033113244920969 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC462_FE_OFN167_data_wdata_ex_24
0.010920137166976929 core_region_i/CORE.RISCV_CORE/if_stage_i/clk_gate_pc_id_o_reg/latch
0.010920137166976929 core_region_i/CORE.RISCV_CORE/id_stage_i/U62
0.010920137166976929 core_region_i/CORE.RISCV_CORE/id_stage_i/U88
0.010920137166976929 core_region_i/CORE.RISCV_CORE/id_stage_i/U223
0.010920137166976929 core_region_i/CORE.RISCV_CORE/id_stage_i/U295
0.011424953117966652 core_region_i/CORE.RISCV_CORE/id_stage_i/U219
0.01153184287250042 core_region_i/CORE.RISCV_CORE/id_stage_i/U41
0.01153184287250042 core_region_i/CORE.RISCV_CORE/id_stage_i/U337
0.01114988885819912 core_region_i/CORE.RISCV_CORE/FE_OFC53_multdiv_operand_b_ex_1
0.010559916496276855 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_1_0
0.010559916496276855 core_region_i/CORE.RISCV_CORE/id_stage_i/U50
0.010078024119138718 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_3_0
0.010078024119138718 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_2_0
0.010014157742261887 core_region_i/CORE.RISCV_CORE/U49
0.010014157742261887 core_region_i/CORE.RISCV_CORE/U50
0.010421428829431534 core_region_i/CORE.RISCV_CORE/cs_registers_i/U22
0.010421428829431534 core_region_i/CORE.RISCV_CORE/cs_registers_i/U27
0.010421428829431534 core_region_i/CORE.RISCV_CORE/U58
0.011008825153112411 core_region_i/CORE.RISCV_CORE/cs_registers_i/U24
0.011461244896054268 core_region_i/CORE.RISCV_CORE/cs_registers_i/U28
0.011461244896054268 core_region_i/CORE.RISCV_CORE/cs_registers_i/U39
0.0114745469763875 core_region_i/CORE.RISCV_CORE/id_stage_i/U95
0.0114745469763875 core_region_i/CORE.RISCV_CORE/cs_registers_i/U18
0.0114745469763875 core_region_i/CORE.RISCV_CORE/cs_registers_i/U25
0.0114745469763875 core_region_i/CORE.RISCV_CORE/cs_registers_i/U29
0.011035149917006493 core_region_i/CORE.RISCV_CORE/U39
0.010443214327096939 core_region_i/CORE.RISCV_CORE/if_stage_i/U78
0.010014498606324196 core_region_i/CORE.RISCV_CORE/cs_registers_i/U42
0.01004694402217865 core_region_i/CORE.RISCV_CORE/cs_registers_i/U53
0.01004694402217865 core_region_i/CORE.RISCV_CORE/cs_registers_i/U129
0.010514967143535614 core_region_i/CORE.RISCV_CORE/cs_registers_i/U64
0.011111224070191383 core_region_i/CORE.RISCV_CORE/cs_registers_i/U14
0.011111224070191383 core_region_i/CORE.RISCV_CORE/cs_registers_i/U63
0.011111224070191383 core_region_i/CORE.RISCV_CORE/cs_registers_i/U184
0.01096305251121521 core_region_i/CORE.RISCV_CORE/cs_registers_i/U26
0.01096305251121521 core_region_i/CORE.RISCV_CORE/cs_registers_i/U65
0.010373769327998161 core_region_i/CORE.RISCV_CORE/cs_registers_i/U84
0.010109040886163712 FE_OFC6_n1
0.010109040886163712 core_region_i/CORE.RISCV_CORE/debug_unit_i/U81
0.010610450059175491 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U23
0.010610450059175491 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U115
0.010610450059175491 core_region_i/CORE.RISCV_CORE/debug_unit_i/CTS_cdb_buf_00327
0.010610450059175491 core_region_i/CORE.RISCV_CORE/debug_unit_i/CTS_cdb_buf_00328
0.011188186705112457 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U24
0.011188186705112457 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U116
0.011188186705112457 core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_gate_rdata_sel_q_reg/latch
0.011527150869369507 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U229
0.011527150869369507 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U544
0.011366073042154312 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U545
0.010841552168130875 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U546
0.010841552168130875 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U547
0.010841552168130875 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U548
0.010268506594002247 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U549
0.011558130383491516 peripherals_i/apb_fll_if_i/U8
0.011558130383491516 peripherals_i/apb_fll_if_i/U16
0.01131946686655283 peripherals_i/apb_fll_if_i/U5
0.01131946686655283 peripherals_i/apb_fll_if_i/U9
0.010764939710497856 peripherals_i/apb_fll_if_i/U10
0.010764939710497856 peripherals_i/apb_fll_if_i/U13
0.011218066327273846 peripherals_i/apb_event_unit_i/U71
0.010122798383235931 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U350
0.010913066565990448 peripherals_i/apb_event_unit_i/U73
0.011477543041110039 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U398
0.011041821911931038 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U399
0.010017375461757183 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U348
0.010017375461757183 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U350
0.010508093982934952 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U468
0.011452272534370422 peripherals_i/apb_timer_i/U30
0.010969987139105797 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U230
0.010969987139105797 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U342
0.010380088351666927 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U228
0.010380088351666927 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U229
0.010380088351666927 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U476
0.009998677298426628 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U219
0.009998677298426628 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U222
0.009998677298426628 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U376
0.01010485365986824 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U399
0.011370690539479256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U44
0.011370690539479256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U53
0.010848620906472206 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U50
0.010848620906472206 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U54
0.010848620906472206 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U290
0.009963525459170341 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U137
0.01016246061772108 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U133
0.011557802557945251 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U19
0.011324729770421982 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U6
0.011324729770421982 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U13
0.011324729770421982 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U17
0.011324729770421982 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U18
0.010772082954645157 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U11
0.010772082954645157 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U33
0.010772082954645157 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U40
0.010215947404503822 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U9
0.010215947404503822 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U23
0.009972424246370792 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U38
0.011534075252711773 peripherals_i/apb_spi_master_i/u_rxfifo/U8
0.011534075252711773 peripherals_i/apb_spi_master_i/u_rxfifo/U11
0.011223905719816685 peripherals_i/apb_spi_master_i/u_rxfifo/U226
0.010127374902367592 peripherals_i/apb_spi_master_i/u_rxfifo/U228
0.01116250827908516 peripherals_i/apb_spi_master_i/u_rxfifo/U232
0.01116250827908516 peripherals_i/apb_spi_master_i/u_rxfifo/U233
0.01116250827908516 peripherals_i/apb_spi_master_i/u_rxfifo/U235
0.01008573081344366 peripherals_i/apb_spi_master_i/u_rxfifo/U231
0.010009301826357841 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U142
0.010009301826357841 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U148
0.010408537462353706 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U147
0.010995314456522465 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U141
0.011480479501187801 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U125
0.011480479501187801 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U166
0.011048475280404091 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U164
0.010456500574946404 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U174
0.010456500574946404 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U181
0.010020319372415543 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U178
0.010573823004961014 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[26]
0.011289934627711773 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[8]
0.011289934627711773 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[31]
0.012111594900488853 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[23]
0.012590480037033558 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U64
0.01235818862915039 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U339
0.01235818862915039 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U341
0.01235818862915039 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U342
0.01161517109721899 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U66
0.01161517109721899 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U272
0.01161517109721899 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U273
0.01161517109721899 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U275
0.01161517109721899 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U276
0.010808553546667099 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U63
0.010808553546667099 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U193
0.010386453941464424 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U56
0.010386453941464424 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U190
0.010386453941464424 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U192
0.010689912363886833 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U323
0.010689912363886833 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U343
0.010689912363886833 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U454
0.01147027499973774 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[15]
0.01147027499973774 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U80
0.01147027499973774 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U270
0.012276992201805115 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U345
0.012659335508942604 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC166_n368
0.012659335508942604 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U17
0.012659335508942604 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U128
0.01230650208890438 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[16]
0.01230650208890438 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U110
0.01230650208890438 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U164
0.011508340016007423 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[18]
0.011508340016007423 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U18
0.011508340016007423 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U95
0.010715840384364128 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U89
0.010715840384364128 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U90
0.010715840384364128 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U149
0.01037995982915163 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U164
0.010773837566375732 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U14
0.010773837566375732 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U185
0.01157402340322733 core_region_i/CORE.RISCV_CORE/CTS_cfo_buf_00196
0.01157402340322733 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC815_n164
0.01157402340322733 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U163
0.01157402340322733 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U174
0.01157402340322733 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U175
0.012332089245319366 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC603_n132
0.012332089245319366 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U21
0.012332089245319366 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U136
0.012332089245319366 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U169
0.012332089245319366 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U187
0.01260002888739109 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U52
0.01260002888739109 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U171
0.012150246649980545 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC811_instr_rdata_id_25
0.012150246649980545 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC905_n105
0.012150246649980545 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U133
0.012150246649980545 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U201
0.012150246649980545 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U204
0.011336298659443855 core_region_i/CORE.RISCV_CORE/id_stage_i/U351
0.011336298659443855 core_region_i/CORE.RISCV_CORE/id_stage_i/U354
0.011336298659443855 core_region_i/CORE.RISCV_CORE/id_stage_i/U355
0.01060640811920166 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC856_n230
0.01060640811920166 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC582_n232
0.01060640811920166 core_region_i/CORE.RISCV_CORE/id_stage_i/U349
0.01060640811920166 core_region_i/CORE.RISCV_CORE/id_stage_i/U350
0.01060640811920166 core_region_i/CORE.RISCV_CORE/id_stage_i/U353
0.01060640811920166 core_region_i/CORE.RISCV_CORE/id_stage_i/U356
0.01060640811920166 core_region_i/CORE.RISCV_CORE/id_stage_i/U357
0.01040712371468544 core_region_i/CORE.RISCV_CORE/id_stage_i/U93
0.01040712371468544 core_region_i/CORE.RISCV_CORE/id_stage_i/U345
0.010917234234511852 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_16_0
0.010917234234511852 core_region_i/CORE.RISCV_CORE/id_stage_i/U86
0.010917234234511852 core_region_i/CORE.RISCV_CORE/id_stage_i/U179
0.010917234234511852 core_region_i/CORE.RISCV_CORE/id_stage_i/U338
0.011756076477468014 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC624_n171
0.011756076477468014 core_region_i/CORE.RISCV_CORE/id_stage_i/U25
0.011756076477468014 core_region_i/CORE.RISCV_CORE/id_stage_i/U92
0.011756076477468014 core_region_i/CORE.RISCV_CORE/id_stage_i/U294
0.011756076477468014 core_region_i/CORE.RISCV_CORE/id_stage_i/U324
0.012472838163375854 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_15_0
0.012472838163375854 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC38_alu_op_b_mux_sel_1
0.012472838163375854 core_region_i/CORE.RISCV_CORE/id_stage_i/U20
0.012472838163375854 core_region_i/CORE.RISCV_CORE/id_stage_i/U293
0.012621009722352028 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC551_n210
0.012621009722352028 core_region_i/CORE.RISCV_CORE/id_stage_i/U75
0.012621009722352028 core_region_i/CORE.RISCV_CORE/id_stage_i/U188
0.012621009722352028 core_region_i/CORE.RISCV_CORE/id_stage_i/U195
0.012621009722352028 core_region_i/CORE.RISCV_CORE/id_stage_i/U198
0.012071602046489716 core_region_i/CORE.RISCV_CORE/id_stage_i/U46
0.012071602046489716 core_region_i/CORE.RISCV_CORE/id_stage_i/U94
0.011225374415516853 core_region_i/CORE.RISCV_CORE/id_stage_i/U66
0.011225374415516853 core_region_i/CORE.RISCV_CORE/id_stage_i/U242
0.010533355176448822 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_10_0
0.010533355176448822 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_9_0
0.010533355176448822 core_region_i/CORE.RISCV_CORE/id_stage_i/U10
0.010533355176448822 core_region_i/CORE.RISCV_CORE/id_stage_i/U40
0.010437797755002975 core_region_i/CORE.RISCV_CORE/U48
0.011014971882104874 core_region_i/CORE.RISCV_CORE/cs_registers_i/U20
0.011014971882104874 core_region_i/CORE.RISCV_CORE/cs_registers_i/U43
0.011014971882104874 core_region_i/CORE.RISCV_CORE/U54
0.011850757524371147 core_region_i/CORE.RISCV_CORE/cs_registers_i/U13
0.011850757524371147 core_region_i/CORE.RISCV_CORE/cs_registers_i/U21
0.011850757524371147 core_region_i/CORE.RISCV_CORE/cs_registers_i/U38
0.011850757524371147 core_region_i/CORE.RISCV_CORE/cs_registers_i/U44
0.011850757524371147 core_region_i/CORE.RISCV_CORE/U57
0.012496708892285824 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[5]
0.012496708892285824 core_region_i/CORE.RISCV_CORE/debug_unit_i/U111
0.01251995749771595 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[6]
0.01251995749771595 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[4]
0.011900626122951508 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_18_0
0.011900626122951508 core_region_i/CORE.RISCV_CORE/id_stage_i/U4
0.011900626122951508 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[3]
0.01106477901339531 core_region_i/CORE.RISCV_CORE/id_stage_i/U231
0.01106477901339531 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[2]
0.01046064868569374 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[3]
0.01046064868569374 core_region_i/CORE.RISCV_CORE/id_stage_i/U232
0.01046064868569374 core_region_i/CORE.RISCV_CORE/id_stage_i/U236
0.010511141270399094 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[4]
0.010511141270399094 core_region_i/CORE.RISCV_CORE/cs_registers_i/U123
0.010511141270399094 core_region_i/CORE.RISCV_CORE/cs_registers_i/U125
0.011179312132298946 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[3]
0.011179312132298946 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[3]
0.01202772930264473 core_region_i/CORE.RISCV_CORE/cs_registers_i/U60
0.01202772930264473 core_region_i/CORE.RISCV_CORE/cs_registers_i/U173
0.01202772930264473 core_region_i/CORE.RISCV_CORE/debug_unit_i/U17
0.01202772930264473 core_region_i/CORE.RISCV_CORE/debug_unit_i/U169
0.012605570256710052 core_region_i/CORE.RISCV_CORE/cs_registers_i/U62
0.01250055618584156 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[4]
0.01250055618584156 core_region_i/CORE.RISCV_CORE/debug_unit_i/U26
0.01250055618584156 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U309
0.01180355716496706 core_region_i/CORE.RISCV_CORE/debug_unit_i/U32
0.01180355716496706 core_region_i/CORE.RISCV_CORE/debug_unit_i/U33
0.01180355716496706 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U313
0.010958310216665268 core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[4]
0.010958310216665268 core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[2]
0.01041584461927414 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U88
0.01041584461927414 core_region_i/CORE.RISCV_CORE/debug_unit_i/U112
0.01041584461927414 core_region_i/CORE.RISCV_CORE/debug_unit_i/U192
0.01041584461927414 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U516
0.01041584461927414 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U517
0.010571779683232307 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[2]
0.010571779683232307 core_region_i/CORE.RISCV_CORE/debug_unit_i/U110
0.011283673346042633 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U87
0.011283673346042633 core_region_i/CORE.RISCV_CORE/debug_unit_i/U74
0.011283673346042633 core_region_i/CORE.RISCV_CORE/debug_unit_i/U78
0.012106455862522125 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_DBTC45_instr_addr_q_9
0.012106455862522125 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC169_n127
0.012591683305799961 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][9]
0.012591683305799961 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U225
0.012591683305799961 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[10]
0.012367425486445427 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][10]
0.012367425486445427 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U227
0.011627263389527798 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U226
0.011627263389527798 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U233
0.011627263389527798 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U234
0.011627263389527798 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U235
0.012270024977624416 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U233
0.012270024977624416 peripherals_i/apb_fll_if_i/U17
0.012660023756325245 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U235
0.012315070256590843 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U190
0.011519420892000198 peripherals_i/apb_fll_if_i/U12
0.011346426792442799 peripherals_i/apb_event_unit_i/U75
0.01040490623563528 peripherals_i/apb_event_unit_i/i_interrupt_unit/U180
0.01262390986084938 peripherals_i/apb_event_unit_i/i_interrupt_unit/U158
0.012524163350462914 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U342
0.012524163350462914 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U344
0.011910047382116318 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][9]
0.011074141599237919 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][11]
0.011074141599237919 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][10]
0.011074141599237919 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U219
0.010464680381119251 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U310
0.010464680381119251 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U385
0.010506151244044304 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][11]
0.010506151244044304 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][9]
0.011169519275426865 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][10]
0.011169519275426865 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U204
0.012018434703350067 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U466
0.012018434703350067 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U467
0.012018434703350067 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U480
0.012602080591022968 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U481
0.012602080591022968 peripherals_i/apb_timer_i/U37
0.012506072409451008 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][9]
0.011813501827418804 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][10]
0.011813501827418804 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U472
0.010967377573251724 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U473
0.010967377573251724 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U485
0.01041872613132 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U477
0.01041872613132 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U484
0.01056585181504488 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][11]
0.01056585181504488 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U316
0.011273772455751896 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][13]
0.011273772455751896 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U49
0.011273772455751896 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U400
0.0120978569611907 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][10]
0.0120978569611907 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][11]
0.012589661404490471 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][8]
0.01237393170595169 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][9]
0.01237393170595169 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U46
0.01163724809885025 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U55
0.01163724809885025 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U138
0.01082642748951912 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[11]
0.01082642748951912 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U167
0.010389707051217556 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U55
0.010389707051217556 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U56
0.010389707051217556 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[9]
0.010389707051217556 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U132
0.010676450096070766 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U52
0.010676450096070766 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[8]
0.011450732126832008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[10]
0.012322632595896721 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_reg[6]
0.012322632595896721 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U5
0.01152966357767582 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_reg[5]
0.01152966357767582 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U34
0.01152966357767582 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U39
0.010731713846325874 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_reg[3]
0.010731713846325874 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U35
0.010731713846325874 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U36
0.010379806160926819 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U7
0.010758636519312859 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_reg[2]
0.011554352939128876 peripherals_i/apb_spi_master_i/u_rxfifo/clk_gate_pointer_out_reg/latch
0.012318511493504047 peripherals_i/apb_spi_master_i/u_rxfifo/pointer_in_reg[1]
0.012318511493504047 peripherals_i/apb_spi_master_i/u_rxfifo/pointer_in_reg[2]
0.01260291039943695 peripherals_i/apb_spi_master_i/u_rxfifo/U14
0.01260291039943695 peripherals_i/apb_spi_master_i/u_rxfifo/U238
0.01260291039943695 peripherals_i/apb_spi_master_i/u_rxfifo/U239
0.01260291039943695 peripherals_i/apb_spi_master_i/u_rxfifo/U240
0.01216701790690422 peripherals_i/apb_spi_master_i/u_rxfifo/FE_OFC220_n165
0.01216701790690422 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][14]
0.01216701790690422 peripherals_i/apb_spi_master_i/u_rxfifo/U9
0.011356404051184654 peripherals_i/apb_spi_master_i/u_rxfifo/FE_OFC74_n1
0.011356404051184654 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][14]
0.011356404051184654 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][14]
0.010619309730827808 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][8]
0.010619309730827808 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][14]
0.010402769781649113 peripherals_i/apb_spi_master_i/u_rxfifo/U26
0.010402769781649113 peripherals_i/apb_spi_master_i/u_rxfifo/U31
0.010402769781649113 peripherals_i/apb_spi_master_i/u_rxfifo/U196
0.010899689979851246 peripherals_i/apb_spi_master_i/u_rxfifo/U32
0.010899689979851246 peripherals_i/apb_spi_master_i/u_rxfifo/U33
0.010899689979851246 peripherals_i/apb_spi_master_i/u_rxfifo/U34
0.010899689979851246 peripherals_i/apb_spi_master_i/u_rxfifo/U35
0.010899689979851246 peripherals_i/apb_spi_master_i/u_rxfifo/U36
0.011735968291759491 peripherals_i/apb_spi_master_i/u_rxfifo/U28
0.011735968291759491 peripherals_i/apb_spi_master_i/u_rxfifo/U30
0.012626701965928078 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][11]
0.012089710682630539 peripherals_i/apb_spi_master_i/u_rxfifo/clk_gate_buffer_reg[0]/latch
0.011245284229516983 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][11]
0.011245284229516983 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][15]
0.01054445281624794 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][15]
0.01054445281624794 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][15]
0.010430971160531044 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U156
0.01099665928632021 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[11]
0.01099665928632021 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U154
0.011831510812044144 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[14]
0.011831510812044144 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U139
0.012487080879509449 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[7]
0.012487080879509449 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[8]
0.012487080879509449 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U133
0.01252827886492014 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[26]
0.01252827886492014 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U169
0.01191944070160389 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[29]
0.01191944070160389 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U127
0.01191944070160389 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U135
0.01191944070160389 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U172
0.011083537712693214 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[23]
0.011083537712693214 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U163
0.010468807071447372 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U171
0.010468807071447372 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U173
0.010501249693334103 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[21]
0.010501249693334103 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[22]
0.010501249693334103 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U177
0.011159751564264297 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[20]
0.012327948585152626 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[10]
0.013524260371923447 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[7]
0.013524260371923447 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U69
0.013524260371923447 core_region_i/data_ram_mux_i/U7
0.014222541823983192 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U57
0.014222541823983192 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U71
0.014222541823983192 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U73
0.014222541823983192 core_region_i/data_ram_mux_i/U8
0.013886824250221252 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U49
0.013886824250221252 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U417
0.012808299623429775 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U51
0.012808299623429775 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U53
0.012808299623429775 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U65
0.012808299623429775 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U70
0.011636840179562569 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U59
0.011636840179562569 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U78
0.011636840179562569 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U186
0.011636840179562569 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U188
0.011023764498531818 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U50
0.011023764498531818 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U72
0.011023764498531818 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U75
0.011023764498531818 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U76
0.011023764498531818 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U77
0.011464746668934822 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U280
0.013769641518592834 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U116
0.013769641518592834 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U117
0.013769641518592834 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U129
0.013769641518592834 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U156
0.014323482289910316 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U138
0.013808177784085274 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U111
0.013808177784085274 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U137
0.013808177784085274 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U165
0.012645513750612736 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U96
0.012645513750612736 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U159
0.011491603218019009 core_region_i/CORE.RISCV_CORE/core_clock_gate_i/clk_en_reg
0.011491603218019009 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U131
0.011491603218019009 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U132
0.01100251916795969 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC614_n36
0.01100251916795969 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U38
0.01100251916795969 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U77
0.01100251916795969 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U209
0.01100251916795969 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U211
0.011575642973184586 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC851_instr_rdata_id_31
0.011575642973184586 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U11
0.011575642973184586 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U39
0.011575642973184586 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U79
0.011575642973184586 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U160
0.011575642973184586 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U176
0.012740450911223888 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC506_n16
0.012740450911223888 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U49
0.012740450911223888 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U170
0.012740450911223888 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U216
0.013844604603946209 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U54
0.013844604603946209 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U143
0.013844604603946209 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U183
0.013844604603946209 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U215
0.014236380346119404 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC602_n123
0.014236380346119404 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U46
0.014236380346119404 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U167
0.013584542088210583 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U40
0.013584542088210583 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U61
0.013584542088210583 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U75
0.013584542088210583 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U205
0.013584542088210583 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U206
0.013584542088210583 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U207
0.012402897700667381 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U30
0.012402897700667381 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U71
0.012402897700667381 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U99
0.012402897700667381 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U100
0.011342904530465603 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U3
0.011342904530465603 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U74
0.011342904530465603 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U76
0.011342904530465603 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U93
0.011342904530465603 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U106
0.011053584516048431 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC496_instr_rdata_id_24
0.011053584516048431 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U92
0.011053584516048431 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U94
0.011053584516048431 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U96
0.011053584516048431 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U97
0.011053584516048431 core_region_i/CORE.RISCV_CORE/id_stage_i/U344
0.011794781312346458 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC825_instr_rdata_id_22
0.011794781312346458 core_region_i/CORE.RISCV_CORE/id_stage_i/U13
0.011794781312346458 core_region_i/CORE.RISCV_CORE/id_stage_i/U85
0.011794781312346458 core_region_i/CORE.RISCV_CORE/id_stage_i/U282
0.011794781312346458 core_region_i/CORE.RISCV_CORE/id_stage_i/U283
0.011794781312346458 core_region_i/CORE.RISCV_CORE/id_stage_i/U286
0.013013179413974285 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_DBTC17_imm_b_mux_sel_2
0.013013179413974285 core_region_i/CORE.RISCV_CORE/id_stage_i/U84
0.013013179413974285 core_region_i/CORE.RISCV_CORE/id_stage_i/U222
0.013013179413974285 core_region_i/CORE.RISCV_CORE/id_stage_i/U285
0.013013179413974285 core_region_i/CORE.RISCV_CORE/id_stage_i/U322
0.013013179413974285 core_region_i/CORE.RISCV_CORE/id_stage_i/U343
0.014053510501980782 core_region_i/CORE.RISCV_CORE/id_stage_i/U22
0.014053510501980782 core_region_i/CORE.RISCV_CORE/id_stage_i/U42
0.014053510501980782 core_region_i/CORE.RISCV_CORE/id_stage_i/U181
0.014053510501980782 core_region_i/CORE.RISCV_CORE/id_stage_i/U185
0.014053510501980782 core_region_i/CORE.RISCV_CORE/id_stage_i/U220
0.014266761019825935 core_region_i/CORE.RISCV_CORE/id_stage_i/U43
0.014266761019825935 core_region_i/CORE.RISCV_CORE/id_stage_i/U183
0.014266761019825935 core_region_i/CORE.RISCV_CORE/id_stage_i/U184
0.014266761019825935 core_region_i/CORE.RISCV_CORE/id_stage_i/U336
0.013465648517012596 core_region_i/CORE.RISCV_CORE/id_stage_i/U331
0.013465648517012596 core_region_i/CORE.RISCV_CORE/id_stage_i/U339
0.012233242392539978 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC396_instr_rdata_id_20
0.012233242392539978 core_region_i/CORE.RISCV_CORE/id_stage_i/U81
0.011225709691643715 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_0_0
0.011225709691643715 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC26_0_net__2
0.01108645275235176 core_region_i/CORE.RISCV_CORE/id_stage_i/U39
0.01108645275235176 core_region_i/CORE.RISCV_CORE/id_stage_i/U390
0.01192645262926817 core_region_i/CORE.RISCV_CORE/cs_registers_i/U557
0.01192645262926817 core_region_i/CORE.RISCV_CORE/cs_registers_i/U558
0.01192645262926817 core_region_i/CORE.RISCV_CORE/U55
0.01192645262926817 core_region_i/CORE.RISCV_CORE/U56
0.013143278658390045 core_region_i/CORE.RISCV_CORE/cs_registers_i/U555
0.013143278658390045 core_region_i/CORE.RISCV_CORE/cs_registers_i/U556
0.013143278658390045 core_region_i/CORE.RISCV_CORE/U53
0.013143278658390045 core_region_i/CORE.RISCV_CORE/U59
0.014084568247199059 core_region_i/CORE.RISCV_CORE/id_stage_i/U58
0.014084568247199059 core_region_i/CORE.RISCV_CORE/cs_registers_i/U553
0.014120607636868954 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OCPC73_regfile_we_mux
0.013222201727330685 core_region_i/CORE.RISCV_CORE/if_stage_i/FE_OFC159_n116
0.013222201727330685 core_region_i/CORE.RISCV_CORE/if_stage_i/U16
0.013222201727330685 core_region_i/CORE.RISCV_CORE/if_stage_i/U83
0.01200858037918806 core_region_i/CORE.RISCV_CORE/if_stage_i/U14
0.01200858037918806 core_region_i/CORE.RISCV_CORE/if_stage_i/U58
0.01200858037918806 core_region_i/CORE.RISCV_CORE/cs_registers_i/U128
0.011131217703223228 core_region_i/CORE.RISCV_CORE/cs_registers_i/U54
0.011131217703223228 core_region_i/CORE.RISCV_CORE/cs_registers_i/U124
0.011131217703223228 core_region_i/CORE.RISCV_CORE/cs_registers_i/U130
0.011131217703223228 core_region_i/CORE.RISCV_CORE/cs_registers_i/U131
0.011131217703223228 core_region_i/CORE.RISCV_CORE/cs_registers_i/U132
0.011204767040908337 core_region_i/CORE.RISCV_CORE/cs_registers_i/U122
0.011204767040908337 core_region_i/CORE.RISCV_CORE/cs_registers_i/U126
0.011204767040908337 core_region_i/CORE.RISCV_CORE/cs_registers_i/U127
0.012175505980849266 core_region_i/CORE.RISCV_CORE/if_stage_i/U60
0.012175505980849266 core_region_i/CORE.RISCV_CORE/U40
0.013407614082098007 core_region_i/CORE.RISCV_CORE/if_stage_i/U24
0.013407614082098007 core_region_i/CORE.RISCV_CORE/debug_unit_i/U134
0.013407614082098007 core_region_i/CORE.RISCV_CORE/debug_unit_i/U154
0.014245811849832535 core_region_i/CORE.RISCV_CORE/if_stage_i/U79
0.014245811849832535 core_region_i/CORE.RISCV_CORE/if_stage_i/U93
0.01409086398780346 core_region_i/CORE.RISCV_CORE/if_stage_i/U73
0.01409086398780346 core_region_i/CORE.RISCV_CORE/debug_unit_i/U151
0.01409086398780346 core_region_i/CORE.RISCV_CORE/debug_unit_i/U168
0.013075204566121101 core_region_i/CORE.RISCV_CORE/debug_unit_i/U29
0.013075204566121101 core_region_i/CORE.RISCV_CORE/debug_unit_i/U30
0.011844398453831673 core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[3]
0.011844398453831673 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U308
0.011054614558815956 core_region_i/CORE.RISCV_CORE/debug_unit_i/U113
0.011054614558815956 core_region_i/CORE.RISCV_CORE/debug_unit_i/U116
0.011054614558815956 core_region_i/CORE.RISCV_CORE/debug_unit_i/U117
0.011054614558815956 core_region_i/CORE.RISCV_CORE/debug_unit_i/U119
0.011054614558815956 core_region_i/CORE.RISCV_CORE/debug_unit_i/U150
0.011281413957476616 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U84
0.011281413957476616 core_region_i/CORE.RISCV_CORE/debug_unit_i/U114
0.011281413957476616 core_region_i/CORE.RISCV_CORE/debug_unit_i/U140
0.01231759786605835 core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg
0.01231759786605835 core_region_i/CORE.RISCV_CORE/debug_unit_i/U75
0.013515712693333626 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[9]
0.013515712693333626 core_region_i/CORE.RISCV_CORE/debug_unit_i/U76
0.014223395846784115 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U13
0.013899547979235649 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U222
0.011455366387963295 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[16]
0.01258457824587822 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[28]
0.013759302906692028 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U60
0.012661406770348549 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[23]
0.012661406770348549 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[9]
0.011503404937684536 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[18]
0.011564732529222965 peripherals_i/axi2apb_i/genblk1.axi2apb_i/CTS_cdb_buf_00290
0.011564732529222965 peripherals_i/axi2apb_i/genblk1.axi2apb_i/CTS_cdb_buf_00291
0.013834926299750805 peripherals_i/apb_event_unit_i/i_interrupt_unit/U198
0.014238685369491577 peripherals_i/apb_event_unit_i/i_interrupt_unit/U140
0.013596873730421066 peripherals_i/apb_event_unit_i/i_interrupt_unit/U194
0.01241757906973362 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][15]
0.011352276429533958 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][12]
0.011352276429533958 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][12]
0.01105036772787571 peripherals_i/apb_event_unit_i/i_interrupt_unit/U220
0.01105036772787571 peripherals_i/apb_event_unit_i/i_interrupt_unit/U221
0.011782013811171055 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][12]
0.011782013811171055 peripherals_i/apb_event_unit_i/i_interrupt_unit/U202
0.012998593971133232 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][13]
0.012998593971133232 peripherals_i/apb_event_unit_i/i_interrupt_unit/U249
0.014044830575585365 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][13]
0.014271004125475883 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][13]
0.014271004125475883 peripherals_i/apb_event_unit_i/i_interrupt_unit/U199
0.013478871434926987 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][25]
0.013478871434926987 peripherals_i/apb_event_unit_i/i_interrupt_unit/U195
0.0122477225959301 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][25]
0.0122477225959301 peripherals_i/apb_event_unit_i/i_interrupt_unit/U146
0.01123372558504343 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][27]
0.01123372558504343 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][27]
0.011081412434577942 peripherals_i/apb_event_unit_i/i_interrupt_unit/U142
0.011081412434577942 peripherals_i/apb_event_unit_i/i_interrupt_unit/U192
0.011913096532225609 peripherals_i/apb_event_unit_i/i_interrupt_unit/U144
0.011913096532225609 peripherals_i/apb_event_unit_i/i_interrupt_unit/U200
0.01312928181141615 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][26]
0.01312928181141615 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][26]
0.014126699417829514 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U343
0.013235880061984062 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][12]
0.013235880061984062 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][8]
0.01113707385957241 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][12]
0.01113707385957241 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U358
0.01113707385957241 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U384
0.011197516694664955 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][8]
0.011197516694664955 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U218
0.012161280028522015 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U221
0.013394122011959553 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U220
0.013394122011959553 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U475
0.01424076221883297 peripherals_i/apb_timer_i/U34
0.014098910614848137 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][8]
0.013089688494801521 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U470
0.013089688494801521 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U471
0.011857599020004272 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U208
0.011857599020004272 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U479
0.011058811098337173 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U224
0.011058811098337173 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U225
0.012303183786571026 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][12]
0.013503186404705048 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U58
0.014220433309674263 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][11]
0.012839848175644875 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U48
0.012839848175644875 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U57
0.012839848175644875 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U140
0.012839848175644875 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U168
0.011028219014406204 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U54
0.011028219014406204 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U58
0.011028219014406204 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U141
0.011444967240095139 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[11]
0.011444967240095139 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U50
0.011444967240095139 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U57
0.011444967240095139 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U294
0.012569744139909744 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[9]
0.012569744139909744 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U162
0.012569744139909744 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U175
0.013747742399573326 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U134
0.014323684386909008 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[8]
0.012711673974990845 peripherals_i/apb_spi_master_i/u_rxfifo/pointer_out_reg[1]
0.0138247050344944 peripherals_i/apb_spi_master_i/u_rxfifo/pointer_out_reg[0]
0.0138247050344944 peripherals_i/apb_spi_master_i/u_rxfifo/pointer_out_reg[2]
0.014240438118577003 peripherals_i/apb_spi_master_i/u_rxfifo/U19
0.014240438118577003 peripherals_i/apb_spi_master_i/u_rxfifo/U237
0.013608826324343681 peripherals_i/apb_spi_master_i/u_rxfifo/U15
0.013608826324343681 peripherals_i/apb_spi_master_i/u_rxfifo/U17
0.013608826324343681 peripherals_i/apb_spi_master_i/u_rxfifo/U18
0.013608826324343681 peripherals_i/apb_spi_master_i/u_rxfifo/U67
0.013608826324343681 peripherals_i/apb_spi_master_i/u_rxfifo/U68
0.012432068586349487 peripherals_i/apb_spi_master_i/u_rxfifo/FE_OFC222_n168
0.012432068586349487 peripherals_i/apb_spi_master_i/u_rxfifo/U6
0.012432068586349487 peripherals_i/apb_spi_master_i/u_rxfifo/U12
0.012432068586349487 peripherals_i/apb_spi_master_i/u_rxfifo/U70
0.011361636221408844 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][6]
0.011361636221408844 peripherals_i/apb_spi_master_i/u_rxfifo/U71
0.011361636221408844 peripherals_i/apb_spi_master_i/u_rxfifo/U75
0.011047262698411942 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][8]
0.011769302189350128 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][8]
0.011769302189350128 peripherals_i/apb_spi_master_i/u_rxfifo/U197
0.011769302189350128 peripherals_i/apb_spi_master_i/u_rxfifo/U200
0.012983987107872963 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][8]
0.012983987107872963 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][8]
0.014036037027835846 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][8]
0.01427509170025587 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][15]
0.013492029160261154 peripherals_i/apb_spi_master_i/u_rxfifo/U224
0.013492029160261154 peripherals_i/apb_spi_master_i/u_rxfifo/U225
0.011241864413022995 peripherals_i/apb_spi_master_i/u_rxfifo/U181
0.011241864413022995 peripherals_i/apb_spi_master_i/u_rxfifo/U221
0.011076521128416061 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][5]
0.011076521128416061 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][5]
0.0118997972458601 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[15]
0.0118997972458601 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U140
0.013115251436829567 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[27]
0.013115251436829567 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U137
0.014070520177483559 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[18]
0.014070520177483559 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U131
0.014132658019661903 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U132
0.014132658019661903 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U170
0.014132658019661903 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U182
0.013249512761831284 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[19]
0.012035824358463287 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U167
0.012035824358463287 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U176
0.012035824358463287 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U179
0.011143064126372337 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[17]
0.011143064126372337 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U168
0.011143064126372337 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U175
0.01235969364643097 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U505
0.014930697157979012 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U489
0.013562113977968693 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U510
0.011252101510763168 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U512
0.011596518568694592 core_region_i/U97
0.012533111497759819 core_region_i/U94
0.012533111497759819 core_region_i/U95
0.014057053253054619 core_region_i/U98
0.014057053253054619 core_region_i/U105
0.015348503366112709 core_region_i/U110
0.015596391633152962 core_region_i/U104
0.014580320566892624 core_region_i/U85
0.014580320566892624 core_region_i/U101
0.013034719973802567 core_region_i/U81
0.011780917644500732 core_region_i/U107
0.01162276417016983 core_region_i/U92
0.01162276417016983 core_region_i/U93
0.012684794142842293 core_region_i/U82
0.014272648841142654 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U192
0.014272648841142654 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U199
0.012752419337630272 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U168
0.011662167496979237 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U141
0.011662167496979237 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U143
0.01176832802593708 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U139
0.01176832802593708 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U180
0.0129895294085145 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U191
0.01452842727303505 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U182
0.015565192326903343 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U196
0.015354094095528126 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U77
0.014075051993131638 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U156
0.011863809078931808 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[11]
0.013170341961085796 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC11_instr_rdata_id_23
0.014669814147055149 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]
0.014669814147055149 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[25]
0.015125465579330921 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC40_instr_rdata_id_21
0.013774871826171875 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U74
0.012307349592447281 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U187
0.01153852790594101 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC21_instr_rdata_id_20
0.01153852790594101 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC850_instr_rdata_id_31
0.012089168652892113 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_offset_q_reg[1]
0.012089168652892113 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_offset_q_reg[0]
0.01350692193955183 core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_type_q_reg[1]
0.014972018077969551 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U155
0.014972018077969551 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U179
0.015664365142583847 core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_sign_ext_q_reg
0.015664365142583847 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U180
0.015018608421087265 core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_type_q_reg[0]
0.013562880456447601 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U150
0.01211867481470108 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U63
0.01211867481470108 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U25
0.01211867481470108 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U158
0.011507426388561726 core_region_i/CORE.RISCV_CORE/core_clock_gate_i/U3
0.011507426388561726 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U70
0.011507426388561726 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U85
0.012226609513163567 core_region_i/CORE.RISCV_CORE/CTS_ccl_a_buf_00140
0.012226609513163567 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U82
0.012226609513163567 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U89
0.012226609513163567 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U217
0.01368679478764534 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U84
0.01368679478764534 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U86
0.01368679478764534 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U87
0.01368679478764534 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U161
0.01368679478764534 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U180
0.015070867724716663 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U73
0.015070867724716663 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U179
0.015070867724716663 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U190
0.015070867724716663 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U191
0.015562476590275764 core_region_i/CORE.RISCV_CORE/CTS_cdb_buf_00388
0.015562476590275764 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U51
0.015562476590275764 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U55
0.01474666502326727 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC571_n89
0.01474666502326727 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U18
0.01474666502326727 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U189
0.013266833499073982 core_region_i/CORE.RISCV_CORE/CTS_ccl_a_buf_00135
0.013266833499073982 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC838_id_wb_fsm_cs
0.013266833499073982 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC782_instr_rdata_id_28
0.013266833499073982 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U13
0.013266833499073982 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U135
0.013266833499073982 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U214
0.011938778683543205 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U90
0.011938778683543205 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U91
0.011938778683543205 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U101
0.011938778683543205 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U107
0.011938778683543205 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U147
0.011575248092412949 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U47
0.011575248092412949 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U102
0.011575248092412949 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U103
0.011575248092412949 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U213
0.01250174269080162 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U27
0.01250174269080162 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U42
0.01250174269080162 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U98
0.01250174269080162 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U104
0.01250174269080162 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U108
0.01250174269080162 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U212
0.014025695621967316 core_region_i/CORE.RISCV_CORE/id_stage_i/U77
0.014025695621967316 core_region_i/CORE.RISCV_CORE/id_stage_i/U180
0.01532689481973648 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC899_imm_b_mux_sel_1
0.01532689481973648 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U127
0.01532689481973648 core_region_i/CORE.RISCV_CORE/id_stage_i/U78
0.01532689481973648 core_region_i/CORE.RISCV_CORE/id_stage_i/U79
0.01532689481973648 core_region_i/CORE.RISCV_CORE/id_stage_i/U221
0.01532689481973648 core_region_i/CORE.RISCV_CORE/id_stage_i/U342
0.015592958778142929 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U43
0.015592958778142929 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U61
0.015592958778142929 core_region_i/CORE.RISCV_CORE/id_stage_i/U182
0.015592958778142929 core_region_i/CORE.RISCV_CORE/id_stage_i/U233
0.015592958778142929 core_region_i/CORE.RISCV_CORE/id_stage_i/U235
0.015592958778142929 core_region_i/CORE.RISCV_CORE/id_stage_i/U327
0.014589542523026466 core_region_i/CORE.RISCV_CORE/id_stage_i/U36
0.014589542523026466 core_region_i/CORE.RISCV_CORE/id_stage_i/U68
0.014589542523026466 core_region_i/CORE.RISCV_CORE/id_stage_i/U72
0.014589542523026466 core_region_i/CORE.RISCV_CORE/id_stage_i/U73
0.014589542523026466 core_region_i/CORE.RISCV_CORE/id_stage_i/U328
0.013046687468886375 core_region_i/CORE.RISCV_CORE/id_stage_i/U7
0.013046687468886375 core_region_i/CORE.RISCV_CORE/id_stage_i/U69
0.01178594958037138 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U109
0.01178594958037138 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U110
0.01178594958037138 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U42
0.01178594958037138 core_region_i/CORE.RISCV_CORE/id_stage_i/branch_set_q_reg
0.01178594958037138 core_region_i/CORE.RISCV_CORE/id_stage_i/U169
0.011612898670136929 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/FE_OFC389_is_decoding
0.011612898670136929 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U12
0.011612898670136929 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U16
0.011612898670136929 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U62
0.011612898670136929 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U63
0.011612898670136929 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U99
0.011612898670136929 core_region_i/CORE.RISCV_CORE/id_stage_i/U170
0.012666337192058563 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U23
0.012666337192058563 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U40
0.012666337192058563 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U53
0.012666337192058563 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U54
0.012666337192058563 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U60
0.014191650785505772 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U25
0.014191650785505772 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U29
0.014191650785505772 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U30
0.014191650785505772 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U32
0.014191650785505772 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U129
0.014191650785505772 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U130
0.014191650785505772 core_region_i/CORE.RISCV_CORE/cs_registers_i/U551
0.01537169050425291 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U27
0.01537169050425291 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U43
0.01537169050425291 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U55
0.01537169050425291 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U135
0.01537169050425291 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[10]
0.0154176726937294 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U126
0.0154176726937294 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U127
0.0154176726937294 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[7]
0.014292921870946884 core_region_i/CORE.RISCV_CORE/if_stage_i/U15
0.014292921870946884 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U50
0.014292921870946884 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[8]
0.012772874906659126 core_region_i/CORE.RISCV_CORE/if_stage_i/U13
0.012772874906659126 core_region_i/CORE.RISCV_CORE/if_stage_i/U19
0.011673346161842346 core_region_i/CORE.RISCV_CORE/if_stage_i/U20
0.011673346161842346 core_region_i/CORE.RISCV_CORE/if_stage_i/U63
0.011673346161842346 core_region_i/CORE.RISCV_CORE/if_stage_i/U64
0.011673346161842346 core_region_i/CORE.RISCV_CORE/if_stage_i/U65
0.01176405418664217 core_region_i/CORE.RISCV_CORE/if_stage_i/U61
0.01176405418664217 core_region_i/CORE.RISCV_CORE/if_stage_i/U85
0.01176405418664217 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U41
0.01176405418664217 core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[mpie]
0.01297791674733162 core_region_i/CORE.RISCV_CORE/if_stage_i/U59
0.01297791674733162 core_region_i/CORE.RISCV_CORE/if_stage_i/U82
0.01297791674733162 core_region_i/CORE.RISCV_CORE/if_stage_i/U84
0.01451907493174076 core_region_i/CORE.RISCV_CORE/if_stage_i/U56
0.01451907493174076 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U36
0.015567302703857422 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U42
0.015567302703857422 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U15
0.015567302703857422 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U28
0.015567302703857422 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U37
0.015372537076473236 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U13
0.015372537076473236 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U14
0.015372537076473236 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U33
0.015372537076473236 core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_gate_addr_q_reg/latch
0.014100681990385056 core_region_i/CORE.RISCV_CORE/debug_unit_i/CTS_cdb_buf_00330
0.014100681990385056 core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[1]
0.014100681990385056 core_region_i/CORE.RISCV_CORE/debug_unit_i/U27
0.014100681990385056 core_region_i/CORE.RISCV_CORE/debug_unit_i/U28
0.012560018338263035 core_region_i/CORE.RISCV_CORE/debug_unit_i/U38
0.012560018338263035 core_region_i/CORE.RISCV_CORE/debug_unit_i/U48
0.011572098359465599 core_region_i/CORE.RISCV_CORE/debug_unit_i/U50
0.011572098359465599 core_region_i/CORE.RISCV_CORE/debug_unit_i/U61
0.011857535690069199 core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[0]
0.011857535690069199 core_region_i/CORE.RISCV_CORE/debug_unit_i/U118
0.011857535690069199 core_region_i/CORE.RISCV_CORE/debug_unit_i/U139
0.013156669214367867 core_region_i/CORE.RISCV_CORE/debug_unit_i/rdata_sel_q_reg[1]
0.014658499509096146 core_region_i/CORE.RISCV_CORE/debug_unit_i/rdata_sel_q_reg[2]
0.015545878559350967 core_region_i/CORE.RISCV_CORE/debug_unit_i/rdata_sel_q_reg[0]
0.015545878559350967 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U89
0.015545878559350967 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U101
0.013489586301147938 peripherals_i/axi2apb_i/genblk1.axi2apb_i/clk_gate_RDATA_Q_reg/latch
0.014958959072828293 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[20]
0.014958959072828293 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[13]
0.015665212646126747 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[22]
0.015665212646126747 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[8]
0.015033788979053497 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[10]
0.012212835252285004 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][16]
0.012212835252285004 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][16]
0.01366899348795414 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][16]
0.01366899348795414 peripherals_i/apb_event_unit_i/i_interrupt_unit/U164
0.01366899348795414 peripherals_i/apb_event_unit_i/i_interrupt_unit/U188
0.015058672055602074 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][14]
0.015565309673547745 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][14]
0.015565309673547745 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][15]
0.014762076549232006 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][15]
0.014762076549232006 peripherals_i/apb_event_unit_i/i_interrupt_unit/U245
0.013285208493471146 peripherals_i/apb_event_unit_i/i_interrupt_unit/U124
0.013285208493471146 peripherals_i/apb_event_unit_i/i_interrupt_unit/U244
0.011950520798563957 peripherals_i/apb_event_unit_i/i_interrupt_unit/U123
0.011950520798563957 peripherals_i/apb_event_unit_i/U18
0.011571240611374378 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U452
0.011571240611374378 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U498
0.011571240611374378 peripherals_i/apb_event_unit_i/U17
0.012485779821872711 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U456
0.012485779821872711 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U499
0.012485779821872711 peripherals_i/apb_event_unit_i/i_interrupt_unit/U179
0.014007455669343472 peripherals_i/apb_event_unit_i/i_interrupt_unit/U248
0.015316043049097061 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U464
0.015316043049097061 peripherals_i/apb_event_unit_i/i_interrupt_unit/U157
0.015598278492689133 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][25]
0.014606096781790257 peripherals_i/apb_event_unit_i/i_interrupt_unit/U291
0.013064809143543243 peripherals_i/apb_event_unit_i/i_interrupt_unit/U290
0.011795973405241966 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][27]
0.011795973405241966 peripherals_i/apb_event_unit_i/i_interrupt_unit/U300
0.011606569401919842 peripherals_i/apb_event_unit_i/i_interrupt_unit/U301
0.012649593874812126 peripherals_i/apb_event_unit_i/i_interrupt_unit/U293
0.01536296121776104 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U264
0.015425294637680054 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][7]
0.015425294637680054 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U405
0.014310052618384361 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U306
0.012789912521839142 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U359
0.011680694296956062 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U226
0.011680694296956062 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U357
0.011680694296956062 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U382
0.011680694296956062 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U383
0.01175499428063631 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U253
0.012960124760866165 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][7]
0.012960124760866165 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U229
0.012960124760866165 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U230
0.014502197504043579 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U228
0.015560992062091827 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U458
0.015560992062091827 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U459
0.015560992062091827 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U474
0.015560992062091827 peripherals_i/apb_timer_i/U32
0.015382617712020874 peripherals_i/FE_OFC71_n1
0.015382617712020874 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][7]
0.014118813909590244 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U231
0.014118813909590244 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U232
0.014118813909590244 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U233
0.014118813909590244 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U389
0.014118813909590244 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U390
0.012576536275446415 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U234
0.012576536275446415 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U310
0.012576536275446415 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U475
0.011577337980270386 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U220
0.011577337980270386 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U221
0.011846715584397316 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][13]
0.011846715584397316 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][12]
0.013138601556420326 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][7]
0.014642799273133278 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][12]
0.015542157925665379 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][13]
0.015542157925665379 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][13]
0.015152819454669952 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U47
0.015152819454669952 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U61
0.015152819454669952 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U63
0.015152819454669952 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U65
0.013814089819788933 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U60
0.013814089819788933 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U62
0.013814089819788933 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U144
0.012339205481112003 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[13]
0.012339205481112003 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[12]
0.011543979868292809 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U61
0.011543979868292809 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U62
0.011543979868292809 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U128
0.012064311653375626 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U51
0.012064311653375626 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U59
0.013471029698848724 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U136
0.013471029698848724 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U159
0.013471029698848724 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U163
0.013471029698848724 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U176
0.014944500289857388 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[10]
0.014944500289857388 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U164
0.014944500289857388 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U165
0.014944500289857388 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U180
0.014777041971683502 peripherals_i/apb_spi_master_i/u_rxfifo/FE_OFC75_n1
0.014777041971683502 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][16]
0.013303356245160103 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][16]
0.013303356245160103 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][27]
0.011567368172109127 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][6]
0.011567368172109127 peripherals_i/apb_spi_master_i/u_rxfifo/U186
0.013989184983074665 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][6]
0.013989184983074665 peripherals_i/apb_spi_master_i/u_rxfifo/U190
0.013989184983074665 peripherals_i/apb_spi_master_i/u_rxfifo/U199
0.015305046923458576 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][8]
0.015603405423462391 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][8]
0.015603405423462391 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][6]
0.014622572809457779 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][15]
0.014622572809457779 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][15]
0.013082969933748245 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][5]
0.011806150898337364 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][5]
0.011806150898337364 peripherals_i/apb_spi_master_i/u_rxfifo/U184
0.011806150898337364 peripherals_i/apb_spi_master_i/u_rxfifo/U185
0.011600425466895103 peripherals_i/apb_spi_master_i/FE_OFC78_n1
0.011600425466895103 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][26]
0.012632923200726509 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][26]
0.012632923200726509 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U128
0.014156521297991276 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[16]
0.014156521297991276 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U138
0.015354074537754059 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U134
0.015432748943567276 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U180
0.014327124692499638 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[28]
0.01280700508505106 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[24]
0.011688209138810635 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U136
0.011746092699468136 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[25]
0.015049347653985023 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][13]
0.015049347653985023 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U528
0.013843134045600891 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U525
0.013843134045600891 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U526
0.013843134045600891 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U527
0.012261239811778069 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][29]
0.012261239811778069 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][29]
0.011131003499031067 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][4]
0.011227032169699669 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][4]
0.011227032169699669 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U407
0.011227032169699669 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U491
0.011227032169699669 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U492
0.012456407770514488 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][24]
0.012456407770514488 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U506
0.01401581335812807 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][20]
0.01401581335812807 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][24]
0.015081023797392845 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U490
0.01490606740117073 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][25]
0.01490606740117073 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U423
0.013681089505553246 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][25]
0.013681089505553246 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U509
0.01221295353025198 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][9]
0.011319390498101711 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U479
0.011319390498101711 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U511
0.011706884019076824 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][17]
0.011706884019076824 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U409
0.011706884019076824 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U480
0.01308460533618927 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][16]
0.01308460533618927 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U478
0.014635644853115082 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][0]
0.014635644853115082 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U473
0.015538351610302925 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U474
0.015538351610302925 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U476
0.015124443918466568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][1]
0.015124443918466568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U475
0.013777229003608227 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][1]
0.012321111746132374 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U101
0.012321111746132374 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U106
0.012180212885141373 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[15]
0.013643758371472359 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[26]
0.013643758371472359 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U92
0.015139337629079819 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[12]
0.015139337629079819 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U100
0.0158334132283926 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U105
0.015161358751356602 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[13]
0.015161358751356602 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[10]
0.013672824949026108 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[8]
0.013672824949026108 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U103
0.01220603846013546 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[6]
0.011599128134548664 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[14]
0.011599128134548664 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U94
0.012348567135632038 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[9]
0.012348567135632038 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[3]
0.013843851163983345 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U91
0.013843851163983345 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U98
0.015250684693455696 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[25]
0.015250684693455696 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[16]
0.015735765919089317 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[5]
0.015735765919089317 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U76
0.014887776225805283 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[28]
0.014887776225805283 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U79
0.013371117413043976 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[27]
0.013371117413043976 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U96
0.012019118294119835 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[1]
0.012019118294119835 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U87
0.011661474592983723 core_region_i/U100
0.012617409229278564 core_region_i/U99
0.014173736795783043 core_region_i/U89
0.014173736795783043 core_region_i/U108
0.015492729842662811 core_region_i/U102
0.015492729842662811 core_region_i/U103
0.01574561931192875 core_region_i/U83
0.01574561931192875 core_region_i/U91
0.014707245863974094 core_region_i/U106
0.013128163293004036 core_region_i/U84
0.013128163293004036 core_region_i/U87
0.011847732588648796 core_region_i/U78
0.011847732588648796 core_region_i/U90
0.011847732588648796 core_region_i/U109
0.011687452904880047 core_region_i/U79
0.012774442322552204 core_region_i/FE_OFC144_lsu_resp_CS_0
0.012774442322552204 core_region_i/U72
0.012774442322552204 core_region_i/U88
0.014333798550069332 core_region_i/U80
0.01553033571690321 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U136
0.01553033571690321 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U176
0.015560081228613853 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U10
0.015560081228613853 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U135
0.015560081228613853 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U148
0.0144001804292202 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U198
0.0144001804292202 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U200
0.012845691293478012 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U118
0.012845691293478012 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U119
0.011730259284377098 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U142
0.011730259284377098 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U170
0.011837360449135303 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U163
0.011837360449135303 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U184
0.013084018602967262 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U13
0.013084018602967262 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U116
0.013084018602967262 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U181
0.014655523002147675 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U98
0.014655523002147675 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U99
0.015714190900325775 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U158
0.015714190900325775 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U194
0.015714190900325775 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U195
0.015498051419854164 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U185
0.015498051419854164 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U188
0.015498051419854164 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U189
0.014191024005413055 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U157
0.014191024005413055 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U190
0.011934347450733185 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[9]
0.013271241448819637 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[23]
0.015700895339250565 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[31]
0.015700895339250565 core_region_i/CORE.RISCV_CORE/if_stage_i/is_compressed_id_o_reg
0.015272047370672226 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[24]
0.015272047370672226 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[21]
0.013891281560063362 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[30]
0.013891281560063362 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[29]
0.01239050179719925 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[22]
0.011603468097746372 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[20]
0.011603468097746372 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[13]
0.012164784595370293 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[28]
0.012164784595370293 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[12]
0.013612329959869385 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U152
0.015108484774827957 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U108
0.015108484774827957 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U125
0.015108484774827957 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U153
0.01581529527902603 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U177
0.015155110508203506 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U98
0.015155110508203506 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U99
0.013667676597833633 core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_we_q_reg
0.013667676597833633 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U114
0.012192502617835999 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U26
0.012192502617835999 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U113
0.011569038964807987 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U62
0.011569038964807987 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U38
0.012305600568652153 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U10
0.012305600568652153 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U210
0.012305600568652153 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U219
0.0137995146214962 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U66
0.0137995146214962 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U67
0.0137995146214962 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U181
0.015215374529361725 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U69
0.015215374529361725 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U83
0.015215374529361725 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U123
0.015718558803200722 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC616_n119
0.015718558803200722 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC587_n177
0.015718558803200722 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U22
0.015718558803200722 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U121
0.015718558803200722 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U124
0.015718558803200722 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U129
0.015718558803200722 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U154
0.015718558803200722 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U202
0.014884790405631065 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U24
0.014884790405631065 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U26
0.014884790405631065 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U48
0.014884790405631065 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U125
0.014884790405631065 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U128
0.014884790405631065 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U208
0.013371758162975311 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U50
0.013371758162975311 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U115
0.013371758162975311 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U148
0.01201339066028595 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC516_n20
0.01201339066028595 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U34
0.01201339066028595 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U60
0.01201339066028595 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U119
0.01201339066028595 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U120
0.01201339066028595 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U156
0.01201339066028595 core_region_i/CORE.RISCV_CORE/ex_block_i/U5
0.011640504002571106 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC841_n57
0.011640504002571106 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U23
0.011640504002571106 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U44
0.011640504002571106 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U130
0.011640504002571106 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U157
0.011640504002571106 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U158
0.012585941702127457 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC479_data_misaligned
0.012585941702127457 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U12
0.012585941702127457 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U36
0.012585941702127457 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U45
0.014142083935439587 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC714_imm_b_mux_sel_2
0.014142083935439587 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U150
0.015470854006707668 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U7
0.01574217900633812 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC837_id_wb_fsm_cs
0.01574217900633812 core_region_i/CORE.RISCV_CORE/id_stage_i/U234
0.01574217900633812 core_region_i/CORE.RISCV_CORE/U44
0.01574217900633812 core_region_i/CORE.RISCV_CORE/U46
0.014716650359332561 core_region_i/CORE.RISCV_CORE/id_stage_i/U70
0.014716650359332561 core_region_i/CORE.RISCV_CORE/id_stage_i/U318
0.014716650359332561 core_region_i/CORE.RISCV_CORE/U45
0.01314033567905426 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_valid_id_o_reg
0.01314033567905426 core_region_i/CORE.RISCV_CORE/id_stage_i/id_wb_fsm_cs_reg
0.011852809228003025 core_region_i/CORE.RISCV_CORE/if_stage_i/U126
0.011852809228003025 core_region_i/CORE.RISCV_CORE/if_stage_i/U127
0.011852809228003025 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U90
0.011852809228003025 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U92
0.011852809228003025 core_region_i/CORE.RISCV_CORE/id_stage_i/U52
0.011852809228003025 core_region_i/CORE.RISCV_CORE/id_stage_i/U64
0.01167730987071991 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U83
0.01167730987071991 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U85
0.01167730987071991 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U86
0.01167730987071991 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U91
0.01167730987071991 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U109
0.012755531817674637 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U52
0.012755531817674637 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U84
0.012755531817674637 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U96
0.012755531817674637 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U100
0.014315953478217125 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/FE_OFC590_n107
0.014315953478217125 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U59
0.014315953478217125 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U68
0.014315953478217125 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U93
0.014315953478217125 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U97
0.014315953478217125 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U128
0.014315953478217125 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U134
0.015523137524724007 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U5
0.015523137524724007 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U26
0.015523137524724007 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U67
0.015523137524724007 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U112
0.015570640563964844 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U22
0.015570640563964844 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U24
0.015570640563964844 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U111
0.015570640563964844 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U113
0.015570640563964844 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[11]
0.014420909807085991 core_region_i/CORE.RISCV_CORE/if_stage_i/U40
0.014420909807085991 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[9]
0.012866608798503876 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[13]
0.012866608798503876 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[12]
0.01174168847501278 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U95
0.01174168847501278 core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[mie]
0.011832987889647484 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U447
0.011832987889647484 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U66
0.011832987889647484 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U89
0.011832987889647484 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U93
0.01307213120162487 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U449
0.01307213120162487 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U111
0.01307213120162487 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U112
0.01307213120162487 core_region_i/CORE.RISCV_CORE/debug_unit_i/U69
0.01464592944830656 core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[4]
0.01464592944830656 core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[1]
0.015716295689344406 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC620_dbg_trap
0.015716295689344406 core_region_i/CORE.RISCV_CORE/debug_unit_i/U67
0.015516834333539009 core_region_i/CORE.RISCV_CORE/debug_unit_i/U71
0.014217140153050423 core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[2]
0.014217140153050423 core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[0]
0.012643223628401756 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_RC_19_0
0.012643223628401756 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_RC_6_0
0.012643223628401756 core_region_i/CORE.RISCV_CORE/debug_unit_i/U68
0.012643223628401756 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U512
0.011634659953415394 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_RC_20_0
0.011634659953415394 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC628_debug_addr_10
0.011634659953415394 core_region_i/CORE.RISCV_CORE/debug_unit_i/U8
0.011634659953415394 core_region_i/CORE.RISCV_CORE/debug_unit_i/U59
0.011634659953415394 core_region_i/CORE.RISCV_CORE/debug_unit_i/U62
0.01192784495651722 core_region_i/CORE.RISCV_CORE/debug_unit_i/U115
0.01192784495651722 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U518
0.013257183134555817 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC626_debug_addr_10
0.013257183134555817 core_region_i/CORE.RISCV_CORE/debug_unit_i/U36
0.013257183134555817 core_region_i/CORE.RISCV_CORE/debug_unit_i/U37
0.013257183134555817 core_region_i/CORE.RISCV_CORE/debug_unit_i/U197
0.013257183134555817 core_region_i/CORE.RISCV_CORE/debug_unit_i/U198
0.013257183134555817 core_region_i/CORE.RISCV_CORE/debug_unit_i/U199
0.014793517999351025 core_region_i/CORE.RISCV_CORE/debug_unit_i/state_q_reg[0]
0.01570141315460205 core_region_i/CORE.RISCV_CORE/debug_unit_i/U10
0.01570141315460205 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U63
0.01570141315460205 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U77
0.01240780483931303 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC308_FE_OFN221_n35
0.01240780483931303 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U520
0.012152666226029396 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[30]
0.01359461434185505 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[24]
0.01359461434185505 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[11]
0.015095141716301441 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[19]
0.015816161409020424 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[26]
0.015816161409020424 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[21]
0.015170622617006302 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[17]
0.015170622617006302 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[15]
0.013687863945960999 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[29]
0.013687863945960999 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[12]
0.012207449413836002 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[27]
0.011568926274776459 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][17]
0.012291494756937027 peripherals_i/apb_event_unit_i/i_interrupt_unit/U183
0.012291494756937027 peripherals_i/apb_event_unit_i/i_interrupt_unit/U254
0.013781294226646423 peripherals_i/apb_event_unit_i/i_interrupt_unit/U148
0.013781294226646423 peripherals_i/apb_event_unit_i/i_interrupt_unit/U163
0.013781294226646423 peripherals_i/apb_event_unit_i/i_interrupt_unit/U255
0.015202891081571579 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][14]
0.015202891081571579 peripherals_i/apb_event_unit_i/i_interrupt_unit/U241
0.01572144404053688 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][16]
0.01572144404053688 peripherals_i/apb_event_unit_i/i_interrupt_unit/U33
0.01572144404053688 peripherals_i/apb_event_unit_i/i_interrupt_unit/U139
0.01572144404053688 peripherals_i/apb_event_unit_i/i_interrupt_unit/U240
0.01572144404053688 peripherals_i/apb_event_unit_i/i_interrupt_unit/U281
0.014900540933012962 peripherals_i/apb_event_unit_i/i_interrupt_unit/U13
0.014900540933012962 peripherals_i/apb_event_unit_i/i_interrupt_unit/U14
0.014900540933012962 peripherals_i/apb_event_unit_i/i_interrupt_unit/U45
0.014900540933012962 peripherals_i/apb_event_unit_i/i_interrupt_unit/U46
0.014900540933012962 peripherals_i/apb_event_unit_i/i_interrupt_unit/U47
0.01339054387062788 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][14]
0.01339054387062788 peripherals_i/apb_event_unit_i/i_interrupt_unit/U311
0.01339054387062788 peripherals_i/apb_event_unit_i/i_interrupt_unit/U312
0.01202540285885334 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][15]
0.01202540285885334 peripherals_i/apb_event_unit_i/U19
0.01202540285885334 peripherals_i/apb_event_unit_i/U80
0.011636422947049141 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U465
0.011636422947049141 peripherals_i/apb_event_unit_i/i_interrupt_unit/U310
0.011636422947049141 peripherals_i/apb_event_unit_i/U78
0.012569645419716835 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][12]
0.012569645419716835 peripherals_i/apb_event_unit_i/U76
0.014123458415269852 peripherals_i/apb_event_unit_i/i_interrupt_unit/U308
0.014123458415269852 peripherals_i/apb_event_unit_i/i_sleep_unit/U55
0.014123458415269852 peripherals_i/apb_event_unit_i/U72
0.015459774062037468 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U419
0.015459774062037468 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][13]
0.015747617930173874 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U417
0.014733565971255302 peripherals_i/apb_event_unit_i/i_interrupt_unit/U145
0.014733565971255302 peripherals_i/apb_event_unit_i/i_interrupt_unit/U267
0.013158847577869892 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][25]
0.013158847577869892 peripherals_i/apb_event_unit_i/i_interrupt_unit/U273
0.011863039806485176 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][27]
0.011670824140310287 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][26]
0.011670824140310287 peripherals_i/apb_event_unit_i/i_interrupt_unit/U141
0.01273840107023716 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U497
0.01273840107023716 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][26]
0.01273840107023716 peripherals_i/apb_event_unit_i/i_interrupt_unit/U143
0.015514206141233444 peripherals_i/apb_event_unit_i/i_interrupt_unit/U292
0.015514206141233444 peripherals_i/apb_event_unit_i/i_event_unit/U138
0.015578432008624077 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U404
0.01443842425942421 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U227
0.01443842425942421 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U360
0.012884033843874931 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][13]
0.011749214492738247 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U240
0.011749214492738247 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U262
0.011749214492738247 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U214
0.011749214492738247 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U215
0.011749214492738247 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U312
0.011749214492738247 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U346
0.011749214492738247 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U347
0.011823745444417 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][14]
0.011823745444417 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][13]
0.013053962960839272 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U216
0.013053962960839272 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U217
0.014628695324063301 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U470
0.014628695324063301 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U471
0.014628695324063301 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U478
0.014628695324063301 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U479
0.015709854662418365 peripherals_i/apb_timer_i/U26
0.015709854662418365 peripherals_i/apb_timer_i/U36
0.015527138486504555 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][7]
0.015527138486504555 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][6]
0.014235666021704674 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U349
0.014235666021704674 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U351
0.014235666021704674 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U463
0.012660093605518341 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U462
0.012660093605518341 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U478
0.012660093605518341 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U483
0.011639999225735664 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U209
0.011639999225735664 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U218
0.011639999225735664 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U474
0.011639999225735664 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U482
0.011916767805814743 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][14]
0.011916767805814743 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U354
0.013238700106739998 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][7]
0.014777458272874355 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][6]
0.014777458272874355 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][14]
0.015697604045271873 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][14]
0.015697604045271873 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U66
0.015299960039556026 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U69
0.015299960039556026 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U67
0.015299960039556026 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U68
0.015299960039556026 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U69
0.013931339606642723 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U64
0.013931339606642723 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U146
0.013931339606642723 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U164
0.013931339606642723 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U165
0.013931339606642723 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U291
0.012423049658536911 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[14]
0.012423049658536911 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U21
0.012423049658536911 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U179
0.011609043926000595 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U65
0.011609043926000595 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U67
0.011609043926000595 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U73
0.011609043926000595 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[7]
0.012139393016695976 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U64
0.012139393016695976 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U66
0.012139393016695976 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U71
0.013575663790106773 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U138
0.013575663790106773 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U158
0.013575663790106773 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U177
0.015080375596880913 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[12]
0.015080375596880913 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U25
0.015080375596880913 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U132
0.015815438702702522 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[7]
0.01572367176413536 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][24]
0.014915838837623596 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][18]
0.014915838837623596 peripherals_i/apb_spi_master_i/u_rxfifo/U151
0.013409100472927094 peripherals_i/apb_spi_master_i/u_rxfifo/U111
0.012037408538162708 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][27]
0.012037408538162708 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][7]
0.011632483452558517 peripherals_i/apb_spi_master_i/u_rxfifo/U115
0.011632483452558517 peripherals_i/apb_spi_master_i/u_rxfifo/U176
0.012553415261209011 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][7]
0.012553415261209011 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][6]
0.014104798436164856 peripherals_i/apb_spi_master_i/u_rxfifo/U177
0.014104798436164856 peripherals_i/apb_spi_master_i/u_rxfifo/U187
0.014104798436164856 peripherals_i/apb_spi_master_i/u_rxfifo/U189
0.015448545105755329 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][6]
0.01575286127626896 peripherals_i/apb_spi_master_i/u_rxfifo/U198
0.014750401489436626 peripherals_i/apb_spi_master_i/u_rxfifo/U223
0.013177398592233658 peripherals_i/apb_spi_master_i/u_rxfifo/U222
0.011873428709805012 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][26]
0.011873428709805012 peripherals_i/apb_spi_master_i/u_rxfifo/U81
0.011873428709805012 peripherals_i/apb_spi_master_i/u_rxfifo/U85
0.012721342965960503 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][19]
0.012721342965960503 peripherals_i/apb_spi_master_i/u_rxfifo/U141
0.014280019327998161 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][19]
0.014280019327998161 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][28]
0.015505112707614899 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][28]
0.015505112707614899 peripherals_i/apb_spi_master_i/u_rxfifo/U86
0.015586048364639282 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][25]
0.015586048364639282 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][25]
0.014455878175795078 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][20]
0.014455878175795078 peripherals_i/apb_spi_master_i/u_rxfifo/U91
0.014455878175795078 peripherals_i/apb_spi_master_i/u_rxfifo/U126
0.012901514768600464 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][17]
0.012901514768600464 peripherals_i/apb_spi_master_i/u_rxfifo/U156
0.011756910011172295 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][20]
0.011756910011172295 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][17]
0.012970302253961563 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U414
0.012970302253961563 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U415
0.011656257323920727 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U323
0.011656257323920727 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U384
0.011656257323920727 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U385
0.01071838103234768 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U290
0.01071838103234768 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U406
0.011819086968898773 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U411
0.013115070760250092 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U410
0.014003405347466469 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][20]
0.014003405347466469 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U422
0.013865970075130463 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U403
0.012859384529292583 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U380
0.012859384529292583 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U402
0.01165066845715046 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][9]
0.010915837250649929 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][17]
0.010915837250649929 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U381
0.011238966137170792 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U408
0.012379918247461319 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U382
0.012379918247461319 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U477
0.01366378553211689 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U383
0.014411743730306625 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U396
0.014411743730306625 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U397
0.014071675017476082 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U426
0.014071675017476082 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U427
0.012960286810994148 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][0]
0.011758709326386452 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U105
0.011758709326386452 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U110
0.011149320751428604 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U113
0.011644624173641205 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[20]
0.012854628264904022 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U77
0.014090802520513535 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[17]
0.01466442458331585 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[2]
0.01466442458331585 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U84
0.01466442458331585 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U102
0.014109010808169842 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[18]
0.014109010808169842 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U81
0.012878963723778725 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[19]
0.012878963723778725 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U89
0.011667178943753242 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[31]
0.011667178943753242 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U104
0.011166470125317574 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U19
0.011166470125317574 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U78
0.011787174269557 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[22]
0.011787174269557 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[7]
0.013024391606450081 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[11]
0.014188193716108799 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U93
0.014589475467801094 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[0]
0.013888070359826088 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[29]
0.013888070359826088 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U80
0.01263333112001419 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[24]
0.011514298617839813 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[23]
0.011514298617839813 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U75
0.011217010207474232 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][13]
0.011217010207474232 core_region_i/U96
0.01200552936643362 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U35
0.01329050399363041 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][15]
0.014588012360036373 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][7]
0.014588012360036373 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][7]
0.013729613274335861 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][30]
0.01242480706423521 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][6]
0.011367359198629856 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][31]
0.01123626809567213 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U57
0.012136428616940975 core_region_i/lsu_resp_CS_reg[0]
0.014417119324207306 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U128
0.014417119324207306 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U197
0.014442007057368755 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U51
0.014442007057368755 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U66
0.01348266750574112 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U30
0.01348266750574112 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U52
0.012196545489132404 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U167
0.012196545489132404 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U202
0.012196545489132404 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U205
0.011359887197613716 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U12
0.011359887197613716 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U107
0.011359887197613716 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U206
0.012388842180371284 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U94
0.012388842180371284 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U172
0.013686572201550007 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U76
0.013686572201550007 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U127
0.013686572201550007 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U166
0.013686572201550007 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U171
0.014560796320438385 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U28
0.014560796320438385 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U84
0.014560796320438385 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U90
0.014560796320438385 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U162
0.014381814748048782 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U203
0.013301683589816093 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U83
0.013301683589816093 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U204
0.01200387254357338 core_region_i/data_ram_mux_i/U17
0.011182005517184734 core_region_i/data_ram_mux_i/U30
0.011440163478255272 core_region_i/data_ram_mux_i/U19
0.013816788792610168 core_region_i/data_ram_mux_i/U37
0.013816788792610168 core_region_i/data_ram_mux_i/U38
0.014558307826519012 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[4]
0.014558307826519012 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[3]
0.014204002916812897 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[2]
0.01306200586259365 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[6]
0.01306200586259365 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[5]
0.011820238083600998 core_region_i/data_ram_mux_i/U20
0.011820238083600998 core_region_i/data_ram_mux_i/U43
0.011168152093887329 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[14]
0.011168152093887329 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U6
0.011630568653345108 core_region_i/data_ram_mux_i/U34
0.012825675308704376 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U126
0.012825675308704376 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U162
0.012825675308704376 core_region_i/data_ram_mux_i/U35
0.014061251655220985 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U92
0.014061251655220985 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U176
0.014061251655220985 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U182
0.014644797891378403 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U107
0.014644797891378403 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U167
0.014098952524363995 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U140
0.014098952524363995 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U141
0.014098952524363995 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U168
0.012869862839579582 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U144
0.011651424691081047 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U88
0.011651424691081047 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U143
0.011651424691081047 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U171
0.011137491092085838 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U111
0.011137491092085838 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U3
0.011137491092085838 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U22
0.011137491092085838 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U37
0.011748123914003372 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U32
0.011748123914003372 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U220
0.011748123914003372 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC608_data_misaligned_q
0.012984821572899818 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U8
0.012984821572899818 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U218
0.012984821572899818 core_region_i/data_ram_mux_i/U13
0.014156654477119446 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U17
0.014156654477119446 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U58
0.014156654477119446 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U116
0.014156654477119446 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U117
0.014573343098163605 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC51_n82
0.014573343098163605 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U31
0.014573343098163605 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U114
0.013883961364626884 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U4
0.013883961364626884 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U28
0.013883961364626884 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U57
0.013883961364626884 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U113
0.013883961364626884 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U39
0.012632356956601143 core_region_i/CORE.RISCV_CORE/CTS_cfo_buf_00193
0.012632356956601143 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC606_n81
0.012632356956601143 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U59
0.012632356956601143 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U118
0.012632356956601143 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U440
0.012632356956601143 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U441
0.011508134193718433 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U5
0.011508134193718433 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U427
0.011508134193718433 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U430
0.011508134193718433 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U477
0.011198319494724274 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U16
0.011198319494724274 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U471
0.011198319494724274 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U476
0.011198319494724274 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U478
0.011198319494724274 core_region_i/U69
0.011978277936577797 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC476_data_misaligned
0.011978277936577797 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC836_n140
0.013263242319226265 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U15
0.011371135711669922 core_region_i/CORE.RISCV_CORE/if_stage_i/U3
0.011371135711669922 core_region_i/CORE.RISCV_CORE/if_stage_i/U5
0.011371135711669922 core_region_i/CORE.RISCV_CORE/if_stage_i/U10
0.011371135711669922 core_region_i/CORE.RISCV_CORE/if_stage_i/U129
0.011371135711669922 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U3
0.011227619834244251 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U87
0.011227619834244251 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U89
0.011227619834244251 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U110
0.011227619834244251 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U121
0.01212071068584919 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U76
0.01212071068584919 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U78
0.01212071068584919 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U117
0.01212071068584919 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U118
0.01212071068584919 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U119
0.013412300497293472 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U101
0.013412300497293472 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U102
0.013412300497293472 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U116
0.013412300497293472 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U131
0.014411434531211853 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/FE_OFC319_dbg_req
0.014411434531211853 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U64
0.014411434531211853 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U75
0.014411434531211853 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U104
0.014411434531211853 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U120
0.014451134949922562 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U73
0.014451134949922562 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U74
0.014451134949922562 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U114
0.014451134949922562 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U115
0.014451134949922562 core_region_i/CORE.RISCV_CORE/debug_unit_i/U195
0.013500291854143143 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_DBTC48_branch_req
0.013500291854143143 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U43
0.013500291854143143 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U49
0.01221438217908144 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U81
0.01221438217908144 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U82
0.01128302700817585 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U451
0.01128302700817585 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U67
0.01128302700817585 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U94
0.01128302700817585 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U96
0.01128302700817585 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U97
0.01135689951479435 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U540
0.01135689951479435 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U19
0.01135689951479435 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U20
0.01135689951479435 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U65
0.01135689951479435 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U92
0.012379683554172516 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC160_valid_Q_0
0.012379683554172516 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U21
0.012379683554172516 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U91
0.012379683554172516 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U113
0.013679342344403267 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U448
0.013679342344403267 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U70
0.013679342344403267 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U73
0.01456325314939022 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U22
0.01456325314939022 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U74
0.01456325314939022 core_region_i/CORE.RISCV_CORE/debug_unit_i/CTS_cdb_buf_00332
0.01439804956316948 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U35
0.01439804956316948 core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[3]
0.01439804956316948 core_region_i/CORE.RISCV_CORE/debug_unit_i/U70
0.013323953375220299 core_region_i/CORE.RISCV_CORE/debug_unit_i/U63
0.013323953375220299 core_region_i/CORE.RISCV_CORE/U3
0.012023708783090115 core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_gate_settings_q_reg/latch
0.012023708783090115 core_region_i/CORE.RISCV_CORE/debug_unit_i/U53
0.012023708783090115 core_region_i/CORE.RISCV_CORE/U4
0.012023708783090115 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U502
0.011191276833415031 core_region_i/CORE.RISCV_CORE/debug_unit_i/U20
0.011191276833415031 core_region_i/CORE.RISCV_CORE/debug_unit_i/U23
0.011191276833415031 core_region_i/CORE.RISCV_CORE/debug_unit_i/U40
0.011191276833415031 core_region_i/CORE.RISCV_CORE/debug_unit_i/U51
0.011191276833415031 core_region_i/CORE.RISCV_CORE/debug_unit_i/U52
0.011191276833415031 core_region_i/CORE.RISCV_CORE/U42
0.011435301974415779 core_region_i/CORE.RISCV_CORE/debug_unit_i/U34
0.011435301974415779 core_region_i/CORE.RISCV_CORE/debug_unit_i/U35
0.011435301974415779 core_region_i/CORE.RISCV_CORE/debug_unit_i/U44
0.011435301974415779 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U46
0.01253597903996706 core_region_i/CORE.RISCV_CORE/debug_unit_i/U24
0.01253597903996706 core_region_i/CORE.RISCV_CORE/debug_unit_i/U46
0.01253597903996706 core_region_i/CORE.RISCV_CORE/debug_unit_i/U73
0.013807546347379684 core_region_i/CORE.RISCV_CORE/debug_unit_i/U25
0.013807546347379684 core_region_i/CORE.RISCV_CORE/debug_unit_i/U45
0.014559049159288406 core_region_i/CORE.RISCV_CORE/debug_unit_i/U47
0.014559049159288406 peripherals_i/apb_event_unit_i/fetch_enable_ff2_reg
0.01421733945608139 core_region_i/CORE.RISCV_CORE/debug_unit_i/debug_rvalid_o_reg
0.01421733945608139 core_region_i/CORE.RISCV_CORE/debug_unit_i/U22
0.01421733945608139 core_region_i/CORE.RISCV_CORE/debug_unit_i/U72
0.01421733945608139 peripherals_i/apb_event_unit_i/fetch_enable_ff1_reg
0.013079953379929066 peripherals_i/apb2per_debug_i/U3
0.013079953379929066 peripherals_i/apb2per_debug_i/U6
0.01183466985821724 peripherals_i/apb2per_debug_i/U4
0.01183466985821724 peripherals_i/apb2per_debug_i/U5
0.01183466985821724 peripherals_i/apb2per_debug_i/U8
0.01162063516676426 peripherals_i/apb2per_debug_i/CS_reg
0.011663855984807014 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][10]
0.011137453839182854 peripherals_i/apb_event_unit_i/i_interrupt_unit/U160
0.01173650287091732 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][10]
0.01173650287091732 peripherals_i/apb_event_unit_i/i_interrupt_unit/U209
0.01173650287091732 peripherals_i/apb_event_unit_i/i_interrupt_unit/U230
0.012969790026545525 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][17]
0.012969790026545525 peripherals_i/apb_event_unit_i/i_interrupt_unit/U231
0.014146359637379646 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][17]
0.014146359637379646 peripherals_i/apb_event_unit_i/i_interrupt_unit/U147
0.01457575336098671 peripherals_i/apb_event_unit_i/i_interrupt_unit/U34
0.013897004537284374 peripherals_i/genblk1[5].core_clock_gate/U3
0.013897004537284374 peripherals_i/apb_event_unit_i/i_interrupt_unit/U24
0.013897004537284374 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][16]
0.012647906318306923 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U463
0.012647906318306923 peripherals_i/apb_event_unit_i/U50
0.011518080718815327 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][14]
0.011518080718815327 peripherals_i/apb_event_unit_i/i_sleep_unit/U59
0.011518080718815327 peripherals_i/apb_event_unit_i/U51
0.011194959282875061 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][15]
0.011194959282875061 peripherals_i/apb_event_unit_i/i_sleep_unit/U58
0.011964816600084305 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][12]
0.011964816600084305 peripherals_i/apb_event_unit_i/i_sleep_unit/U57
0.013247854076325893 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][13]
0.013247854076325893 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][13]
0.014351450838148594 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U431
0.014351450838148594 peripherals_i/apb_event_unit_i/i_event_unit/U177
0.014351450838148594 peripherals_i/apb_event_unit_i/i_event_unit/U217
0.014588863588869572 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U352
0.014588863588869572 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][13]
0.014588863588869572 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][13]
0.013750690966844559 peripherals_i/FE_OFC10_n1
0.013750690966844559 peripherals_i/apb_event_unit_i/i_sleep_unit/U37
0.013750690966844559 peripherals_i/apb_event_unit_i/U23
0.013750690966844559 peripherals_i/apb_event_unit_i/U34
0.013750690966844559 peripherals_i/apb_event_unit_i/U35
0.012449609115719795 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][26]
0.011379577219486237 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][27]
0.011222237721085548 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][27]
0.012106528505682945 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U494
0.012106528505682945 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U495
0.012106528505682945 peripherals_i/apb_event_unit_i/i_event_unit/U137
0.012106528505682945 peripherals_i/apb_event_unit_i/i_event_unit/U167
0.012106528505682945 peripherals_i/apb_event_unit_i/i_event_unit/U169
0.012106528505682945 peripherals_i/apb_event_unit_i/i_event_unit/U209
0.01339744869619608 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][27]
0.01339744869619608 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][25]
0.01339744869619608 peripherals_i/apb_event_unit_i/i_event_unit/U316
0.014404041692614555 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][26]
0.014404041692614555 peripherals_i/apb_event_unit_i/i_event_unit/U211
0.014404041692614555 peripherals_i/apb_event_unit_i/i_event_unit/U221
0.014457575976848602 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U245
0.014457575976848602 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U265
0.014457575976848602 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U361
0.014457575976848602 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][27]
0.013514779508113861 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][6]
0.013514779508113861 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U362
0.013514779508113861 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U407
0.012228802777826786 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][14]
0.012228802777826786 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][5]
0.011289266869425774 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][15]
0.011289266869425774 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U345
0.011289266869425774 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U401
0.011349278502166271 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U231
0.01236468181014061 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][15]
0.01236468181014061 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][6]
0.013665108010172844 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U205
0.013665108010172844 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U476
0.013665108010172844 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U477
0.014557935297489166 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U462
0.014557935297489166 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U463
0.014557935297489166 peripherals_i/apb_timer_i/U28
0.014557935297489166 peripherals_i/apb_timer_i/U35
0.014406565576791763 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][6]
0.01333925873041153 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U235
0.01333925873041153 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U236
0.01333925873041153 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U350
0.01333925873041153 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U466
0.01333925873041153 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U467
0.012037642300128937 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][5]
0.012037642300128937 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U402
0.012037642300128937 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U481
0.011195672675967216 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][15]
0.011195672675967216 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U480
0.011426124721765518 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U318
0.011426124721765518 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U352
0.011426124721765518 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U353
0.012520680204033852 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][14]
0.013794255442917347 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][4]
0.014555893838405609 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U70
0.014227326959371567 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][15]
0.014227326959371567 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U70
0.014227326959371567 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U71
0.014227326959371567 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U72
0.013095312751829624 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U74
0.013095312751829624 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[15]
0.013095312751829624 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U22
0.013095312751829624 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U170
0.011847289279103279 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[6]
0.011847289279103279 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U134
0.011847289279103279 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U135
0.01117287389934063 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U72
0.01117287389934063 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U75
0.01117287389934063 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U76
0.011609680950641632 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[13]
0.011609680950641632 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U295
0.012795474380254745 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[14]
0.012795474380254745 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U154
0.012795474380254745 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U155
0.01403813436627388 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U160
0.01403813436627388 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U161
0.014645038172602654 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[6]
0.014577591791749 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][24]
0.014577591791749 peripherals_i/apb_spi_master_i/u_rxfifo/U101
0.013909656554460526 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][18]
0.013909656554460526 peripherals_i/apb_spi_master_i/u_rxfifo/U131
0.012663260102272034 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][16]
0.011528022587299347 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][16]
0.011528022587299347 peripherals_i/apb_spi_master_i/u_rxfifo/U152
0.011528022587299347 peripherals_i/apb_spi_master_i/u_rxfifo/U155
0.011191721074283123 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][27]
0.011191721074283123 peripherals_i/apb_spi_master_i/u_rxfifo/U112
0.011951418593525887 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][27]
0.011951418593525887 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][7]
0.01323244534432888 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][7]
0.01323244534432888 peripherals_i/apb_spi_master_i/u_rxfifo/U180
0.014342178590595722 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][7]
0.014342178590595722 peripherals_i/apb_spi_master_i/u_rxfifo/U179
0.014593199826776981 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][7]
0.013764603063464165 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][15]
0.013764603063464165 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][15]
0.012464933097362518 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][5]
0.012464933097362518 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][5]
0.011388149112462997 peripherals_i/apb_spi_master_i/u_rxfifo/U84
0.011388149112462997 peripherals_i/apb_spi_master_i/u_rxfifo/U182
0.011217012070119381 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][26]
0.011217012070119381 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][19]
0.01209240686148405 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][19]
0.01209240686148405 peripherals_i/apb_spi_master_i/u_rxfifo/U145
0.013382559642195702 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][28]
0.013382559642195702 peripherals_i/apb_spi_master_i/u_rxfifo/U90
0.014396514743566513 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][28]
0.014396514743566513 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][25]
0.014463871717453003 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][25]
0.014463871717453003 peripherals_i/apb_spi_master_i/u_rxfifo/U95
0.01352921687066555 peripherals_i/apb_spi_master_i/u_rxfifo/U130
0.01352921687066555 peripherals_i/apb_spi_master_i/u_rxfifo/U160
0.012243268080055714 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][20]
0.012243268080055714 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][17]
0.01129564642906189 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][17]
0.011341791599988937 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][20]
0.011869089677929878 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][8]
0.012493487447500229 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U507
0.012493487447500229 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U508
0.012450438924133778 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][8]
0.012450438924133778 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U413
0.011729110963642597 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][13]
0.011729110963642597 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U321
0.011729110963642597 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U412
0.010792662389576435 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][13]
0.010792662389576435 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U322
0.010125434957444668 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][29]
0.010125434957444668 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U288
0.010125434957444668 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U289
0.010180898942053318 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][24]
0.010180898942053318 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U144
0.010180898942053318 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U260
0.010904669761657715 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U259
0.010904669761657715 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U326
0.01182649377733469 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][4]
0.01182649377733469 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U325
0.012463873252272606 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U292
0.012463873252272606 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U293
0.012379942461848259 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][20]
0.012379942461848259 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][25]
0.011683676391839981 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U274
0.011683676391839981 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U275
0.010843649506568909 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][9]
0.010843649506568909 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U307
0.01033477671444416 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U308
0.01033477671444416 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U334
0.010567421093583107 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][17]
0.010567421093583107 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U335
0.011373281478881836 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][16]
0.011373281478881836 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U304
0.01227880734950304 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][16]
0.01227880734950304 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U305
0.012807699851691723 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U103
0.012807699851691723 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U111
0.012572567909955978 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U342
0.012572567909955978 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U343
0.01179562695324421 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][1]
0.010954795405268669 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U158
0.010954795405268669 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U160
0.010528868064284325 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U58
0.010528868064284325 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U179
0.010877465829253197 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U11
0.010877465829253197 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U57
0.011727111414074898 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U180
0.011727111414074898 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[21]
0.011727111414074898 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U88
0.012594896368682384 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U51
0.012594896368682384 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[4]
0.012997778132557869 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U97
0.012997778132557869 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U99
0.012608639895915985 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U82
0.011746471747756004 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U101
0.010897589847445488 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U83
0.010548257268965244 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[1]
0.010548257268965244 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00298
0.010986343026161194 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U95
0.010986343026161194 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U106
0.011856922879815102 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[30]
0.012675127014517784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U86
0.012956660240888596 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U85
0.012462479993700981 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U90
0.010577822104096413 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][13]
0.010577822104096413 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U43
0.011128699406981468 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][11]
0.011128699406981468 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][11]
0.012028805911540985 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][15]
0.012792224064469337 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][27]
0.012792224064469337 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][27]
0.012938231229782104 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U49
0.012336242944002151 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][30]
0.01142166368663311 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][6]
0.01142166368663311 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U45
0.010681409388780594 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][31]
0.010681409388780594 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U52
0.010592024773359299 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][8]
0.011226802133023739 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][8]
0.011226802133023739 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U37
0.012135196477174759 core_region_i/FE_OFC405_core_data_req
0.012135196477174759 core_region_i/U73
0.012831652536988258 core_region_i/data_ram_mux_i/U5
0.012848766520619392 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U54
0.012848766520619392 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U146
0.012848766520619392 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U147
0.012173243798315525 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U134
0.012173243798315525 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U187
0.011267303489148617 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U67
0.011267303489148617 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U169
0.011267303489148617 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U186
0.010615591891109943 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/FE_OFC433_n166
0.010615591891109943 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U174
0.010673625394701958 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U91
0.010673625394701958 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U96
0.011393744498491287 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U95
0.011393744498491287 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U106
0.011393744498491287 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U110
0.012303346768021584 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/FE_OFC368_n167
0.01291649229824543 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U75
0.01291649229824543 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U113
0.012791162356734276 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U85
0.012791162356734276 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U114
0.012034066952764988 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U89
0.012034066952764988 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U151
0.01112491823732853 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U9
0.010550557635724545 core_region_i/data_ram_mux_i/U42
0.010734926909208298 core_region_i/data_ram_mux_i/U33
0.010734926909208298 core_region_i/data_ram_mux_i/U46
0.011515235528349876 core_region_i/data_ram_mux_i/U24
0.012409081682562828 core_region_i/CORE.RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg
0.012409081682562828 core_region_i/data_ram_mux_i/U41
0.01293085515499115 core_region_i/data_ram_mux_i/U18
0.011877525597810745 core_region_i/data_ram_mux_i/U48
0.011002721264958382 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[1]
0.011002721264958382 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[0]
0.010541770607233047 core_region_i/data_ram_mux_i/U45
0.010863750241696835 core_region_i/data_ram_mux_i/U44
0.01170082576572895 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U161
0.012567099183797836 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U93
0.012567099183797836 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U135
0.012976481579244137 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U122
0.012976481579244137 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U134
0.01259388867765665 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U104
0.01259388867765665 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U146
0.01259388867765665 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U147
0.01259388867765665 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U173
0.01259388867765665 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U174
0.011732453480362892 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U105
0.011732453480362892 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U120
0.010879209265112877 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U101
0.010879209265112877 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U102
0.010879209265112877 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U119
0.010879209265112877 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U170
0.010521155782043934 core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_misaligned_q_reg
0.010952973738312721 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U43
0.010952973738312721 core_region_i/data_ram_mux_i/U3
0.01182410679757595 core_region_i/data_ram_mux_i/U9
0.01182410679757595 core_region_i/data_ram_mux_i/U16
0.012648826465010643 core_region_i/data_ram_mux_i/U6
0.012648826465010643 core_region_i/data_ram_mux_i/U10
0.012648826465010643 core_region_i/data_ram_mux_i/U14
0.012648826465010643 core_region_i/data_ram_mux_i/U15
0.012941866181790829 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U41
0.012941866181790829 core_region_i/data_ram_mux_i/U11
0.012941866181790829 core_region_i/data_ram_mux_i/U12
0.012456534430384636 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U436
0.012456534430384636 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U442
0.012456534430384636 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U443
0.011575207114219666 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC383_core_lsu_gnt
0.011575207114219666 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U426
0.011575207114219666 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U432
0.011575207114219666 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U438
0.011575207114219666 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U439
0.010782729834318161 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U40
0.010782729834318161 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U429
0.010782729834318161 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U431
0.010782729834318161 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U470
0.010782729834318161 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U472
0.010782729834318161 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U479
0.010562138631939888 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U16
0.010562138631939888 core_region_i/U5
0.011107267811894417 core_region_i/CORE.RISCV_CORE/U60
0.011107267811894417 core_region_i/U70
0.012007694691419601 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC231_n90
0.012007694691419601 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U50
0.012934345752000809 core_region_i/CORE.RISCV_CORE/U61
0.012340150773525238 core_region_i/CORE.RISCV_CORE/if_stage_i/U4
0.012340150773525238 core_region_i/CORE.RISCV_CORE/if_stage_i/U7
0.011427482590079308 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_PHC49_n7
0.011427482590079308 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_PHC37_n7
0.011427482590079308 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U11
0.011427482590079308 core_region_i/CORE.RISCV_CORE/if_stage_i/offset_fsm_cs_reg[0]
0.011427482590079308 core_region_i/CORE.RISCV_CORE/if_stage_i/U12
0.010683422908186913 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U3
0.010683422908186913 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U4
0.010683422908186913 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U16
0.010683422908186913 core_region_i/CORE.RISCV_CORE/if_stage_i/U11
0.010683422908186913 core_region_i/CORE.RISCV_CORE/if_stage_i/U128
0.010585562326014042 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U9
0.010585562326014042 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U122
0.010585562326014042 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U125
0.010585562326014042 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U136
0.010585562326014042 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U137
0.011215660721063614 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U20
0.011215660721063614 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U44
0.011215660721063614 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U132
0.012125096283853054 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U51
0.012125096283853054 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U65
0.012125096283853054 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U77
0.012125096283853054 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U98
0.012828122824430466 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U45
0.012828122824430466 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U94
0.012828122824430466 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U95
0.012855853885412216 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U105
0.012855853885412216 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U106
0.012855853885412216 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U107
0.012186441570520401 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[1]
0.012186441570520401 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U19
0.012186441570520401 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U48
0.011280745267868042 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[4]
0.011280745267868042 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U83
0.010623624548316002 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U205
0.010623624548316002 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[2]
0.010672574862837791 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U210
0.010672574862837791 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U538
0.010672574862837791 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[5]
0.011388424783945084 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[6]
0.011388424783945084 core_region_i/CORE.RISCV_CORE/debug_unit_i/U18
0.012299434281885624 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U450
0.012299434281885624 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[7]
0.012299434281885624 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U69
0.012299434281885624 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U71
0.0129194101318717 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[8]
0.0129194101318717 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U72
0.0129194101318717 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U75
0.0129194101318717 core_region_i/CORE.RISCV_CORE/debug_unit_i/CTS_cdb_buf_00331
0.012803749181330204 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U452
0.012803749181330204 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U114
0.012050848454236984 core_region_i/CORE.RISCV_CORE/core_clock_gate_i/U2
0.012050848454236984 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U31
0.012050848454236984 core_region_i/CORE.RISCV_CORE/debug_unit_i/U57
0.012050848454236984 core_region_i/CORE.RISCV_CORE/debug_unit_i/U66
0.011139921844005585 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_PHC47_stall_cs_0
0.011139921844005585 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_PHC39_stall_cs_0
0.011139921844005585 core_region_i/CORE.RISCV_CORE/debug_unit_i/U49
0.011139921844005585 core_region_i/CORE.RISCV_CORE/debug_unit_i/U64
0.011139921844005585 core_region_i/CORE.RISCV_CORE/debug_unit_i/U65
0.011139921844005585 core_region_i/CORE.RISCV_CORE/debug_unit_i/U196
0.010558051988482475 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_PHC41_stall_cs_1
0.010732393711805344 core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_ssth_q_reg
0.010732393711805344 core_region_i/CORE.RISCV_CORE/debug_unit_i/U42
0.010732393711805344 core_region_i/CORE.RISCV_CORE/debug_unit_i/U43
0.010732393711805344 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U118
0.011508160270750523 core_region_i/CORE.RISCV_CORE/debug_unit_i/jump_req_q_reg
0.011508160270750523 core_region_i/CORE.RISCV_CORE/debug_unit_i/U41
0.012403253465890884 core_region_i/CORE.RISCV_CORE/debug_unit_i/csr_req_q_reg
0.012691261246800423 peripherals_i/apb_event_unit_i/U84
0.011890461668372154 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U10
0.011013096198439598 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U230
0.011690761893987656 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[0]
0.012559602037072182 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[31]
0.012559602037072182 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[1]
0.012977249920368195 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[14]
0.012603145092725754 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[25]
0.010888060554862022 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]
0.010888060554862022 peripherals_i/apb_event_unit_i/i_interrupt_unit/U208
0.010521221905946732 peripherals_i/apb_event_unit_i/i_interrupt_unit/U232
0.010521221905946732 peripherals_i/apb_event_unit_i/i_interrupt_unit/U233
0.010944883339107037 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][17]
0.010944883339107037 peripherals_i/apb_event_unit_i/i_interrupt_unit/U159
0.011813608929514885 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][10]
0.011813608929514885 peripherals_i/apb_event_unit_i/i_interrupt_unit/U309
0.012641649693250656 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U451
0.012641649693250656 peripherals_i/apb_event_unit_i/i_interrupt_unit/U282
0.012943612411618233 peripherals_i/genblk1[5].core_clock_gate/clk_en_reg
0.012943612411618233 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][10]
0.012943612411618233 peripherals_i/apb_event_unit_i/i_sleep_unit/U60
0.012465747073292732 peripherals_i/apb_event_unit_i/CTS_cdb_buf_00351
0.012465747073292732 peripherals_i/apb_event_unit_i/i_sleep_unit/U56
0.012465747073292732 peripherals_i/apb_event_unit_i/U74
0.011586173437535763 peripherals_i/apb_event_unit_i/i_event_unit/U143
0.011586173437535763 peripherals_i/apb_event_unit_i/i_sleep_unit/U44
0.011586173437535763 peripherals_i/apb_event_unit_i/U52
0.011586173437535763 peripherals_i/apb_event_unit_i/U53
0.010789751075208187 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U388
0.010789751075208187 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U392
0.010559803806245327 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][15]
0.010559803806245327 peripherals_i/apb_event_unit_i/i_event_unit/U185
0.011097831651568413 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U403
0.011097831651568413 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][12]
0.011996899731457233 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U424
0.011996899731457233 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U433
0.011996899731457233 peripherals_i/apb_event_unit_i/i_event_unit/U302
0.012770812958478928 peripherals_i/apb_event_unit_i/i_event_unit/U178
0.012770812958478928 peripherals_i/apb_event_unit_i/i_event_unit/U292
0.012770812958478928 peripherals_i/apb_event_unit_i/i_event_unit/U293
0.012349952012300491 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U328
0.012349952012300491 peripherals_i/apb_event_unit_i/i_sleep_unit/U31
0.012349952012300491 peripherals_i/apb_event_unit_i/U22
0.011438198387622833 peripherals_i/apb_event_unit_i/i_interrupt_unit/U269
0.011438198387622833 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][25]
0.010689319111406803 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][25]
0.010581746697425842 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][26]
0.010581746697425842 peripherals_i/apb_event_unit_i/i_event_unit/U228
0.011205669492483139 peripherals_i/apb_event_unit_i/i_event_unit/U234
0.011205669492483139 peripherals_i/apb_event_unit_i/i_event_unit/U322
0.011205669492483139 peripherals_i/apb_event_unit_i/i_event_unit/U323
0.012114642187952995 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][27]
0.012114642187952995 peripherals_i/apb_event_unit_i/i_event_unit/U317
0.012822922319173813 peripherals_i/apb_event_unit_i/i_event_unit/U168
0.012822922319173813 peripherals_i/apb_event_unit_i/i_event_unit/U318
0.012860388495028019 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][25]
0.012196643278002739 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U304
0.012196643278002739 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U336
0.012196643278002739 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U406
0.011290907859802246 peripherals_i/genblk1[4].core_clock_gate/U3
0.011290907859802246 peripherals_i/apb_timer_i/CTS_cdb_buf_00352
0.011290907859802246 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U232
0.011290907859802246 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U338
0.010628042742609978 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U400
0.010667255148291588 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][5]
0.010667255148291588 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U235
0.010667255148291588 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U257
0.010667255148291588 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U314
0.011377913877367973 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][4]
0.011377913877367973 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U207
0.011377913877367973 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U208
0.01228945329785347 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U233
0.01228945329785347 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U234
0.01228945329785347 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U456
0.01228945329785347 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U457
0.01228945329785347 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U460
0.012915678322315216 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U461
0.012915678322315216 peripherals_i/apb_timer_i/U25
0.012915678322315216 peripherals_i/apb_timer_i/U27
0.012809718027710915 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][5]
0.012061575427651405 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U211
0.012061575427651405 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U237
0.012061575427651405 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U238
0.012061575427651405 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U464
0.011149677447974682 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U239
0.011149677447974682 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U308
0.011149677447974682 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U364
0.011149677447974682 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U465
0.010561104863882065 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][4]
0.010561104863882065 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U365
0.010561104863882065 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U366
0.010561104863882065 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U401
0.010725915431976318 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][15]
0.010725915431976318 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U261
0.010725915431976318 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U395
0.010725915431976318 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U396
0.01149738673120737 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][6]
0.012393901124596596 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][15]
0.012929709628224373 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][5]
0.01269829086959362 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U38
0.01269829086959362 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U41
0.011901278048753738 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U39
0.011901278048753738 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U40
0.011901278048753738 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U285
0.011901278048753738 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U297
0.0110219931229949 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U120
0.0110219931229949 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U126
0.0110219931229949 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U169
0.010545297525823116 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U68
0.010545297525823116 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[5]
0.010545297525823116 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[4]
0.010849260725080967 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[15]
0.010849260725080967 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U140
0.010849260725080967 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U172
0.01167979184538126 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U26
0.01167979184538126 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U42
0.01167979184538126 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U43
0.01167979184538126 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U44
0.01167979184538126 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U45
0.012551046907901764 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U124
0.012551046907901764 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U130
0.012551046907901764 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U171
0.012551046907901764 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U289
0.012976829893887043 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[5]
0.012474654242396355 peripherals_i/apb_spi_master_i/u_rxfifo/U105
0.012474654242396355 peripherals_i/apb_spi_master_i/u_rxfifo/U135
0.011596987955272198 peripherals_i/apb_spi_master_i/u_rxfifo/U132
0.010557563975453377 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][24]
0.011088449507951736 peripherals_i/apb_spi_master_i/u_rxfifo/U134
0.011986097320914268 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][18]
0.011986097320914268 peripherals_i/apb_spi_master_i/u_rxfifo/U154
0.012764307670295238 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][27]
0.012764307670295238 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][16]
0.012940539047122002 peripherals_i/apb_spi_master_i/u_rxfifo/U188
0.012359704822301865 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][6]
0.012359704822301865 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][6]
0.011448932811617851 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][26]
0.010695305652916431 peripherals_i/apb_spi_master_i/u_rxfifo/U82
0.011195719242095947 peripherals_i/apb_spi_master_i/u_rxfifo/U142
0.011195719242095947 peripherals_i/apb_spi_master_i/u_rxfifo/U144
0.012104163877665997 peripherals_i/apb_spi_master_i/u_rxfifo/U87
0.012104163877665997 peripherals_i/apb_spi_master_i/u_rxfifo/U89
0.012864821590483189 peripherals_i/apb_spi_master_i/u_rxfifo/U92
0.012864821590483189 peripherals_i/apb_spi_master_i/u_rxfifo/U94
0.012206807732582092 peripherals_i/apb_spi_master_i/u_rxfifo/U127
0.012206807732582092 peripherals_i/apb_spi_master_i/u_rxfifo/U129
0.012206807732582092 peripherals_i/apb_spi_master_i/u_rxfifo/U159
0.010943915694952011 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][6]
0.010943915694952011 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U499
0.011353899724781513 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][6]
0.011353899724781513 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U500
0.011307169683277607 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U394
0.010797692462801933 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U344
0.010797692462801933 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U395
0.010143532417714596 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][8]
0.010143532417714596 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U346
0.009677235968410969 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U345
0.009710187092423439 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U86
0.009710187092423439 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U324
0.010205602273344994 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U87
0.010205602273344994 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U98
0.010205602273344994 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U117
0.010841591283679008 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U99
0.011287875473499298 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U80
0.011287875473499298 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U135
0.011287875473499298 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U291
0.0112452432513237 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/CTS_ccl_a_buf_00127
0.010786168277263641 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U72
0.010786168277263641 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U273
0.0102279894053936 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U71
0.0102279894053936 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U114
0.009892363101243973 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U306
0.01005723886191845 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U333
0.010608785785734653 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC5_n218
0.011226506903767586 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U6
0.011226506903767586 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U9
0.011226506903767586 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U303
0.011588042601943016 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U44
0.011588042601943016 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U472
0.011431225575506687 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]
0.011431225575506687 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U254
0.010906606912612915 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U157
0.010906606912612915 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U159
0.01004922203719616 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U54
0.01004922203719616 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U60
0.01004922203719616 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U61
0.01004922203719616 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U181
0.010284364223480225 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U182
0.010284364223480225 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U192
0.010858667083084583 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U191
0.011445853859186172 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U32
0.011719555594027042 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U196
0.01145876757800579 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U197
0.01145876757800579 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U198
0.01145876757800579 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U202
0.01145876757800579 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U365
0.010879073292016983 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U199
0.010879073292016983 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U203
0.010879073292016983 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U204
0.010309118777513504 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]
0.010309118777513504 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U438
0.010077517479658127 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[0]
0.010378539562225342 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC759_n103
0.010971197858452797 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U20
0.011526508256793022 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][32]
0.011526508256793022 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][32]
0.01171588059514761 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][31]
0.01171588059514761 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][31]
0.011377249844372272 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][30]
0.011377249844372272 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][8]
0.01077306643128395 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][8]
0.010232442989945412 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][4]
0.010232442989945412 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][4]
0.010083061642944813 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U47
0.010451611131429672 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC758_n103
0.011058278381824493 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC259_n255
0.011058278381824493 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U184
0.011058278381824493 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U51
0.011574211530387402 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U4
0.011574211530387402 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][28]
0.011674074456095695 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U36
0.011674074456095695 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U40
0.011269338428974152 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][28]
0.011269338428974152 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U48
0.01065427903085947 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][33]
0.01065427903085947 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U29
0.01015800517052412 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][25]
0.01015800517052412 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U30
0.010537013411521912 core_region_i/data_mem/U2
0.01162802055478096 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U145
0.01162802055478096 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U183
0.011637751013040543 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U6
0.011637751013040543 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U144
0.011175740510225296 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U102
0.01055619865655899 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U41
0.01055619865655899 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U73
0.010108569636940956 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U140
0.010142533108592033 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U92
0.010142533108592033 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U121
0.010626459494233131 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U100
0.010626459494233131 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U103
0.01124047301709652 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U104
0.01124047301709652 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U122
0.01124047301709652 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U124
0.011655650101602077 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U78
0.011655650101602077 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U125
0.011572776362299919 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U159
0.011063814163208008 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U4
0.011063814163208008 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U82
0.011063814163208008 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U87
0.010453032329678535 core_region_i/data_ram_mux_i/U21
0.010453032329678535 core_region_i/data_ram_mux_i/U28
0.010453032329678535 core_region_i/data_ram_mux_i/U47
0.010199768468737602 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][16]
0.010732782073318958 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][12]
0.011341066099703312 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][17]
0.011694945394992828 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][17]
0.011523514986038208 core_region_i/data_ram_mux_i/U25
0.011523514986038208 core_region_i/data_ram_mux_i/U39
0.010057550854980946 core_region_i/data_ram_mux_i/U36
0.010834600776433945 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U183
0.011441316455602646 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U123
0.010349907912313938 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_gate_addr_Q_reg[0]/latch
0.01150452345609665 core_region_i/data_ram_mux_i/U4
0.0113701606169343 core_region_i/CORE.RISCV_CORE/load_store_unit_i/CS_reg[1]
0.0113701606169343 core_region_i/CORE.RISCV_CORE/load_store_unit_i/CS_reg[0]
0.010767779313027859 core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_gate_CS_reg/latch
0.010767779313027859 core_region_i/CORE.RISCV_CORE/load_store_unit_i/CS_reg[2]
0.010224856436252594 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U425
0.010069763287901878 core_region_i/data_ram_mux_i/U49
0.010069763287901878 core_region_i/U4
0.010069763287901878 core_region_i/U77
0.010434690862894058 core_region_i/data_ram_mux_i/port1_rvalid_o_reg
0.011670103296637535 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U142
0.011670103296637535 core_region_i/instr_ram_mux_i/port1_rvalid_o_reg
0.011270908638834953 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U5
0.011270908638834953 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U7
0.011270908638834953 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U51
0.010657367296516895 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/CS_reg[1]
0.010657367296516895 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U12
0.010158739052712917 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_PHC50_n7
0.010158739052712917 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_PHC45_n7
0.010158739052712917 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U17
0.01009785383939743 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U88
0.01009785383939743 core_region_i/CORE.RISCV_CORE/U41
0.010529396124184132 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/clk_gate_ctrl_fsm_cs_reg/latch
0.010529396124184132 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U18
0.010529396124184132 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U124
0.011148752644658089 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U17
0.011148752644658089 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U79
0.011148752644658089 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U103
0.011626163497567177 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U9
0.011626163497567177 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U46
0.011626163497567177 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U82
0.011643320322036743 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/CTS_ccl_a_buf_00125
0.011643320322036743 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U47
0.011643320322036743 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U71
0.011643320322036743 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U72
0.011643320322036743 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U80
0.011643320322036743 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U81
0.011643320322036743 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/U4
0.011185608804225922 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/U5
0.011185608804225922 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/U11
0.01056633424013853 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[3]
0.010115103796124458 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U208
0.010115103796124458 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U209
0.010142967104911804 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/CTS_cdb_buf_00387
0.010142967104911804 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U206
0.010142967104911804 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U207
0.010142967104911804 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U211
0.010142967104911804 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U212
0.010624051094055176 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U43
0.010624051094055176 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U219
0.011239057406783104 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U218
0.011239057406783104 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U220
0.011239057406783104 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U221
0.01165887713432312 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U215
0.01165887713432312 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U217
0.01165887713432312 core_region_i/CORE.RISCV_CORE/debug_unit_i/CTS_cdb_buf_00333
0.011582532897591591 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][8]
0.011582532897591591 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U216
0.011076364666223526 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U34
0.011076364666223526 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U39
0.011076364666223526 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[1]
0.010464309714734554 core_region_i/CORE.RISCV_CORE/debug_unit_i/U54
0.010464309714734554 core_region_i/CORE.RISCV_CORE/debug_unit_i/U55
0.010464309714734554 core_region_i/CORE.RISCV_CORE/debug_unit_i/U58
0.010075626894831657 core_region_i/CORE.RISCV_CORE/debug_unit_i/stall_cs_reg[0]
0.010075626894831657 core_region_i/CORE.RISCV_CORE/debug_unit_i/stall_cs_reg[1]
0.010075626894831657 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U234
0.010728813707828522 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U5
0.01038300059735775 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U229
0.010827958583831787 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[7]
0.011415017768740654 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[6]
0.011447741650044918 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[2]
0.010870326310396194 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][11]
0.010870326310396194 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][11]
0.010295486077666283 peripherals_i/apb_event_unit_i/i_interrupt_unit/U136
0.010295486077666283 peripherals_i/apb_event_unit_i/i_interrupt_unit/U261
0.010052468627691269 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][11]
0.010052468627691269 peripherals_i/apb_event_unit_i/i_interrupt_unit/U260
0.010344485752284527 peripherals_i/apb_event_unit_i/i_interrupt_unit/U135
0.010344485752284527 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][11]
0.010344485752284527 peripherals_i/apb_event_unit_i/i_event_unit/U165
0.010344485752284527 peripherals_i/apb_event_unit_i/i_event_unit/U175
0.010344485752284527 peripherals_i/apb_event_unit_i/i_event_unit/U206
0.010936825536191463 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][11]
0.011499726213514805 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U448
0.011499726213514805 peripherals_i/apb_event_unit_i/i_interrupt_unit/U313
0.011499726213514805 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][10]
0.011703666299581528 peripherals_i/apb_event_unit_i/i_event_unit/U303
0.011703666299581528 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][11]
0.011703666299581528 peripherals_i/apb_event_unit_i/U82
0.011376488953828812 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][17]
0.010775292292237282 peripherals_i/apb_event_unit_i/i_event_unit/U242
0.010775292292237282 peripherals_i/apb_event_unit_i/i_event_unit/U243
0.0102296844124794 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U440
0.0102296844124794 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][16]
0.0102296844124794 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][14]
0.010068233124911785 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U405
0.010068233124911785 peripherals_i/apb_event_unit_i/i_event_unit/U306
0.010428329929709435 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U412
0.010428329929709435 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U438
0.010428329929709435 peripherals_i/apb_event_unit_i/i_event_unit/U186
0.010428329929709435 peripherals_i/apb_event_unit_i/i_event_unit/U305
0.011034633964300156 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U410
0.011034633964300156 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U426
0.011034633964300156 peripherals_i/apb_event_unit_i/i_event_unit/U173
0.011034633964300156 peripherals_i/apb_event_unit_i/i_event_unit/U183
0.011034633964300156 peripherals_i/apb_event_unit_i/i_event_unit/U201
0.011034633964300156 peripherals_i/apb_event_unit_i/i_event_unit/U304
0.011558033525943756 peripherals_i/apb_event_unit_i/i_event_unit/U174
0.011558033525943756 peripherals_i/apb_event_unit_i/i_event_unit/U276
0.011558033525943756 peripherals_i/apb_event_unit_i/i_event_unit/U277
0.011672211810946465 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][12]
0.011672211810946465 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][12]
0.011277501471340656 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U336
0.011277501471340656 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][13]
0.011277501471340656 peripherals_i/apb_event_unit_i/U33
0.010664567351341248 peripherals_i/apb_event_unit_i/i_sleep_unit/U33
0.010664567351341248 peripherals_i/apb_event_unit_i/U26
0.010664567351341248 peripherals_i/apb_event_unit_i/U27
0.01016267016530037 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][31]
0.010095209814608097 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][31]
0.010095209814608097 peripherals_i/apb_event_unit_i/i_interrupt_unit/U303
0.010095209814608097 peripherals_i/apb_event_unit_i/i_event_unit/U230
0.010522578842937946 peripherals_i/apb_event_unit_i/CTS_ccl_a_buf_00010
0.010522578842937946 peripherals_i/apb_event_unit_i/i_interrupt_unit/U189
0.010522578842937946 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][25]
0.011141642928123474 peripherals_i/apb_event_unit_i/i_event_unit/U319
0.011622641235589981 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][26]
0.011622641235589981 peripherals_i/apb_event_unit_i/i_event_unit/U170
0.011646428145468235 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U237
0.011646428145468235 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][26]
0.011192580685019493 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/clk_gate_regs_q_reg[0]/latch
0.011192580685019493 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][4]
0.010573290288448334 peripherals_i/genblk1[4].core_clock_gate/clk_en_reg
0.010573290288448334 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U337
0.010573290288448334 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U373
0.010118165984749794 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][3]
0.010118165984749794 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][3]
0.010118165984749794 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U236
0.010118165984749794 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U372
0.010118165984749794 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U409
0.01013941690325737 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/clk_gate_regs_q_reg[2]/latch
0.01013941690325737 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][2]
0.01013941690325737 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U302
0.010616966523230076 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U237
0.010616966523230076 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U238
0.011232309974730015 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U247
0.011232309974730015 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U464
0.011232309974730015 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U465
0.011656338348984718 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][4]
0.011656338348984718 peripherals_i/apb_timer_i/U24
0.011656338348984718 peripherals_i/apb_timer_i/U29
0.011586541309952736 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][3]
0.011083578690886497 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U212
0.011083578690886497 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U241
0.011083578690886497 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U242
0.011083578690886497 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U460
0.010470855981111526 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U245
0.010470855981111526 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U461
0.010470855981111526 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U468
0.010470855981111526 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U469
0.010077632032334805 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U240
0.010077632032334805 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U243
0.010077632032334805 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U305
0.010077632032334805 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U306
0.010077632032334805 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U459
0.010194536298513412 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U347
0.010194536298513412 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U348
0.010194536298513412 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U414
0.010721473023295403 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][3]
0.01133147906512022 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][3]
0.01133147906512022 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][2]
0.011694791726768017 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][4]
0.011694791726768017 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][3]
0.011535471305251122 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][5]
0.011535471305251122 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U23
0.011535471305251122 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U33
0.011535471305251122 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U36
0.010990718379616737 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U40
0.010990718379616737 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U32
0.010990718379616737 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U35
0.010990718379616737 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U37
0.010990718379616737 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U124
0.010389099828898907 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[3]
0.010389099828898907 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U24
0.010389099828898907 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U142
0.010389099828898907 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U143
0.010389099828898907 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U171
0.010060226544737816 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U288
0.010261263698339462 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U27
0.010261263698339462 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U34
0.010261263698339462 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U39
0.010261263698339462 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U298
0.010261263698339462 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U300
0.010261263698339462 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U301
0.010820554569363594 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U32
0.010820554569363594 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U41
0.010820554569363594 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U128
0.010820554569363594 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U299
0.011409226804971695 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U150
0.011409226804971695 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U151
0.011409226804971695 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U174
0.011698172427713871 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[4]
0.011382576078176498 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][24]
0.010782686993479729 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][18]
0.010782686993479729 peripherals_i/apb_spi_master_i/u_rxfifo/U102
0.010782686993479729 peripherals_i/apb_spi_master_i/u_rxfifo/U133
0.010234509594738483 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][18]
0.010066775605082512 peripherals_i/apb_spi_master_i/u_rxfifo/U104
0.01042201742529869 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][24]
0.011553624644875526 peripherals_i/apb_spi_master_i/u_rxfifo/U114
0.011674243025481701 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][27]
0.011674243025481701 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][27]
0.010671778582036495 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][5]
0.010671778582036495 peripherals_i/apb_spi_master_i/u_rxfifo/U183
0.010166660882532597 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][5]
0.010092639364302158 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][26]
0.010092639364302158 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][19]
0.010515790432691574 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][19]
0.011134516447782516 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][28]
0.011619055643677711 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][28]
0.011619055643677711 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][25]
0.011649467051029205 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][25]
0.011199528351426125 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][20]
0.011199528351426125 peripherals_i/apb_spi_master_i/u_rxfifo/U157
0.010580266825854778 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][17]
0.010121295228600502 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][20]
0.010121295228600502 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][17]
0.01098635233938694 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][5]
0.011396609246730804 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U496
0.011345929466187954 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][22]
0.011345929466187954 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U425
0.010828557424247265 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U309
0.01016407459974289 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U311
0.009686600416898727 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][6]
0.009686600416898727 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U310
0.009709073230624199 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][22]
0.009709073230624199 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U126
0.010195877403020859 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U258
0.010825978592038155 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U118
0.011269943788647652 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U81
0.011269943788647652 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U136
0.011229263618588448 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][3]
0.010775374248623848 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][3]
0.010775374248623848 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U373
0.010223429650068283 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U115
0.010223429650068283 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U314
0.00989287719130516 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][7]
0.00989287719130516 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][3]
0.010059691965579987 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][7]
0.010059691965579987 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U504
0.01061008870601654 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][7]
0.01061008870601654 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U281
0.01061008870601654 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U399
0.011224687099456787 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC756_n184
0.011224687099456787 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U5
0.011224687099456787 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U280
0.011582255363464355 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC757_n134
0.011582255363464355 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC755_n184
0.011582255363464355 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U22
0.011582255363464355 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U33
0.011582255363464355 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U34
0.011421604081988335 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC535_n133
0.011421604081988335 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U253
0.010893239639699459 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC441_axi_instr_rdata_0
0.010893239639699459 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U187
0.010320354253053665 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U10
0.010320354253053665 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U56
0.010320354253053665 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U156
0.010026736184954643 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U35
0.010026736184954643 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U55
0.010255851782858372 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U190
0.010824482887983322 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U193
0.011408264748752117 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][1]
0.011408264748752117 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][13]
0.011682743206620216 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][5]
0.011682743206620216 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U50
0.011428076773881912 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][5]
0.010857922025024891 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][11]
0.010298196226358414 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][16]
0.01007478404790163 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][17]
0.01007478404790163 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/clk_gate_RDATA_REG_reg/latch
0.01037998590618372 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][14]
0.01037998590618372 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][14]
0.010973306372761726 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][12]
0.010973306372761726 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][12]
0.011526750400662422 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U65
0.011526750400662422 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U95
0.011712715029716492 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U125
0.011369884014129639 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U77
0.010760837234556675 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][30]
0.010760837234556675 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U62
0.010214721783995628 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U98
0.010059257969260216 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][14]
0.010421651415526867 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][14]
0.01102357730269432 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][5]
0.011537790298461914 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][29]
0.011640536598861217 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][23]
0.011640536598861217 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U50
0.011243361979722977 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][33]
0.010638168081641197 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.010638168081641197 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U33
0.01010282151401043 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][4]
0.01010282151401043 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][25]
0.01054004579782486 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][4]
0.011628230102360249 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U138
0.011628230102360249 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U164
0.011634167283773422 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/FE_OFC406_fetch_rdata_0
0.011634167283773422 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U19
0.011634167283773422 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U31
0.011634167283773422 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U137
0.011167598888278008 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U39
0.011167598888278008 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U55
0.011167598888278008 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U165
0.010542824864387512 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U35
0.010542824864387512 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U38
0.010542824864387512 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U68
0.01008936483412981 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/FE_OFC373_fetch_rdata_10
0.01008936483412981 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U8
0.01008936483412981 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U154
0.010117020457983017 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U34
0.010117020457983017 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U69
0.010117020457983017 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U72
0.010595059022307396 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U126
0.010595059022307396 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U178
0.011205162853002548 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U93
0.011205162853002548 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U179
0.011619982309639454 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U71
0.011619982309639454 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U105
0.011541693471372128 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U79
0.011541693471372128 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U80
0.011541693471372128 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U152
0.011541693471372128 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U153
0.011041302233934402 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/FE_OFC370_n28
0.011041302233934402 core_region_i/data_ram_mux_i/U40
0.01006588339805603 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][16]
0.01006588339805603 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][11]
0.010736148804426193 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][12]
0.011518562212586403 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][20]
0.011518562212586403 core_region_i/data_ram_mux_i/U27
0.0109644066542387 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][31]
0.0109644066542387 core_region_i/data_ram_mux_i/U22
0.01003631018102169 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][15]
0.010641392320394516 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U10
0.010641392320394516 core_region_i/CORE.RISCV_CORE/core_busy_q_reg
0.01009819284081459 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/CS_reg[0]
0.010532550513744354 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]
0.011151587590575218 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]
0.011151587590575218 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]
0.011626478284597397 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
0.011639833450317383 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U57
0.011639833450317383 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U58
0.011639833450317383 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/exc_ctrl_cs_reg[1]
0.011639833450317383 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/U6
0.01117755938321352 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/U3
0.01117755938321352 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/U8
0.01117755938321352 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/U10
0.010553048923611641 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/exc_ctrl_cs_reg[0]
0.010553048923611641 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/U7
0.010095981881022453 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][2]
0.010117520578205585 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U214
0.010117520578205585 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U537
0.01059267669916153 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC454_n327
0.01059267669916153 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U456
0.01059267669916153 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U541
0.011203713715076447 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U459
0.011203713715076447 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/clk_gate_irq_id_q_reg/latch
0.011623106896877289 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][7]
0.011623106896877289 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U461
0.011623106896877289 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U542
0.011551287025213242 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U462
0.011551287025213242 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U515
0.01045164093375206 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[0]
0.010732164606451988 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U528
0.010367855429649353 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U232
0.011379064992070198 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[5]
0.01166361290961504 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[4]
0.01166361290961504 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[3]
0.010850898921489716 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][9]
0.010286002419888973 peripherals_i/apb_event_unit_i/i_interrupt_unit/U12
0.010286002419888973 peripherals_i/apb_event_unit_i/i_interrupt_unit/U31
0.010286002419888973 peripherals_i/apb_event_unit_i/i_interrupt_unit/U201
0.010050964541733265 peripherals_i/apb_event_unit_i/i_interrupt_unit/U48
0.010050964541733265 peripherals_i/apb_event_unit_i/i_interrupt_unit/U49
0.010050964541733265 peripherals_i/apb_event_unit_i/i_interrupt_unit/U153
0.010347080416977406 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][11]
0.010347080416977406 peripherals_i/apb_event_unit_i/i_event_unit/U176
0.010347080416977406 peripherals_i/apb_event_unit_i/i_event_unit/U260
0.010940064676105976 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][9]
0.010940064676105976 peripherals_i/apb_event_unit_i/i_event_unit/U261
0.011501090601086617 peripherals_i/apb_event_unit_i/i_interrupt_unit/U307
0.011501090601086617 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][11]
0.011701570823788643 peripherals_i/apb_event_unit_i/i_event_unit/U307
0.011701570823788643 peripherals_i/apb_event_unit_i/i_sleep_unit/U54
0.01137007400393486 peripherals_i/apb_event_unit_i/i_interrupt_unit/U15
0.01137007400393486 peripherals_i/apb_event_unit_i/i_interrupt_unit/U18
0.01137007400393486 peripherals_i/apb_event_unit_i/i_interrupt_unit/U30
0.01137007400393486 peripherals_i/apb_event_unit_i/U70
0.0107638631016016 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][16]
0.0107638631016016 peripherals_i/apb_event_unit_i/i_sleep_unit/U45
0.010212616994976997 peripherals_i/apb_event_unit_i/i_event_unit/U144
0.010212616994976997 peripherals_i/apb_event_unit_i/i_event_unit/U214
0.010212616994976997 peripherals_i/apb_event_unit_i/i_event_unit/U290
0.010212616994976997 peripherals_i/apb_event_unit_i/i_event_unit/U291
0.010044973343610764 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][16]
0.010044973343610764 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][14]
0.010398836806416512 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][14]
0.010398836806416512 peripherals_i/apb_event_unit_i/i_event_unit/U219
0.010398836806416512 peripherals_i/apb_event_unit_i/i_event_unit/U295
0.01100032590329647 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][15]
0.01100032590329647 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][14]
0.01100032590329647 peripherals_i/apb_event_unit_i/i_event_unit/U195
0.01152191311120987 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][12]
0.01152191311120987 peripherals_i/apb_event_unit_i/i_event_unit/U184
0.01152191311120987 peripherals_i/apb_event_unit_i/i_event_unit/U269
0.01163884811103344 peripherals_i/apb_event_unit_i/i_interrupt_unit/U35
0.01163884811103344 peripherals_i/apb_event_unit_i/i_interrupt_unit/U36
0.011251593939960003 peripherals_i/FE_OFC9_n1
0.011251593939960003 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U348
0.011251593939960003 peripherals_i/apb_event_unit_i/i_interrupt_unit/U19
0.011251593939960003 peripherals_i/apb_event_unit_i/U32
0.010648473165929317 peripherals_i/apb_event_unit_i/i_interrupt_unit/U272
0.010648473165929317 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][31]
0.010648473165929317 peripherals_i/apb_event_unit_i/i_sleep_unit/U36
0.010156159289181232 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][31]
0.01009549479931593 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U490
0.01009549479931593 peripherals_i/apb_event_unit_i/i_interrupt_unit/U302
0.010525722056627274 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U491
0.010525722056627274 peripherals_i/apb_event_unit_i/i_interrupt_unit/U133
0.010525722056627274 peripherals_i/apb_event_unit_i/i_interrupt_unit/U134
0.010525722056627274 peripherals_i/apb_event_unit_i/i_event_unit/U133
0.011144498363137245 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][31]
0.011144498363137245 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][31]
0.01162299606949091 peripherals_i/apb_event_unit_i/i_event_unit/U134
0.01162299606949091 peripherals_i/apb_event_unit_i/i_event_unit/U208
0.01164299063384533 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U249
0.01164299063384533 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U266
0.01164299063384533 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][31]
0.011184588074684143 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][0]
0.010560069233179092 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][2]
0.010560069233179092 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U335
0.010099116712808609 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][0]
0.010099116712808609 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U301
0.010099116712808609 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U410
0.010114045813679695 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U239
0.010114045813679695 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U332
0.010585654526948929 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U206
0.010585654526948929 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U241
0.010585654526948929 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U242
0.011196996085345745 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U436
0.011196996085345745 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U437
0.011196996085345745 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U454
0.011196996085345745 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U455
0.011620547622442245 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][2]
0.011620547622442245 peripherals_i/apb_timer_i/U15
0.011620547622442245 peripherals_i/apb_timer_i/U20
0.01155521534383297 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][0]
0.011060771532356739 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U210
0.011060771532356739 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U251
0.011060771532356739 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U451
0.010458070784807205 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U246
0.010458070784807205 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U369
0.010458070784807205 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U418
0.010458070784807205 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U440
0.010458070784807205 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U441
0.010073786601424217 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][1]
0.010073786601424217 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U458
0.010196167044341564 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][2]
0.010196167044341564 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U244
0.010196167044341564 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U337
0.010196167044341564 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U413
0.010724822990596294 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/clk_gate_regs_q_reg[1]/latch
0.010724822990596294 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][0]
0.011333709582686424 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][2]
0.011333709582686424 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/clk_gate_regs_q_reg[1]/latch
0.01169399730861187 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U25
0.01169399730861187 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U26
0.011530611664056778 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U27
0.011530611664056778 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U31
0.011530611664056778 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U34
0.011530611664056778 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U284
0.011530611664056778 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U294
0.010981074534356594 peripherals_i/apb_timer_i/CTS_ccl_a_buf_00015
0.010981074534356594 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U30
0.010981074534356594 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U121
0.010981074534356594 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U286
0.010981074534356594 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U287
0.010374022647738457 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U156
0.010374022647738457 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U157
0.010374022647738457 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U178
0.010039135813713074 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U29
0.010039135813713074 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U33
0.010039135813713074 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U35
0.010233819484710693 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U36
0.010233819484710693 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U37
0.010233819484710693 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U38
0.010233819484710693 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U290
0.010233819484710693 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U291
0.010787632316350937 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U28
0.010787632316350937 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U125
0.010787632316350937 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U126
0.010787632316350937 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U152
0.010787632316350937 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U173
0.011373289860785007 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[2]
0.011373289860785007 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U153
0.011663265526294708 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[3]
0.011376217007637024 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][24]
0.010771321132779121 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][18]
0.010771321132779121 peripherals_i/apb_spi_master_i/u_rxfifo/U103
0.010217512026429176 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][18]
0.010217512026429176 peripherals_i/apb_spi_master_i/u_rxfifo/U153
0.010043591260910034 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][24]
0.010043591260910034 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][16]
0.010392592288553715 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][24]
0.010392592288553715 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][16]
0.010993070900440216 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][18]
0.010993070900440216 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][16]
0.01151750236749649 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][27]
0.011640815995633602 peripherals_i/apb_spi_master_i/u_rxfifo/U113
0.011258045211434364 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][7]
0.011258045211434364 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][7]
0.010655565187335014 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][26]
0.010655565187335014 peripherals_i/apb_spi_master_i/u_rxfifo/U83
0.010160047560930252 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][19]
0.010160047560930252 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][26]
0.01009286753833294 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][19]
0.01009286753833294 peripherals_i/apb_spi_master_i/u_rxfifo/U143
0.010518919676542282 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][28]
0.010518919676542282 peripherals_i/apb_spi_master_i/u_rxfifo/U88
0.01113738864660263 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][28]
0.01113738864660263 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][20]
0.0116194486618042 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][20]
0.0116194486618042 peripherals_i/apb_spi_master_i/u_rxfifo/U128
0.011646078899502754 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][25]
0.011646078899502754 peripherals_i/apb_spi_master_i/u_rxfifo/U93
0.011191592551767826 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][17]
0.011191592551767826 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][25]
0.010567111894488335 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][17]
0.010567111894488335 peripherals_i/apb_spi_master_i/u_rxfifo/U158
0.011177383363246918 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][22]
0.012006205506622791 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U497
0.012634830549359322 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U495
0.012634830549359322 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U498
0.01258047390729189 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U376
0.01258047390729189 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U424
0.011833015829324722 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][5]
0.011833015829324722 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U270
0.011833015829324722 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U377
0.010862305760383606 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U271
0.010862305760383606 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U272
0.010862305760383606 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U332
0.010159648023545742 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][5]
0.010159648023545742 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U331
0.010185252875089645 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U74
0.010887829586863518 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U77
0.010887829586863518 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U145
0.011797232553362846 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U127
0.012430989183485508 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][19]
0.01235206425189972 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U487
0.01166701503098011 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U312
0.01166701503098011 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U372
0.01166701503098011 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U488
0.010840512812137604 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U107
0.010840512812137604 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U313
0.010343542322516441 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U138
0.010582858696579933 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U279
0.010582858696579933 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U398
0.010582858696579933 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U503
0.012290509417653084 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U150
0.012810595333576202 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U287
0.012563131749629974 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][27]
0.012563131749629974 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U286
0.011771349236369133 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U104
0.011771349236369133 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U185
0.010914260521531105 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U66
0.010471750050783157 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U52
0.010471750050783157 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U53
0.01080477237701416 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U188
0.01080477237701416 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][15]
0.011642447672784328 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][15]
0.011642447672784328 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][13]
0.012504886835813522 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U47
0.012912070378661156 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][15]
0.012538549490272999 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][11]
0.011699402704834938 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]
0.011699402704834938 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U83
0.010875586420297623 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][17]
0.010875586420297623 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U107
0.010548003017902374 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][14]
0.011000331491231918 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][14]
0.011000331491231918 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U71
0.011877251788973808 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][12]
0.011877251788973808 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][12]
0.012967441231012344 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][32]
0.012967441231012344 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][31]
0.012458669021725655 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][31]
0.012458669021725655 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][30]
0.01155645027756691 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][30]
0.01155645027756691 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]
0.010747692547738552 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][8]
0.010747692547738552 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][4]
0.010517189279198647 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][16]
0.010517189279198647 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][4]
0.011053208261728287 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][16]
0.011053208261728287 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U59
0.011944308876991272 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][5]
0.011944308876991272 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U41
0.012706700712442398 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][29]
0.012861758470535278 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][23]
0.012861758470535278 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U58
0.012278434820473194 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][24]
0.012278434820473194 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][21]
0.01138754840940237 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][21]
0.010671054944396019 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/CTS_cdb_buf_00367
0.010671054944396019 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/cg_cell/U3
0.010671054944396019 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][19]
0.010600591078400612 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][19]
0.010600591078400612 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U34
0.01124668214470148 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][22]
0.01124668214470148 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][22]
0.012851585634052753 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U155
0.012857884168624878 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U29
0.012165812775492668 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U49
0.011240217834711075 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U37
0.011240217834711075 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U58
0.011240217834711075 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U61
0.011240217834711075 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U63
0.010568436235189438 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U42
0.010608654469251633 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U32
0.010608654469251633 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U101
0.011315545067191124 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/FE_OFC416_n79
0.011315545067191124 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U27
0.011315545067191124 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U33
0.011315545067191124 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U150
0.012218566611409187 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U46
0.012218566611409187 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U97
0.012218566611409187 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U160
0.01283382810652256 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U112
0.01283382810652256 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U161
0.012721043080091476 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U17
0.011984719894826412 core_region_i/data_ram_mux_i/U29
0.011984719894826412 core_region_i/data_ram_mux_i/U31
0.011099690571427345 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][11]
0.011099690571427345 core_region_i/data_ram_mux_i/U23
0.010547865182161331 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U38
0.010547865182161331 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U48
0.010748586617410183 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][32]
0.010748586617410183 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][32]
0.012432573363184929 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][2]
0.012432573363184929 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][2]
0.012948205694556236 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][20]
0.012685779482126236 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][19]
0.011863933876156807 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][19]
0.01096899714320898 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][31]
0.01096899714320898 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][1]
0.010488380677998066 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][15]
0.010488380677998066 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][1]
0.010793764144182205 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][23]
0.010793764144182205 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][23]
0.011619514785706997 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][22]
0.011253973469138145 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/U9
0.010576734319329262 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][3]
0.010607771575450897 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][4]
0.011310253292322159 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][5]
0.011310253292322159 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U524
0.012214522808790207 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][6]
0.012214522808790207 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U457
0.012214522808790207 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U526
0.012836453504860401 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U106
0.012733209878206253 core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_gate_dbg_cause_q_reg/latch
0.012001045048236847 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[3]
0.012001045048236847 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[2]
0.012001045048236847 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U514
0.011114276945590973 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U65
0.010555041022598743 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[4]
0.010745856910943985 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U42
0.011530391871929169 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U527
0.012426738627254963 core_region_i/U21
0.012426738627254963 core_region_i/U22
0.012426738627254963 core_region_i/U59
0.012426738627254963 core_region_i/U60
0.012426738627254963 core_region_i/U61
0.012426738627254963 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U67
0.012949356809258461 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[30]
0.012949356809258461 peripherals_i/apb_event_unit_i/U9
0.012695747427642345 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[29]
0.012695747427642345 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[31]
0.011877087876200676 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[28]
0.011877087876200676 peripherals_i/apb_event_unit_i/i_interrupt_unit/U72
0.01097961701452732 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U231
0.012538756243884563 peripherals_i/FE_OFC3_n1
0.011702412739396095 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][9]
0.010870285332202911 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][9]
0.010870285332202911 peripherals_i/apb_event_unit_i/i_interrupt_unit/U11
0.010870285332202911 peripherals_i/apb_event_unit_i/i_interrupt_unit/U154
0.010870285332202911 peripherals_i/apb_event_unit_i/i_interrupt_unit/U250
0.010524492710828781 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][10]
0.010524492710828781 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][10]
0.010962080210447311 peripherals_i/apb_event_unit_i/i_event_unit/U166
0.010962080210447311 peripherals_i/apb_event_unit_i/i_event_unit/U198
0.010962080210447311 peripherals_i/apb_event_unit_i/i_event_unit/U266
0.010962080210447311 peripherals_i/apb_event_unit_i/i_event_unit/U267
0.011837074533104897 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][11]
0.011837074533104897 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][10]
0.012663938105106354 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U447
0.012663938105106354 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U457
0.012663938105106354 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][9]
0.012957483530044556 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][9]
0.012464761734008789 peripherals_i/apb_event_unit_i/i_interrupt_unit/U64
0.012464761734008789 peripherals_i/apb_event_unit_i/i_event_unit/U189
0.012464761734008789 peripherals_i/apb_event_unit_i/i_event_unit/U301
0.012464761734008789 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][17]
0.01156629342585802 peripherals_i/apb_event_unit_i/i_interrupt_unit/U43
0.010749610140919685 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][17]
0.010749610140919685 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][16]
0.010500706732273102 peripherals_i/apb_event_unit_i/i_interrupt_unit/U44
0.011023580096662045 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][18]
0.011023580096662045 peripherals_i/apb_event_unit_i/i_interrupt_unit/U27
0.011023580096662045 peripherals_i/apb_event_unit_i/i_interrupt_unit/U57
0.011023580096662045 peripherals_i/apb_event_unit_i/i_event_unit/U294
0.011913414113223553 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U24
0.011913414113223553 peripherals_i/apb_event_unit_i/i_interrupt_unit/U28
0.011913414113223553 peripherals_i/apb_event_unit_i/i_interrupt_unit/U29
0.011913414113223553 peripherals_i/apb_event_unit_i/i_interrupt_unit/U56
0.012686082161962986 peripherals_i/apb_event_unit_i/i_interrupt_unit/U23
0.012686082161962986 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][15]
0.012686082161962986 peripherals_i/apb_event_unit_i/i_event_unit/U268
0.012861553579568863 peripherals_i/apb_event_unit_i/i_interrupt_unit/U20
0.012861553579568863 peripherals_i/apb_event_unit_i/i_interrupt_unit/U38
0.012861553579568863 peripherals_i/apb_event_unit_i/i_interrupt_unit/U39
0.012861553579568863 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][15]
0.012292442843317986 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U356
0.012292442843317986 peripherals_i/apb_event_unit_i/i_interrupt_unit/U21
0.012292442843317986 peripherals_i/apb_event_unit_i/i_interrupt_unit/U63
0.012292442843317986 peripherals_i/apb_event_unit_i/U36
0.011404236778616905 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][29]
0.011404236778616905 peripherals_i/apb_event_unit_i/i_sleep_unit/U38
0.011404236778616905 peripherals_i/apb_event_unit_i/U37
0.01067906804382801 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][29]
0.01067906804382801 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][31]
0.010590464808046818 peripherals_i/apb_event_unit_i/i_interrupt_unit/U299
0.010590464808046818 peripherals_i/apb_event_unit_i/i_event_unit/U233
0.010590464808046818 peripherals_i/apb_event_unit_i/i_event_unit/U235
0.011225766502320766 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][29]
0.012138533405959606 peripherals_i/apb_event_unit_i/i_interrupt_unit/U190
0.012138533405959606 peripherals_i/apb_event_unit_i/i_event_unit/U179
0.012138533405959606 peripherals_i/apb_event_unit_i/i_event_unit/U308
0.01284322701394558 peripherals_i/apb_event_unit_i/i_event_unit/U180
0.01284322701394558 peripherals_i/apb_event_unit_i/i_event_unit/U212
0.01284322701394558 peripherals_i/apb_event_unit_i/i_event_unit/U309
0.01284322701394558 peripherals_i/apb_event_unit_i/i_event_unit/U310
0.012869976460933685 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U236
0.012869976460933685 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][31]
0.01218974869698286 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U248
0.01218974869698286 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][1]
0.011264373548328876 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U331
0.011264373548328876 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U334
0.010581381618976593 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U267
0.010581381618976593 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U244
0.010581381618976593 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U300
0.010581381618976593 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U333
0.010581381618976593 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U408
0.010602639988064766 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][1]
0.011299866251647472 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U203
0.011299866251647472 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U259
0.011299866251647472 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U282
0.011299866251647472 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U283
0.012204575352370739 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U245
0.012204575352370739 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U246
0.012204575352370739 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U414
0.012204575352370739 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U448
0.012204575352370739 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U449
0.0128326416015625 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U207
0.0128326416015625 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U417
0.0128326416015625 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U446
0.0128326416015625 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U447
0.0128326416015625 peripherals_i/apb_timer_i/U21
0.01201150193810463 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][1]
0.01201150193810463 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U250
0.01201150193810463 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U287
0.011123751290142536 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U249
0.011123751290142536 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U262
0.011123751290142536 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U286
0.011123751290142536 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U367
0.011123751290142536 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U421
0.011123751290142536 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U450
0.011123751290142536 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U453
0.01055785920470953 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U248
0.01055785920470953 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U260
0.01055785920470953 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U263
0.01073923148214817 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U362
0.01073923148214817 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U363
0.01073923148214817 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U368
0.01151956059038639 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][16]
0.012417414225637913 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][1]
0.01294725202023983 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][1]
0.01294725202023983 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][0]
0.012702963314950466 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U29
0.012702963314950466 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U299
0.011888133361935616 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U28
0.011888133361935616 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U122
0.011888133361935616 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U166
0.011888133361935616 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U295
0.011888133361935616 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U296
0.011888133361935616 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U298
0.010988753288984299 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[2]
0.010988753288984299 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[0]
0.0104923564940691 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U30
0.0104923564940691 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U78
0.0104923564940691 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U303
0.0104923564940691 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[1]
0.01077962014824152 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U31
0.01077962014824152 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U77
0.01077962014824152 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U156
0.01077962014824152 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U157
0.01077962014824152 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U302
0.01159866526722908 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[16]
0.012465717270970345 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[1]
0.012465717270970345 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U170
0.012896649539470673 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[0]
0.012864425778388977 peripherals_i/apb_spi_master_i/u_rxfifo/U178
0.013339322991669178 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][14]
0.014258114621043205 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][21]
0.014258114621043205 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U330
0.014258114621043205 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U532
0.014200668781995773 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U420
0.014200668781995773 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U494
0.013150962069630623 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U421
0.011777985841035843 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][21]
0.011777985841035843 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U276
0.011777985841035843 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U278
0.011777985841035843 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U338
0.010781346820294857 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U277
0.010816391557455063 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][21]
0.010816391557455063 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U59
0.011810382828116417 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U129
0.013094369322061539 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U75
0.013094369322061539 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U130
0.013981852680444717 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U78
0.013851158320903778 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U294
0.013851158320903778 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U296
0.013851158320903778 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U416
0.013851158320903778 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U417
0.012856082990765572 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U108
0.012856082990765572 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U295
0.011661307886242867 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U93
0.011661307886242867 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U139
0.011661307886242867 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U299
0.010940518230199814 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U133
0.011275451630353928 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][27]
0.0124235600233078 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U370
0.0124235600233078 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U371
0.0124235600233078 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U517
0.0124235600233078 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U518
0.01370748970657587 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][27]
0.01370748970657587 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U83
0.01370748970657587 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U84
0.01370748970657587 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U285
0.014445967972278595 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U151
0.014445967972278595 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U329
0.014085162431001663 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U328
0.012945050373673439 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][11]
0.012945050373673439 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U65
0.011712135747075081 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U120
0.011548483744263649 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][23]
0.011548483744263649 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][23]
0.012746889144182205 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U116
0.012746889144182205 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U119
0.01398168783634901 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][23]
0.01398168783634901 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][23]
0.014564983546733856 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][13]
0.014030283316969872 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]
0.014030283316969872 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U118
0.012828517705202103 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]
0.011648207902908325 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][17]
0.011648207902908325 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U58
0.011648207902908325 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U59
0.011177798733115196 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][17]
0.011177798733115196 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U106
0.011177798733115196 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00299
0.011823495849967003 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U70
0.013077056035399437 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U94
0.014245368540287018 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][32]
0.0146361468359828 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U64
0.0146361468359828 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U124
0.01390878763049841 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U76
0.012619191780686378 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U61
0.011464042589068413 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U97
0.01113700307905674 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U32
0.011907270178198814 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U39
0.013185571879148483 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U60
0.0142790786921978 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U44
0.0142790786921978 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U56
0.014502347446978092 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][24]
0.012391719967126846 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.01136460155248642 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/cg_cell/clk_en_reg
0.01136460155248642 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U42
0.01126151904463768 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][9]
0.012183735147118568 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U46
0.013486910611391068 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U38
0.013495810329914093 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U7
0.013495810329914093 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U48
0.013495810329914093 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U50
0.013495810329914093 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U64
0.012172878719866276 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U60
0.01121385395526886 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U56
0.01121385395526886 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U57
0.01127418503165245 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U20
0.01127418503165245 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U26
0.01127418503165245 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U59
0.012288659811019897 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U15
0.012288659811019897 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U22
0.013583457097411156 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U18
0.013583457097411156 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U21
0.013583457097411156 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U47
0.01446564868092537 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U44
0.01446564868092537 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U65
0.014304745011031628 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U23
0.014304745011031628 core_region_i/data_ram_mux_i/U32
0.01325028482824564 core_region_i/data_ram_mux_i/U26
0.011982040479779243 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][18]
0.011982040479779243 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][26]
0.011189913377165794 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][18]
0.011474287137389183 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][8]
0.011474287137389183 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U25
0.012600431218743324 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U50
0.013878711499273777 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U23
0.014614922925829887 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U41
0.014238913543522358 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U35
0.014238913543522358 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U45
0.013063518330454826 core_region_i/FE_OFC128_n1
0.013063518330454826 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U26
0.011784451082348824 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U22
0.011098979040980339 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U37
0.011538720689713955 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U34
0.011538720689713955 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U36
0.012723135761916637 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][22]
0.012279482558369637 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U133
0.013575972989201546 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U110
0.013575972989201546 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U132
0.013575972989201546 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U522
0.014320414513349533 FE_OFC0_n1
0.011469084769487381 core_region_i/U28
0.011469084769487381 core_region_i/U33
0.012589036487042904 core_region_i/U16
0.012589036487042904 core_region_i/U23
0.012589036487042904 core_region_i/U27
0.013869397342205048 core_region_i/U24
0.013869397342205048 core_region_i/U39
0.013869397342205048 core_region_i/U57
0.014615779742598534 core_region_i/U58
0.014252562075853348 core_region_i/U55
0.014252562075853348 core_region_i/U56
0.013081889599561691 peripherals_i/apb_event_unit_i/i_interrupt_unit/U86
0.013081889599561691 peripherals_i/apb_event_unit_i/i_interrupt_unit/U107
0.011799328029155731 peripherals_i/apb_event_unit_i/i_interrupt_unit/U65
0.011799328029155731 peripherals_i/apb_event_unit_i/i_interrupt_unit/U108
0.011102298274636269 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[25]
0.011102298274636269 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[22]
0.011528996750712395 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[20]
0.012708635069429874 peripherals_i/apb_event_unit_i/i_interrupt_unit/U68
0.014554889872670174 peripherals_i/apb_event_unit_i/i_sleep_unit/U28
0.012844163924455643 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][8]
0.012844163924455643 peripherals_i/apb_event_unit_i/i_interrupt_unit/U251
0.011651474982500076 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][8]
0.011651474982500076 peripherals_i/apb_event_unit_i/i_interrupt_unit/U10
0.011651474982500076 peripherals_i/apb_event_unit_i/i_interrupt_unit/U258
0.011154155246913433 peripherals_i/apb_event_unit_i/i_interrupt_unit/U50
0.011154155246913433 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][9]
0.011777585372328758 peripherals_i/apb_event_unit_i/i_event_unit/U181
0.011777585372328758 peripherals_i/apb_event_unit_i/i_event_unit/U182
0.011777585372328758 peripherals_i/apb_event_unit_i/i_event_unit/U197
0.011777585372328758 peripherals_i/apb_event_unit_i/i_event_unit/U259
0.013027071952819824 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][9]
0.014208229258656502 peripherals_i/apb_event_unit_i/i_interrupt_unit/U306
0.013922180980443954 peripherals_i/apb_event_unit_i/i_interrupt_unit/U58
0.013922180980443954 peripherals_i/apb_event_unit_i/i_interrupt_unit/U59
0.013922180980443954 peripherals_i/apb_event_unit_i/i_event_unit/U60
0.013922180980443954 peripherals_i/apb_event_unit_i/i_event_unit/U61
0.013922180980443954 peripherals_i/apb_event_unit_i/i_event_unit/U190
0.013922180980443954 peripherals_i/apb_event_unit_i/U68
0.012637622654438019 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][17]
0.012637622654438019 peripherals_i/apb_event_unit_i/i_event_unit/U215
0.012637622654438019 peripherals_i/apb_event_unit_i/i_event_unit/U278
0.012637622654438019 peripherals_i/apb_event_unit_i/i_event_unit/U279
0.011117269285023212 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][18]
0.0118683110922575 peripherals_i/apb_event_unit_i/i_interrupt_unit/U25
0.0118683110922575 peripherals_i/apb_event_unit_i/i_interrupt_unit/U42
0.0118683110922575 peripherals_i/apb_event_unit_i/i_interrupt_unit/U262
0.0118683110922575 peripherals_i/apb_event_unit_i/i_event_unit/U26
0.0118683110922575 peripherals_i/apb_event_unit_i/i_event_unit/U27
0.013144304975867271 peripherals_i/apb_event_unit_i/i_interrupt_unit/U26
0.013144304975867271 peripherals_i/apb_event_unit_i/i_event_unit/U25
0.013144304975867271 peripherals_i/apb_event_unit_i/i_event_unit/U45
0.013144304975867271 peripherals_i/apb_event_unit_i/i_event_unit/U58
0.013144304975867271 peripherals_i/apb_event_unit_i/i_event_unit/U59
0.01425201166421175 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][23]
0.01425201166421175 peripherals_i/apb_event_unit_i/i_interrupt_unit/U187
0.014504054561257362 peripherals_i/apb_event_unit_i/i_interrupt_unit/U22
0.014504054561257362 peripherals_i/apb_event_unit_i/i_interrupt_unit/U41
0.014504054561257362 peripherals_i/apb_event_unit_i/i_interrupt_unit/U113
0.014504054561257362 peripherals_i/apb_event_unit_i/i_interrupt_unit/U118
0.014504054561257362 peripherals_i/apb_event_unit_i/i_interrupt_unit/U217
0.013689320534467697 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U332
0.013689320534467697 peripherals_i/apb_event_unit_i/i_interrupt_unit/U37
0.013689320534467697 peripherals_i/apb_event_unit_i/i_interrupt_unit/U40
0.01241692341864109 peripherals_i/apb_event_unit_i/i_interrupt_unit/U274
0.01241692341864109 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][28]
0.01241692341864109 peripherals_i/apb_event_unit_i/i_sleep_unit/U32
0.011247663758695126 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][29]
0.011247663758695126 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][29]
0.012154019437730312 peripherals_i/apb_event_unit_i/i_interrupt_unit/U119
0.012154019437730312 peripherals_i/apb_event_unit_i/i_interrupt_unit/U120
0.012154019437730312 peripherals_i/apb_event_unit_i/i_interrupt_unit/U185
0.012154019437730312 peripherals_i/apb_event_unit_i/i_interrupt_unit/U215
0.012154019437730312 peripherals_i/apb_event_unit_i/i_interrupt_unit/U298
0.01345769315958023 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][29]
0.014464296400547028 peripherals_i/apb_event_unit_i/i_event_unit/U311
0.014501847326755524 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][29]
0.014501847326755524 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][29]
0.013528911396861076 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U260
0.013528911396861076 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][17]
0.012206142768263817 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][16]
0.012206142768263817 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U371
0.011230961419641972 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U251
0.011230961419641972 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U469
0.011230961419641972 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U240
0.011230961419641972 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U256
0.011230961419641972 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U369
0.011230961419641972 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U370
0.011230961419641972 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U396
0.011264052242040634 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][16]
0.011264052242040634 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U202
0.012264586985111237 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U468
0.012264586985111237 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U470
0.012264586985111237 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U570
0.012264586985111237 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U258
0.012264586985111237 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U412
0.013561714440584183 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U200
0.013561714440584183 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U411
0.013561714440584183 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U413
0.014462191611528397 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U206
0.014462191611528397 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U419
0.014462191611528397 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U415
0.014462191611528397 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U482
0.014328671619296074 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U5
0.014328671619296074 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U304
0.014328671619296074 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U415
0.014328671619296074 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U416
0.014328671619296074 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U486
0.013286944478750229 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U335
0.013286944478750229 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U336
0.012014917097985744 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][17]
0.012014917097985744 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U455
0.011202799156308174 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][16]
0.011202799156308174 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U452
0.011202799156308174 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U454
0.011459635570645332 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][17]
0.011459635570645332 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U361
0.011459635570645332 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U405
0.011459635570645332 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U406
0.012573568150401115 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][16]
0.013856077566742897 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][16]
0.014612778089940548 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][17]
0.014612778089940548 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][17]
0.014262884855270386 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][0]
0.014262884855270386 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U73
0.014262884855270386 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U74
0.014262884855270386 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U79
0.013097679242491722 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U158
0.013097679242491722 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U159
0.011812380515038967 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[16]
0.011104406788945198 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U81
0.011104406788945198 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U83
0.01151824276894331 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[17]
0.01151824276894331 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U79
0.01151824276894331 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U82
0.01151824276894331 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U292
0.012693047523498535 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U142
0.012693047523498535 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U169
0.012693047523498535 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U183
0.013936081901192665 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[19]
0.015417155809700489 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][15]
0.015417155809700489 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U531
0.015357517637312412 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U368
0.015357517637312412 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U493
0.015357517637312412 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U535
0.015357517637312412 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U536
0.014090625569224358 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][14]
0.014090625569224358 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U369
0.014090625569224358 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U375
0.012428788468241692 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][30]
0.012428788468241692 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U336
0.011221518740057945 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14]
0.011221518740057945 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U316
0.011221518740057945 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U337
0.011264589615166187 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][15]
0.011264589615166187 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U89
0.012469656765460968 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U95
0.012469656765460968 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U141
0.012469656765460968 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U147
0.012469656765460968 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U148
0.012469656765460968 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U153
0.014024393633008003 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U63
0.014024393633008003 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U90
0.015095165930688381 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][19]
0.015095165930688381 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][19]
0.014927146956324577 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U297
0.014927146956324577 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U367
0.014927146956324577 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U481
0.014927146956324577 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U485
0.014927146956324577 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U486
0.013708294369280338 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][18]
0.013708294369280338 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U298
0.012247675098478794 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][18]
0.012247675098478794 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U92
0.011365300044417381 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U132
0.011769231408834457 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][23]
0.013163949362933636 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][26]
0.013163949362933636 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U400
0.01472453586757183 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U283
0.01472453586757183 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U284
0.01472453586757183 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U401
0.015621310099959373 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U318
0.015621310099959373 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U319
0.015621310099959373 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U320
0.015621310099959373 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U389
0.01517978124320507 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][10]
0.01517978124320507 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U327
0.013789600692689419 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][10]
0.013789600692689419 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U68
0.013789600692689419 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U123
0.012286767363548279 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U69
0.012286767363548279 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U121
0.01354461070150137 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][18]
0.015758022665977478 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U115
0.015106498263776302 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][13]
0.015106498263776302 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U46
0.01364237442612648 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][16]
0.012413321062922478 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][25]
0.012413321062922478 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][25]
0.013937495648860931 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][33]
0.01535855047404766 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][33]
0.01535855047404766 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][19]
0.015834160149097443 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U80
0.014949902892112732 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][27]
0.014949902892112732 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][19]
0.013382159173488617 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][27]
0.013382159173488617 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U89
0.01197860762476921 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][26]
0.01197860762476921 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U32
0.011583251878619194 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][17]
0.011583251878619194 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][17]
0.012523436918854713 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][12]
0.014081597328186035 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][32]
0.01541411504149437 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][26]
0.015686368569731712 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][34]
0.014669744297862053 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][18]
0.01311522163450718 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][3]
0.011862939223647118 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][9]
0.01173506397753954 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][3]
0.012855187058448792 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][20]
0.012855187058448792 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/Pop_Pointer_CS_reg[0]
0.014439422637224197 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U64
0.014439422637224197 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][14]
0.01564323529601097 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][14]
0.01565375179052353 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][12]
0.01565375179052353 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][12]
0.014450405724346638 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][17]
0.014450405724346638 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][17]
0.012842265889048576 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][15]
0.012842265889048576 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][15]
0.011677533388137817 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U24
0.011677533388137817 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][23]
0.011677533388137817 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][23]
0.011753629893064499 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][19]
0.011753629893064499 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][19]
0.012990843504667282 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][32]
0.014568716287612915 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][24]
0.014162990264594555 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][26]
0.011650733649730682 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][8]
0.011994147673249245 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][10]
0.013362273573875427 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][10]
0.014916123822331429 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][24]
0.014916123822331429 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][4]
0.015811149030923843 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][24]
0.015811149030923843 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][4]
0.015353724360466003 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][9]
0.015353724360466003 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][9]
0.013924458995461464 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][30]
0.013924458995461464 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][30]
0.012369776144623756 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][7]
0.012369776144623756 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][7]
0.011537984013557434 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][13]
0.011537984013557434 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][13]
0.013519656844437122 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][14]
0.013519656844437122 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][14]
0.015025986358523369 core_region_i/FE_OFC129_n1
0.014558755792677402 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U521
0.015465816482901573 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U124
0.01198718510568142 core_region_i/U74
0.013347852975130081 core_region_i/U19
0.013347852975130081 core_region_i/U38
0.014904315583407879 core_region_i/U25
0.014904315583407879 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[27]
0.014904315583407879 peripherals_i/apb_event_unit_i/U8
0.014904315583407879 peripherals_i/apb_event_unit_i/U15
0.015811800956726074 core_region_i/U15
0.015811800956726074 core_region_i/U53
0.015811800956726074 core_region_i/U54
0.015811800956726074 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[26]
0.015370024368166924 core_region_i/U14
0.015370024368166924 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[24]
0.015370024368166924 peripherals_i/apb_event_unit_i/U11
0.013946586288511753 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[23]
0.013946586288511753 peripherals_i/apb_event_unit_i/i_interrupt_unit/U96
0.013946586288511753 peripherals_i/apb_event_unit_i/i_interrupt_unit/U105
0.012387715280056 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[21]
0.012387715280056 peripherals_i/apb_event_unit_i/i_interrupt_unit/U97
0.012387715280056 peripherals_i/apb_event_unit_i/i_interrupt_unit/U106
0.011541899293661118 peripherals_i/apb_event_unit_i/i_interrupt_unit/U93
0.012063834816217422 peripherals_i/apb_event_unit_i/i_interrupt_unit/U74
0.012063834816217422 peripherals_i/apb_event_unit_i/i_interrupt_unit/U104
0.012063834816217422 peripherals_i/apb_event_unit_i/i_sleep_unit/U13
0.013501890935003757 peripherals_i/apb_event_unit_i/i_sleep_unit/SLEEP_STATE_Q_reg[1]
0.013501890935003757 peripherals_i/apb_event_unit_i/i_sleep_unit/U14
0.013501890935003757 peripherals_i/apb_event_unit_i/i_sleep_unit/U18
0.015012438409030437 peripherals_i/apb_event_unit_i/i_sleep_unit/U12
0.015012438409030437 peripherals_i/apb_event_unit_i/i_sleep_unit/U15
0.015012438409030437 peripherals_i/apb_event_unit_i/i_sleep_unit/U16
0.015012438409030437 peripherals_i/apb_event_unit_i/i_sleep_unit/U17
0.015751389786601067 peripherals_i/apb_event_unit_i/i_sleep_unit/U5
0.015751389786601067 peripherals_i/apb_event_unit_i/i_sleep_unit/U6
0.01512671448290348 peripherals_i/apb_event_unit_i/i_sleep_unit/U7
0.013667291961610317 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][8]
0.01221348624676466 peripherals_i/apb_event_unit_i/i_interrupt_unit/U130
0.01221348624676466 peripherals_i/apb_event_unit_i/i_interrupt_unit/U211
0.01221348624676466 peripherals_i/apb_event_unit_i/i_interrupt_unit/U259
0.0116056427359581 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][9]
0.012361820787191391 peripherals_i/apb_event_unit_i/i_interrupt_unit/U129
0.012361820787191391 peripherals_i/apb_event_unit_i/i_event_unit/U222
0.012361820787191391 peripherals_i/apb_event_unit_i/i_event_unit/U258
0.0138802919536829 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][8]
0.0138802919536829 peripherals_i/apb_event_unit_i/i_event_unit/U161
0.015316278673708439 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U449
0.015316278673708439 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][8]
0.01582561992108822 peripherals_i/apb_event_unit_i/i_event_unit/U300
0.01582561992108822 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][8]
0.01582561992108822 peripherals_i/apb_event_unit_i/i_sleep_unit/U53
0.014968271367251873 peripherals_i/apb_event_unit_i/i_interrupt_unit/FE_OFC250_n151
0.014968271367251873 peripherals_i/apb_event_unit_i/i_event_unit/U22
0.014968271367251873 peripherals_i/apb_event_unit_i/i_event_unit/U23
0.014968271367251873 peripherals_i/apb_event_unit_i/i_event_unit/U24
0.014968271367251873 peripherals_i/apb_event_unit_i/i_event_unit/U62
0.013406505808234215 peripherals_i/apb_event_unit_i/i_interrupt_unit/U117
0.013406505808234215 peripherals_i/apb_event_unit_i/i_event_unit/U43
0.011988808400928974 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][18]
0.011988808400928974 peripherals_i/apb_event_unit_i/i_interrupt_unit/U116
0.011988808400928974 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][17]
0.011560987681150436 peripherals_i/apb_event_unit_i/i_interrupt_unit/U175
0.011560987681150436 peripherals_i/apb_event_unit_i/i_interrupt_unit/U176
0.011560987681150436 peripherals_i/apb_event_unit_i/i_interrupt_unit/U184
0.012477625161409378 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][18]
0.012477625161409378 peripherals_i/apb_event_unit_i/i_interrupt_unit/U263
0.014032789506018162 peripherals_i/apb_event_unit_i/i_event_unit/U36
0.014032789506018162 peripherals_i/apb_event_unit_i/i_event_unit/U42
0.014032789506018162 peripherals_i/apb_event_unit_i/i_event_unit/U46
0.014032789506018162 peripherals_i/apb_event_unit_i/i_event_unit/U55
0.014032789506018162 peripherals_i/apb_event_unit_i/i_event_unit/U57
0.014032789506018162 peripherals_i/apb_event_unit_i/U43
0.015382394194602966 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U370
0.015382394194602966 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][23]
0.015382394194602966 peripherals_i/apb_event_unit_i/i_event_unit/U30
0.015689492225646973 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][23]
0.015689492225646973 peripherals_i/apb_event_unit_i/i_interrupt_unit/U216
0.015689492225646973 peripherals_i/apb_event_unit_i/i_interrupt_unit/U270
0.014697030186653137 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U324
0.014697030186653137 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][23]
0.014697030186653137 peripherals_i/apb_event_unit_i/U25
0.013146639801561832 peripherals_i/apb_event_unit_i/i_interrupt_unit/U268
0.013146639801561832 peripherals_i/apb_event_unit_i/U21
0.013146639801561832 peripherals_i/apb_event_unit_i/U24
0.011878694407641888 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][28]
0.011878694407641888 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][28]
0.011718584224581718 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][28]
0.012819175608456135 peripherals_i/apb_event_unit_i/i_interrupt_unit/U131
0.012819175608456135 peripherals_i/apb_event_unit_i/i_interrupt_unit/U132
0.012819175608456135 peripherals_i/apb_event_unit_i/i_interrupt_unit/U296
0.012819175608456135 peripherals_i/apb_event_unit_i/i_interrupt_unit/U297
0.014403779059648514 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][28]
0.014403779059648514 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][28]
0.015627622604370117 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][29]
0.015627622604370117 peripherals_i/apb_event_unit_i/i_event_unit/U220
0.015673188492655754 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][28]
0.014490081928670406 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][31]
0.012882058508694172 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][18]
0.012882058508694172 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U365
0.012882058508694172 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U397
0.01169760525226593 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U260
0.01169760525226593 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U261
0.01169760525226593 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U316
0.01169760525226593 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U364
0.011740497313439846 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][17]
0.012960703112185001 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U262
0.012960703112185001 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U263
0.012960703112185001 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U264
0.01454138197004795 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U441
0.01454138197004795 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U450
0.01454138197004795 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U451
0.01454138197004795 peripherals_i/apb_timer_i/U22
0.015638448297977448 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U204
0.015638448297977448 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U372
0.015638448297977448 peripherals_i/apb_timer_i/U17
0.01547587476670742 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U370
0.01547587476670742 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U371
0.01547587476670742 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U417
0.014206805266439915 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][31]
0.014206805266439915 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U247
0.014206805266439915 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U434
0.014206805266439915 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U435
0.012656635604798794 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U266
0.012656635604798794 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U445
0.011665740981698036 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U264
0.011665740981698036 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U267
0.011665740981698036 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U320
0.011975714936852455 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U265
0.011975714936852455 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U384
0.011975714936852455 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U385
0.01538257859647274 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U77
0.01538257859647274 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U78
0.01538257859647274 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U81
0.01538257859647274 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U82
0.013965783640742302 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U75
0.013965783640742302 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U148
0.013965783640742302 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U162
0.013965783640742302 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U173
0.013965783640742302 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U288
0.012403573840856552 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[17]
0.011544435285031796 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U21
0.011544435285031796 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U23
0.011544435285031796 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U85
0.011544435285031796 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U86
0.012050717137753963 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U22
0.012050717137753963 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U24
0.012050717137753963 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U84
0.013482896611094475 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U144
0.013482896611094475 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U168
0.013482896611094475 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U181
0.014997497200965881 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[18]
0.015313684940338135 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][30]
0.015313684940338135 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U521
0.01525305025279522 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U378
0.01525305025279522 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U522
0.01525305025279522 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U529
0.01525305025279522 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U530
0.014001837000250816 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U255
0.014001837000250816 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U315
0.014001837000250816 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U374
0.014001837000250816 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U386
0.012361431494355202 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][15]
0.012361431494355202 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U257
0.012361431494355202 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U418
0.011169915087521076 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U256
0.011169915087521076 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U265
0.011169915087521076 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U317
0.011212344281375408 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][31]
0.011212344281375408 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U266
0.012401528656482697 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U262
0.012401528656482697 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U340
0.013936012983322144 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U96
0.013936012983322144 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U142
0.013936012983322144 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U154
0.014993317425251007 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][18]
0.01482870988547802 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][2]
0.01482870988547802 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U482
0.01482870988547802 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U483
0.01482870988547802 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U484
0.013627534732222557 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U366
0.013627534732222557 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U428
0.013627534732222557 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U429
0.012187870219349861 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U301
0.012187870219349861 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U302
0.011318594217300415 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U404
0.011318594217300415 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U405
0.011318594217300415 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U501
0.011718157678842545 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U268
0.011718157678842545 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U269
0.013095082715153694 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U282
0.013095082715153694 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U513
0.014635703526437283 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][10]
0.014635703526437283 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][26]
0.015521649271249771 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U388
0.015521649271249771 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U390
0.015521649271249771 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U515
0.015521649271249771 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U520
0.015087611973285675 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][11]
0.015087611973285675 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U391
0.015087611973285675 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U519
0.01371779479086399 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][11]
0.012236617505550385 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U124
0.012039213441312313 core_region_i/FE_OFC947_n1
0.012039213441312313 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][18]
0.013478045351803303 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][18]
0.014960609376430511 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][18]
0.014960609376430511 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U34
0.015660777688026428 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]
0.015660777688026428 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U49
0.015018259175121784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][11]
0.015018259175121784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][5]
0.013574296608567238 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][11]
0.01215540710836649 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][25]
0.011588012799620628 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][33]
0.011588012799620628 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][25]
0.013861536979675293 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U104
0.01526167243719101 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U113
0.015729980543255806 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][19]
0.011929413303732872 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][26]
0.01154068112373352 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][26]
0.01154068112373352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U98
0.01154068112373352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U109
0.012468991801142693 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][12]
0.012468991801142693 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U22
0.012468991801142693 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U24
0.014006609097123146 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][32]
0.014006609097123146 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U20
0.014006609097123146 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U106
0.01532149501144886 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][26]
0.01532149501144886 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U19
0.01559048518538475 core_region_i/FE_OFC58_n1
0.01559048518538475 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][34]
0.01559048518538475 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U55
0.01458805799484253 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][18]
0.01458805799484253 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U54
0.013054764829576015 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][10]
0.013054764829576015 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][10]
0.011691776104271412 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][20]
0.011691776104271412 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U31
0.012794852256774902 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U21
0.014355611056089401 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U17
0.014355611056089401 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U63
0.015541553497314453 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U41
0.015541553497314453 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U49
0.01555139571428299 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U53
0.012779833748936653 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U57
0.011632353067398071 FE_OFC59_n1
0.011708667501807213 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U39
0.011708667501807213 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U44
0.0129300057888031 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][32]
0.014487145468592644 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][24]
0.012563707306981087 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U31
0.011609554290771484 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][25]
0.011609554290771484 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U43
0.011946849524974823 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U49
0.013294434174895287 core_region_i/FE_OFC60_n1
0.013294434174895287 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U46
0.014825282618403435 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U53
0.01570688560605049 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U33
0.0152555201202631 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U52
0.013846468180418015 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U27
0.013846468180418015 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U51
0.011495156213641167 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.011495156213641167 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U42
0.012026797980070114 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/CTS_cdb_buf_00368
0.012026797980070114 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/cg_cell/U3
0.012026797980070114 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U40
0.01243951078504324 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/CS_reg[1]
0.015301339328289032 core_region_i/core2axi_i/core2axi_i/U12
0.015301339328289032 core_region_i/core2axi_i/core2axi_i/U30
0.015588542446494102 core_region_i/core2axi_i/core2axi_i/U16
0.015588542446494102 core_region_i/core2axi_i/core2axi_i/U23
0.014598704874515533 core_region_i/core2axi_i/core2axi_i/U17
0.014477362856268883 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U525
0.01258617639541626 peripherals_i/genblk1[0].core_clock_gate/U2
0.011940057389438152 core_region_i/U32
0.011940057389438152 core_region_i/U75
0.013280283659696579 core_region_i/U13
0.014813701622188091 core_region_i/U18
0.014813701622188091 core_region_i/U37
0.015707580372691154 core_region_i/U51
0.015707580372691154 peripherals_i/apb_event_unit_i/U10
0.015271632000803947 core_region_i/U52
0.015271632000803947 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[19]
0.015271632000803947 peripherals_i/apb_event_unit_i/i_interrupt_unit/U87
0.013868317008018494 peripherals_i/apb_event_unit_i/i_interrupt_unit/U92
0.013868317008018494 peripherals_i/apb_event_unit_i/i_interrupt_unit/U94
0.013868317008018494 peripherals_i/apb_event_unit_i/i_interrupt_unit/U95
0.012331940233707428 core_region_i/U49
0.012331940233707428 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[16]
0.011499030515551567 peripherals_i/apb_event_unit_i/i_interrupt_unit/U100
0.011499030515551567 peripherals_i/apb_event_unit_i/U16
0.012015026062726974 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[13]
0.012015026062726974 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[15]
0.013434400781989098 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[14]
0.013434400781989098 peripherals_i/apb_event_unit_i/i_interrupt_unit/U71
0.01492508128285408 peripherals_i/apb_event_unit_i/i_sleep_unit/U9
0.0156545452773571 peripherals_i/apb_event_unit_i/i_sleep_unit/SLEEP_STATE_Q_reg[0]
0.01503884419798851 peripherals_i/apb_event_unit_i/CTS_ccl_a_buf_00008
0.01503884419798851 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][0]
0.013599507510662079 peripherals_i/apb_event_unit_i/i_interrupt_unit/U9
0.013599507510662079 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][0]
0.013599507510662079 peripherals_i/apb_event_unit_i/i_sleep_unit/U23
0.012165245600044727 peripherals_i/apb_event_unit_i/i_interrupt_unit/U60
0.012165245600044727 peripherals_i/apb_event_unit_i/i_interrupt_unit/U127
0.012165245600044727 peripherals_i/apb_event_unit_i/i_interrupt_unit/U128
0.012165245600044727 peripherals_i/apb_event_unit_i/i_interrupt_unit/U206
0.011564759537577629 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][8]
0.011564759537577629 peripherals_i/apb_event_unit_i/i_sleep_unit/U25
0.011564759537577629 peripherals_i/apb_event_unit_i/i_sleep_unit/U26
0.01230898778885603 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][8]
0.01230898778885603 peripherals_i/apb_event_unit_i/i_event_unit/U162
0.013804828748106956 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][8]
0.013804828748106956 peripherals_i/apb_event_unit_i/i_event_unit/U263
0.0152195505797863 peripherals_i/apb_event_unit_i/i_event_unit/U262
0.015721023082733154 peripherals_i/apb_event_unit_i/i_sleep_unit/U21
0.015721023082733154 peripherals_i/apb_event_unit_i/i_sleep_unit/U24
0.014875512570142746 peripherals_i/apb_event_unit_i/i_interrupt_unit/U111
0.014875512570142746 peripherals_i/apb_event_unit_i/i_interrupt_unit/U265
0.014875512570142746 peripherals_i/apb_event_unit_i/i_sleep_unit/U20
0.013335969299077988 peripherals_i/apb_event_unit_i/i_interrupt_unit/U109
0.013335969299077988 peripherals_i/apb_event_unit_i/i_interrupt_unit/U110
0.013335969299077988 peripherals_i/apb_event_unit_i/i_interrupt_unit/U115
0.013335969299077988 peripherals_i/apb_event_unit_i/i_interrupt_unit/U181
0.013335969299077988 peripherals_i/apb_event_unit_i/i_interrupt_unit/U214
0.013335969299077988 peripherals_i/apb_event_unit_i/i_interrupt_unit/U264
0.011938928626477718 peripherals_i/apb_event_unit_i/i_interrupt_unit/U112
0.011938928626477718 peripherals_i/apb_event_unit_i/i_event_unit/U122
0.011518276296555996 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U569
0.011518276296555996 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U571
0.011518276296555996 peripherals_i/apb_event_unit_i/i_interrupt_unit/FE_OFC226_n148
0.011518276296555996 peripherals_i/apb_event_unit_i/i_interrupt_unit/U4
0.013958320021629333 peripherals_i/apb_event_unit_i/i_interrupt_unit/U277
0.013958320021629333 peripherals_i/apb_event_unit_i/i_event_unit/U56
0.013958320021629333 peripherals_i/apb_event_unit_i/i_sleep_unit/U40
0.013958320021629333 peripherals_i/apb_event_unit_i/U42
0.015290199778974056 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][23]
0.015290199778974056 peripherals_i/apb_event_unit_i/i_sleep_unit/U34
0.01559366099536419 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U444
0.01559366099536419 peripherals_i/apb_event_unit_i/U28
0.014615120366215706 peripherals_i/apb_event_unit_i/i_event_unit/U231
0.014615120366215706 peripherals_i/apb_event_unit_i/i_sleep_unit/U30
0.013085922226309776 peripherals_i/apb_event_unit_i/i_interrupt_unit/U266
0.013085922226309776 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][30]
0.013085922226309776 peripherals_i/apb_event_unit_i/U20
0.011834792792797089 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][30]
0.011834792792797089 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][30]
0.011675683781504631 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U496
0.011675683781504631 peripherals_i/apb_event_unit_i/i_event_unit/U227
0.011675683781504631 peripherals_i/apb_event_unit_i/i_event_unit/U229
0.012759477831423283 peripherals_i/apb_event_unit_i/i_interrupt_unit/U172
0.012759477831423283 peripherals_i/apb_event_unit_i/i_interrupt_unit/U304
0.012759477831423283 peripherals_i/apb_event_unit_i/i_event_unit/U155
0.014320571906864643 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][30]
0.015526235103607178 peripherals_i/apb_event_unit_i/i_event_unit/U156
0.015526235103607178 peripherals_i/apb_event_unit_i/i_event_unit/U320
0.015526235103607178 peripherals_i/apb_event_unit_i/i_event_unit/U321
0.015570608898997307 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U246
0.015570608898997307 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][28]
0.01440408080816269 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U378
0.012819085270166397 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U402
0.011652152985334396 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U243
0.011652152985334396 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U249
0.011652152985334396 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U363
0.011695725843310356 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][19]
0.011695725843310356 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][18]
0.012900300323963165 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][31]
0.012900300323963165 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U211
0.014460219070315361 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U430
0.014460219070315361 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U440
0.015542957000434399 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U431
0.015542957000434399 peripherals_i/apb_timer_i/U12
0.015383109450340271 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][18]
0.014131642878055573 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U448
0.012602511793375015 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U215
0.012602511793375015 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U449
0.011624440550804138 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U255
0.011624440550804138 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U268
0.011624440550804138 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U322
0.011624440550804138 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U444
0.01192876324057579 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U386
0.01192876324057579 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U407
0.013261759653687477 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][19]
0.013261759653687477 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][18]
0.014797746203839779 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][18]
0.014797746203839779 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][18]
0.015703991055488586 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][19]
0.015703991055488586 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][19]
0.015284011140465736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U19
0.015284011140465736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U20
0.015284011140465736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U80
0.013887240551412106 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U150
0.013887240551412106 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U163
0.013887240551412106 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U174
0.012347565963864326 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[19]
0.012347565963864326 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[18]
0.01150151714682579 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U88
0.01150151714682579 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U91
0.012002075091004372 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U87
0.013415655121207237 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U166
0.014910338446497917 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[20]
0.014910338446497917 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U167
0.013148640282452106 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][28]
0.013148640282452106 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][31]
0.014030913822352886 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U533
0.014030913822352886 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U534
0.013970606029033661 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U524
0.012953007593750954 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U379
0.012953007593750954 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U387
0.011624380946159363 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U419
0.010660527274012566 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U264
0.010660527274012566 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U392
0.01069448422640562 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U261
0.011655854992568493 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][28]
0.011655854992568493 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U263
0.012898211367428303 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][12]
0.012898211367428303 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U341
0.012677001766860485 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][2]
0.012677001766860485 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U300
0.012677001766860485 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U106
0.011526167392730713 core_region_i/FE_OFC127_n1
0.011526167392730713 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][2]
0.010833082720637321 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][23]
0.010833082720637321 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U502
0.011159572750329971 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][23]
0.011159572750329971 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U267
0.01227149460464716 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][26]
0.01227149460464716 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U514
0.014231793582439423 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U516
0.013887579552829266 core_region_i/FE_OFC57_n1
0.013887579552829266 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][12]
0.01160367950797081 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][14]
0.011448454111814499 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][29]
0.012605087831616402 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][29]
0.012605087831616402 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U35
0.012605087831616402 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U53
0.01379647571593523 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][29]
0.01379647571593523 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][29]
0.014359140768647194 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][24]
0.013843119144439697 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][7]
0.012683171778917313 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][9]
0.012683171778917313 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]
0.011543193832039833 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][6]
0.011543193832039833 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U82
0.011543193832039833 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U109
0.011086998507380486 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U103
0.011086998507380486 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U112
0.011706380173563957 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][33]
0.011706380173563957 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][3]
0.012911785393953323 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][28]
0.012911785393953323 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][28]
0.01403548289090395 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][28]
0.014410540461540222 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][19]
0.014410540461540222 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U79
0.013708926737308502 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][27]
0.012466540560126305 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][27]
0.012466540560126305 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][26]
0.011354952119290829 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U31
0.011042814701795578 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U14
0.011042814701795578 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U25
0.011789342388510704 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U31
0.011789342388510704 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U30
0.011789342388510704 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U95
0.011789342388510704 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U102
0.013025672174990177 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U29
0.013025672174990177 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U13
0.013025672174990177 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U21
0.013025672174990177 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U111
0.014083050191402435 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U30
0.014083050191402435 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U88
0.014083050191402435 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U90
0.014083050191402435 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U101
0.014299847185611725 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U24
0.014299847185611725 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U23
0.014299847185611725 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U23
0.014299847185611725 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U97
0.014299847185611725 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U108
0.013494723476469517 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U25
0.013494723476469517 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U91
0.013494723476469517 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U100
0.013494723476469517 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U110
0.012262701988220215 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U53
0.012262701988220215 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U93
0.012262701988220215 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U104
0.011269469745457172 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U14
0.011269469745457172 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U92
0.011166476644575596 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U12
0.011166476644575596 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U13
0.011166476644575596 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U18
0.012051817029714584 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/cg_cell/U2
0.013304753229022026 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U25
0.013304753229022026 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U26
0.013304753229022026 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U62
0.014256508089601994 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U61
0.01426338218152523 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U33
0.01426338218152523 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U37
0.013309267349541187 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][13]
0.013309267349541187 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][13]
0.012035207822918892 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][16]
0.012035207822918892 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][16]
0.011113248765468597 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U56
0.011175187304615974 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U29
0.011175187304615974 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U36
0.012157630175352097 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][27]
0.013410089537501335 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][18]
0.014263644814491272 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][18]
0.014109630137681961 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U40
0.013092180714011192 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][28]
0.01186714880168438 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][28]
0.011100164614617825 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][25]
0.011370548978447914 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][27]
0.011370548978447914 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][27]
0.012452483177185059 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][3]
0.012452483177185059 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][3]
0.013681568205356598 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][29]
0.013681568205356598 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][29]
0.01438899990171194 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][6]
0.014025520533323288 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][6]
0.014025520533323288 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U47
0.012892793864011765 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][5]
0.012892793864011765 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][5]
0.011661456897854805 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.011661456897854805 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][21]
0.011661456897854805 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U44
0.011661456897854805 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U56
0.011003641411662102 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][21]
0.01143169216811657 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/cg_cell/clk_en_reg
0.01143169216811657 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][0]
0.01143169216811657 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][0]
0.013773788698017597 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][0]
0.013773788698017597 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][0]
0.013773788698017597 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U54
0.014349862933158875 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U11
0.01384428795427084 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/Pop_Pointer_CS_reg[0]
0.01384428795427084 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U59
0.01384428795427084 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U67
0.012684374116361141 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FE_OFC448_n27
0.012684374116361141 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U68
0.011535996571183205 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/Push_Pointer_CS_reg[0]
0.011064987629652023 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/cg_cell/U2
0.012877387925982475 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U126
0.01400836557149887 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[8]
0.014397885650396347 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[7]
0.014397885650396347 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U60
0.013707311823964119 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[6]
0.013707311823964119 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U55
0.012467307969927788 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[5]
0.012467307969927788 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U61
0.011350134387612343 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[4]
0.011025555431842804 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U12
0.011025555431842804 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U57
0.011025555431842804 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U58
0.011763803660869598 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U60
0.011763803660869598 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U61
0.011763803660869598 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U62
0.011763803660869598 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U63
0.013000326231122017 core_region_i/core2axi_i/core2axi_i/U35
0.013000326231122017 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U56
0.014065908268094063 core_region_i/core2axi_i/core2axi_i/U9
0.014065908268094063 core_region_i/core2axi_i/core2axi_i/U31
0.014065908268094063 core_region_i/core2axi_i/core2axi_i/U32
0.014297699555754662 core_region_i/core2axi_i/core2axi_i/U4
0.014297699555754662 core_region_i/core2axi_i/core2axi_i/U15
0.014297699555754662 core_region_i/core2axi_i/core2axi_i/U24
0.014297699555754662 core_region_i/core2axi_i/core2axi_i/U26
0.014297699555754662 core_region_i/core2axi_i/core2axi_i/U28
0.013502930290997028 core_region_i/core2axi_i/core2axi_i/CS_reg[2]
0.013502930290997028 core_region_i/core2axi_i/core2axi_i/U19
0.013502930290997028 core_region_i/core2axi_i/core2axi_i/U29
0.012273109517991543 core_region_i/core2axi_i/core2axi_i/CS_reg[1]
0.011274164542555809 core_region_i/core2axi_i/core2axi_i/U18
0.01205301471054554 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U57
0.01112341322004795 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U46
0.01214885525405407 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U523
0.014265713281929493 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U31
0.011108873412013054 FE_OFC105_n1
0.012441680766642094 core_region_i/U9
0.012441680766642094 core_region_i/U36
0.013672752305865288 core_region_i/U17
0.013672752305865288 peripherals_i/apb_event_unit_i/U14
0.014389965683221817 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[18]
0.012910593301057816 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[17]
0.011675862595438957 core_region_i/U10
0.011675862595438957 core_region_i/U50
0.011006878688931465 core_region_i/U11
0.011006878688931465 peripherals_i/apb_event_unit_i/i_interrupt_unit/U83
0.011006878688931465 peripherals_i/apb_event_unit_i/U6
0.012564042583107948 peripherals_i/apb_event_unit_i/i_interrupt_unit/U98
0.013763152994215488 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[12]
0.01435043290257454 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][1]
0.01435043290257454 peripherals_i/apb_event_unit_i/i_interrupt_unit/U62
0.013856441713869572 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][1]
0.013856441713869572 peripherals_i/apb_event_unit_i/i_interrupt_unit/U257
0.012700208462774754 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][0]
0.011547651141881943 peripherals_i/apb_event_unit_i/i_interrupt_unit/U242
0.011547651141881943 peripherals_i/apb_event_unit_i/i_interrupt_unit/U243
0.011064674705266953 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][0]
0.011064674705266953 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][0]
0.01166188158094883 peripherals_i/apb_event_unit_i/i_interrupt_unit/U275
0.01286282017827034 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U8
0.01286282017827034 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U462
0.01286282017827034 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][0]
0.01399851031601429 peripherals_i/apb_event_unit_i/i_sleep_unit/U27
0.014400454238057137 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][0]
0.014400454238057137 peripherals_i/apb_event_unit_i/U38
0.013720264658331871 peripherals_i/apb_event_unit_i/i_event_unit/U123
0.012482719495892525 peripherals_i/apb_event_unit_i/i_event_unit/U4
0.012482719495892525 peripherals_i/apb_event_unit_i/i_event_unit/U127
0.012482719495892525 peripherals_i/apb_event_unit_i/i_event_unit/U226
0.011360099539160728 peripherals_i/apb_event_unit_i/i_event_unit/U124
0.01102256029844284 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U460
0.01102256029844284 peripherals_i/apb_event_unit_i/i_event_unit/FE_OFC228_n161
0.01102256029844284 peripherals_i/apb_event_unit_i/i_event_unit/U3
0.011750923469662666 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][18]
0.011750923469662666 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][18]
0.012985458597540855 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U378
0.012985458597540855 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U454
0.012985458597540855 peripherals_i/apb_event_unit_i/i_event_unit/U238
0.014301802963018417 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U340
0.014301802963018417 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][23]
0.014301802963018417 peripherals_i/apb_event_unit_i/U29
0.013516116887331009 peripherals_i/apb_event_unit_i/i_event_unit/U145
0.013516116887331009 peripherals_i/apb_event_unit_i/i_event_unit/U252
0.012287543155252934 peripherals_i/apb_event_unit_i/i_event_unit/U146
0.011153573170304298 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U493
0.011153573170304298 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][30]
0.011153573170304298 peripherals_i/apb_event_unit_i/i_event_unit/U49
0.012023545801639557 peripherals_i/apb_event_unit_i/i_interrupt_unit/U182
0.012023545801639557 peripherals_i/apb_event_unit_i/i_interrupt_unit/U305
0.013276878744363785 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][30]
0.013276878744363785 peripherals_i/apb_event_unit_i/i_interrupt_unit/U171
0.014244593679904938 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][28]
0.014244593679904938 peripherals_i/apb_event_unit_i/i_event_unit/U314
0.014279300346970558 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U258
0.014279300346970558 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][30]
0.013341259211301804 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U238
0.013341259211301804 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U377
0.013341259211301804 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U379
0.012067317962646484 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][19]
0.01112975925207138 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U318
0.01112975925207138 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U403
0.011165423318743706 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U243
0.011165423318743706 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U263
0.011165423318743706 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U248
0.01213444210588932 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U251
0.013389182277023792 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U250
0.013389182277023792 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U444
0.013389182277023792 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U445
0.014260416850447655 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U439
0.014260416850447655 peripherals_i/apb_timer_i/U19
0.014132864773273468 peripherals_i/apb_timer_i/U16
0.013127733953297138 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][20]
0.013127733953297138 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][19]
0.011899080127477646 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U254
0.011899080127477646 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U443
0.01111283153295517 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U252
0.01111283153295517 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U253
0.01111283153295517 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U442
0.011356664821505547 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U345
0.011356664821505547 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U408
0.013659944757819176 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][20]
0.013659944757819176 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][20]
0.014387091621756554 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][21]
0.014048747718334198 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U17
0.014048747718334198 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U18
0.014048747718334198 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U84
0.012925803661346436 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U160
0.012925803661346436 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U161
0.011688417755067348 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[20]
0.011008869856595993 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U96
0.011411910876631737 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U92
0.011411910876631737 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U93
0.011411910876631737 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U293
0.012548965401947498 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[21]
0.012548965401947498 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U89
0.013751290738582611 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U146
0.013751290738582611 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U182
0.012337801977992058 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][12]
0.012337801977992058 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U523
0.011619403958320618 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][31]
0.010689828544855118 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][28]
0.010689828544855118 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][30]
0.010018058121204376 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][12]
0.010018058121204376 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U393
0.01004338264465332 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U339
0.01004338264465332 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[14]
0.010716547258198261 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[8]
0.01158825308084488 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U80
0.01158825308084488 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U106
0.012197423726320267 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][17]
0.012197423726320267 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][11]
0.012126384302973747 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][17]
0.011476686224341393 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U82
0.010691942647099495 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][11]
0.010691942647099495 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][32]
0.010221799835562706 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][32]
0.010221799835562706 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][17]
0.010454596020281315 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U107
0.011229129508137703 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][11]
0.011229129508137703 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U83
0.012094305828213692 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][16]
0.012596424669027328 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]
0.012596424669027328 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U58
0.01161717064678669 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U94
0.010804511606693268 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][14]
0.010385708883404732 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U70
0.010385708883404732 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U71
0.011503392830491066 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][24]
0.011503392830491066 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][24]
0.012325137853622437 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U52
0.012712838128209114 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]
0.012356599792838097 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]
0.010453368537127972 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][6]
0.010878685861825943 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U73
0.011707919649779797 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][3]
0.011707919649779797 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U85
0.012480998411774635 core_region_i/FE_OFC56_n1
0.012480998411774635 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][28]
0.012480998411774635 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U101
0.012738402001559734 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U100
0.012254162691533566 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U88
0.01139769796282053 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U25
0.01139769796282053 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U33
0.010631917975842953 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U18
0.010631917975842953 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U31
0.010417726822197437 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U28
0.010417726822197437 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U29
0.01093367487192154 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U18
0.01093367487192154 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U33
0.011787273921072483 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U17
0.011787273921072483 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U24
0.01251714676618576 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U28
0.01251714676618576 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U32
0.012666834518313408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U25
0.012666834518313408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U28
0.012666834518313408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U29
0.01211119256913662 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U26
0.01211119256913662 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U89
0.011260638013482094 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U94
0.011260638013482094 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U103
0.010574332438409328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U26
0.010574332438409328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U96
0.010501619428396225 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/Push_Pointer_CS_reg[0]
0.010501619428396225 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U105
0.010501619428396225 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U107
0.011110316962003708 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U15
0.011110316962003708 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U27
0.011972618289291859 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U19
0.011972618289291859 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U23
0.01262759417295456 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U28
0.012631602585315704 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U45
0.011973616667091846 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][26]
0.011973616667091846 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][26]
0.010460909456014633 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][11]
0.010460909456014633 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U47
0.012049494311213493 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][27]
0.012533459812402725 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U34
0.012533459812402725 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U39
0.011831545270979404 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U31
0.011831545270979404 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U37
0.011831545270979404 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U48
0.011831545270979404 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U55
0.010985923931002617 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U29
0.010985923931002617 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U29
0.010985923931002617 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U36
0.010455776937305927 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U32
0.010455776937305927 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U38
0.010455776937305927 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U50
0.010640768334269524 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U30
0.010640768334269524 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U27
0.010640768334269524 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U41
0.011385377496480942 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U24
0.012231666594743729 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U28
0.012231666594743729 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U45
0.012231666594743729 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U49
0.012718653306365013 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U26
0.012718653306365013 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U46
0.012467770837247372 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U33
0.012467770837247372 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U35
0.011687039397656918 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U39
0.011687039397656918 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U30
0.011687039397656918 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U47
0.010838838294148445 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U28
0.010838838294148445 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U51
0.010386573150753975 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U44
0.010386573150753975 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U53
0.010683438740670681 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U52
0.011475692503154278 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U42
0.012351546436548233 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U17
0.011551160365343094 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U16
0.011551160365343094 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U69
0.011678678914904594 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U58
0.011678678914904594 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U125
0.012457317672669888 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00301
0.01272515207529068 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U29
0.01272515207529068 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U59
0.012248811312019825 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U30
0.012248811312019825 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U54
0.011394189670681953 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U28
0.011394189670681953 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U52
0.01062479242682457 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U70
0.01062479242682457 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U56
0.01062479242682457 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U57
0.01040240190923214 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U13
0.01040240190923214 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U64
0.010913215577602386 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/CS_reg[0]
0.010913215577602386 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U65
0.011767622083425522 core_region_i/core2axi_i/core2axi_i/U11
0.011767622083425522 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U55
0.012503813952207565 core_region_i/core2axi_i/core2axi_i/U13
0.012503813952207565 core_region_i/core2axi_i/core2axi_i/U14
0.012664375826716423 core_region_i/core2axi_i/core2axi_i/U27
0.01211623102426529 core_region_i/core2axi_i/core2axi_i/CS_reg[0]
0.011267426423728466 core_region_i/core2axi_i/core2axi_i/U22
0.01057735551148653 core_region_i/core2axi_i/core2axi_i/U20
0.01057735551148653 core_region_i/core2axi_i/core2axi_i/U21
0.01262480579316616 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][29]
0.01262480579316616 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U58
0.012638837099075317 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][27]
0.012638837099075317 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U55
0.011986611410975456 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][17]
0.010504335165023804 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][10]
0.01117931678891182 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U30
0.01117931678891182 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U33
0.012045785784721375 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][12]
0.012545275501906872 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U45
0.010638456791639328 core_region_i/U76
0.011378823779523373 core_region_i/U34
0.012226353399455547 peripherals_i/apb_event_unit_i/U12
0.012719948776066303 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[1]
0.01247741375118494 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U71
0.01247741375118494 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[0]
0.01247741375118494 peripherals_i/apb_event_unit_i/i_interrupt_unit/U91
0.011699676513671875 peripherals_i/apb_event_unit_i/i_interrupt_unit/U81
0.010849026963114738 core_region_i/U48
0.010849026963114738 peripherals_i/apb_event_unit_i/i_interrupt_unit/U90
0.010388985276222229 core_region_i/U47
0.010677127167582512 peripherals_i/apb_event_unit_i/i_interrupt_unit/U82
0.010677127167582512 peripherals_i/apb_event_unit_i/i_interrupt_unit/U84
0.011466195806860924 peripherals_i/apb_event_unit_i/i_interrupt_unit/U77
0.011466195806860924 peripherals_i/apb_event_unit_i/i_interrupt_unit/U78
0.011466195806860924 peripherals_i/apb_event_unit_i/i_interrupt_unit/U80
0.012294620275497437 peripherals_i/apb_event_unit_i/i_interrupt_unit/U69
0.012700586579740047 peripherals_i/apb_event_unit_i/i_interrupt_unit/U61
0.012360120192170143 peripherals_i/apb_event_unit_i/i_interrupt_unit/U256
0.01156226359307766 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][1]
0.01156226359307766 peripherals_i/apb_event_unit_i/i_interrupt_unit/U75
0.01156226359307766 peripherals_i/apb_event_unit_i/i_interrupt_unit/U156
0.010766405612230301 peripherals_i/apb_event_unit_i/i_interrupt_unit/U55
0.010431921109557152 peripherals_i/apb_event_unit_i/i_interrupt_unit/U155
0.010431921109557152 peripherals_i/apb_event_unit_i/i_interrupt_unit/U280
0.01084214635193348 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][1]
0.011668741703033447 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U459
0.011668741703033447 peripherals_i/apb_event_unit_i/i_event_unit/U131
0.012450609356164932 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][1]
0.012726986780762672 peripherals_i/apb_event_unit_i/i_event_unit/U236
0.012726986780762672 peripherals_i/apb_event_unit_i/i_sleep_unit/U43
0.012257780879735947 peripherals_i/apb_event_unit_i/U48
0.01140482909977436 peripherals_i/apb_event_unit_i/i_event_unit/U5
0.01140482909977436 peripherals_i/apb_event_unit_i/i_event_unit/U140
0.01140482909977436 peripherals_i/apb_event_unit_i/i_event_unit/U216
0.010631654411554337 peripherals_i/apb_event_unit_i/i_event_unit/U121
0.010631654411554337 peripherals_i/apb_event_unit_i/i_event_unit/U191
0.010631654411554337 peripherals_i/apb_event_unit_i/i_event_unit/U224
0.010400312021374702 peripherals_i/apb_event_unit_i/i_interrupt_unit/U279
0.010400312021374702 peripherals_i/apb_event_unit_i/i_event_unit/U139
0.010400312021374702 peripherals_i/apb_event_unit_i/i_event_unit/U225
0.010904304683208466 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][19]
0.010904304683208466 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][19]
0.01175734493881464 peripherals_i/apb_event_unit_i/i_sleep_unit/U42
0.01175734493881464 peripherals_i/apb_event_unit_i/U46
0.012497615069150925 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U366
0.012497615069150925 peripherals_i/apb_event_unit_i/U41
0.012497615069150925 peripherals_i/apb_event_unit_i/U47
0.012667203322052956 peripherals_i/apb_event_unit_i/i_event_unit/U40
0.012667203322052956 peripherals_i/apb_event_unit_i/i_event_unit/U41
0.012125331908464432 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][23]
0.012125331908464432 peripherals_i/apb_event_unit_i/i_event_unit/U210
0.011277392506599426 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][23]
0.011277392506599426 peripherals_i/apb_event_unit_i/i_event_unit/U253
0.010582782328128815 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][23]
0.010582782328128815 peripherals_i/apb_event_unit_i/i_event_unit/U75
0.010492706671357155 peripherals_i/apb_event_unit_i/i_event_unit/U51
0.011091016232967377 peripherals_i/apb_event_unit_i/i_event_unit/U33
0.011091016232967377 peripherals_i/apb_event_unit_i/i_event_unit/U47
0.0119538065046072 peripherals_i/apb_event_unit_i/i_event_unit/U31
0.0119538065046072 peripherals_i/apb_event_unit_i/i_event_unit/U163
0.0119538065046072 peripherals_i/apb_event_unit_i/i_event_unit/U251
0.012619977816939354 peripherals_i/apb_event_unit_i/i_event_unit/U315
0.012643318623304367 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U252
0.011996505782008171 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][20]
0.011118637397885323 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U376
0.010473235510289669 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U250
0.010473235510289669 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U374
0.010473235510289669 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U375
0.010499376803636551 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][21]
0.011169357225298882 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][20]
0.012036257423460484 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U442
0.012638258747756481 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U438
0.012638258747756481 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U443
0.01255076378583908 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][31]
0.011857330799102783 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][21]
0.011009160429239273 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U446
0.011009160429239273 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U447
0.010465647093951702 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U259
0.010465647093951702 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U324
0.010632224380970001 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U344
0.010632224380970001 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U346
0.011368585750460625 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][20]
0.012717976234853268 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][31]
0.01248428039252758 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U83
0.01248428039252758 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U89
0.011710159480571747 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U88
0.010857672430574894 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U175
0.01039034128189087 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U19
0.010669922456145287 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U94
0.010669922456145287 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U95
0.010669922456145287 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U178
0.011455778032541275 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[23]
0.011455778032541275 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U179
0.012700045481324196 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[22]
0.012700045481324196 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U148
0.01236768439412117 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U149
0.010702503845095634 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U82
0.010702503845095634 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U86
0.011105403304100037 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][32]
0.011105403304100037 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][32]
0.010664060711860657 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U64
0.009974513202905655 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][17]
0.009974513202905655 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][11]
0.011127177625894547 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]
0.011127177625894547 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U59
0.01148408092558384 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U95
0.01133369468152523 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][12]
0.01133369468152523 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][12]
0.01082286424934864 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][14]
0.010267430916428566 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][13]
0.010267430916428566 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][14]
0.009983813390135765 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][13]
0.010209960862994194 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][13]
0.010209960862994194 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][13]
0.01133788749575615 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][24]
0.011605888605117798 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][7]
0.011605888605117798 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U55
0.011356143280863762 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U121
0.010797109454870224 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][9]
0.010797109454870224 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U122
0.010246851481497288 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][9]
0.010246851481497288 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][6]
0.01002340018749237 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][3]
0.01002340018749237 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][6]
0.010314686223864555 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][3]
0.011421851813793182 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U19
0.011600477620959282 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U26
0.011600477620959282 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U30
0.01126633770763874 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U14
0.01126633770763874 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U22
0.010675206780433655 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U14
0.010675206780433655 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U22
0.01014762558043003 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U11
0.01014762558043003 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U30
0.0100027397274971 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U26
0.010363858193159103 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U11
0.010363858193159103 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U29
0.010958218947052956 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U22
0.010958218947052956 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U10
0.010958218947052956 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U21
0.011465279385447502 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.011465279385447502 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U18
0.011567913927137852 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U5
0.011567913927137852 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U27
0.011179303750395775 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U34
0.011179303750395775 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U33
0.010584907606244087 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U99
0.010584907606244087 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U16
0.010104069486260414 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U24
0.01004931703209877 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U12
0.01004931703209877 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U28
0.010468252934515476 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U22
0.011064330115914345 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U24
0.011518004350364208 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U28
0.011521709151566029 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U35
0.010461989790201187 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][11]
0.01006024144589901 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][33]
0.01006024144589901 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U52
0.01053482573479414 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][25]
0.011137418448925018 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][25]
0.01154723297804594 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U94
0.010982143692672253 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][18]
0.01039121113717556 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U142
0.01039121113717556 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U25
0.010019008070230484 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][16]
0.010019008070230484 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U54
0.010657565668225288 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U32
0.010870407335460186 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U118
0.01028580404818058 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][21]
0.009976192377507687 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U136
0.010186098515987396 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U43
0.01023276150226593 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U4
0.010002108290791512 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CS_reg[0]
0.010288538411259651 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CS_reg[1]
0.010288538411259651 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CS_reg[2]
0.010861193761229515 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U39
0.010861193761229515 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U45
0.011400390416383743 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[0]
0.011400390416383743 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U38
0.01158674992620945 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[1]
0.01158674992620945 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U63
0.01125839538872242 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U47
0.01125839538872242 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U48
0.01125839538872242 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U49
0.01066875271499157 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[2]
0.01066875271499157 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U50
0.01066875271499157 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U62
0.01013889815658331 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[3]
0.00998870749026537 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U71
0.00998870749026537 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/RR_FLAG_reg
0.010346844792366028 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U4
0.010346844792366028 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U8
0.01145455613732338 core_region_i/core2axi_i/core2axi_i/U36
0.011565271764993668 core_region_i/core2axi_i/core2axi_i/U8
0.011565271764993668 core_region_i/core2axi_i/core2axi_i/U34
0.011182213202118874 core_region_i/core2axi_i/core2axi_i/CTS_cdb_buf_00325
0.01058925036340952 core_region_i/core2axi_i/core2axi_i/U7
0.01058925036340952 core_region_i/core2axi_i/core2axi_i/U33
0.010105959139764309 core_region_i/core2axi_i/core2axi_i/U5
0.011058526113629341 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][29]
0.01151665672659874 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][28]
0.011527457274496555 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][27]
0.01107749342918396 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U43
0.010472007095813751 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][19]
0.010472007095813751 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][17]
0.010032083839178085 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][19]
0.010060719214379787 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][10]
0.011136062443256378 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][12]
0.011136062443256378 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U97
0.011550398543477058 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][18]
0.011550398543477058 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U112
0.011481930501759052 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][18]
0.011481930501759052 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][16]
0.010994430631399155 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][16]
0.010402297601103783 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U34
0.010653920471668243 core_region_i/U35
0.010653920471668243 core_region_i/U41
0.011240413412451744 core_region_i/U40
0.011582832783460617 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[2]
0.011582832783460617 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[3]
0.011416160501539707 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[5]
0.011416160501539707 peripherals_i/apb_event_unit_i/i_interrupt_unit/U79
0.010879501700401306 peripherals_i/apb_event_unit_i/i_interrupt_unit/U73
0.010879501700401306 peripherals_i/apb_event_unit_i/i_interrupt_unit/U101
0.010879501700401306 peripherals_i/apb_event_unit_i/i_interrupt_unit/U103
0.010293088853359222 core_region_i/U7
0.010293088853359222 core_region_i/U8
0.010293088853359222 peripherals_i/apb_event_unit_i/i_interrupt_unit/U66
0.009978010319173336 peripherals_i/apb_event_unit_i/i_interrupt_unit/U85
0.009978010319173336 peripherals_i/apb_event_unit_i/U7
0.010181840509176254 peripherals_i/apb_event_unit_i/i_interrupt_unit/U88
0.010732486844062805 peripherals_i/apb_event_unit_i/i_interrupt_unit/U89
0.011309157125651836 peripherals_i/apb_event_unit_i/i_interrupt_unit/U70
0.011590884998440742 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][2]
0.011590884998440742 peripherals_i/apb_event_unit_i/i_interrupt_unit/U76
0.011352554894983768 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][2]
0.011352554894983768 peripherals_i/apb_event_unit_i/i_interrupt_unit/U238
0.010795289650559425 peripherals_i/apb_event_unit_i/i_interrupt_unit/U122
0.010795289650559425 peripherals_i/apb_event_unit_i/i_interrupt_unit/U204
0.010238663293421268 peripherals_i/apb_event_unit_i/i_interrupt_unit/U6
0.010238663293421268 peripherals_i/apb_event_unit_i/i_interrupt_unit/U32
0.010238663293421268 peripherals_i/apb_event_unit_i/i_interrupt_unit/U53
0.010002238675951958 peripherals_i/apb_event_unit_i/i_interrupt_unit/U52
0.010002238675951958 peripherals_i/apb_event_unit_i/i_interrupt_unit/U121
0.010283321142196655 peripherals_i/apb_event_unit_i/i_interrupt_unit/U284
0.010283321142196655 peripherals_i/apb_event_unit_i/i_event_unit/U129
0.01085441280156374 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][2]
0.01085441280156374 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][2]
0.011395815759897232 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][2]
0.011395815759897232 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][1]
0.011588063091039658 peripherals_i/apb_event_unit_i/i_event_unit/U241
0.011588063091039658 peripherals_i/apb_event_unit_i/i_event_unit/U245
0.011588063091039658 peripherals_i/apb_event_unit_i/i_sleep_unit/U47
0.011264622211456299 peripherals_i/apb_event_unit_i/U56
0.010143614374101162 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][18]
0.010143614374101162 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][18]
0.009987205266952515 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]
0.009987205266952515 peripherals_i/apb_event_unit_i/i_event_unit/U285
0.01034061424434185 peripherals_i/apb_event_unit_i/i_event_unit/U284
0.0109352832660079 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][19]
0.0109352832660079 peripherals_i/apb_event_unit_i/i_event_unit/U71
0.011450247839093208 peripherals_i/apb_event_unit_i/i_event_unit/U39
0.011450247839093208 peripherals_i/apb_event_unit_i/i_event_unit/U240
0.011567255482077599 peripherals_i/apb_event_unit_i/i_event_unit/U54
0.011567255482077599 peripherals_i/apb_event_unit_i/i_event_unit/U68
0.011567255482077599 peripherals_i/apb_event_unit_i/i_event_unit/U69
0.011567255482077599 peripherals_i/apb_event_unit_i/i_event_unit/U76
0.011188570410013199 peripherals_i/apb_event_unit_i/i_event_unit/U35
0.011188570410013199 peripherals_i/apb_event_unit_i/i_event_unit/U38
0.010596218518912792 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U344
0.010596218518912792 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U374
0.010596218518912792 peripherals_i/apb_event_unit_i/i_event_unit/U34
0.010109776630997658 peripherals_i/apb_event_unit_i/i_interrupt_unit/U271
0.010109776630997658 peripherals_i/apb_event_unit_i/i_event_unit/U52
0.010109776630997658 peripherals_i/apb_event_unit_i/U31
0.010043136775493622 peripherals_i/apb_event_unit_i/i_event_unit/U48
0.010455060750246048 peripherals_i/apb_event_unit_i/i_event_unit/U32
0.010455060750246048 peripherals_i/apb_event_unit_i/i_event_unit/U50
0.011051683686673641 peripherals_i/apb_event_unit_i/i_event_unit/U223
0.011513304896652699 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][30]
0.011513304896652699 peripherals_i/apb_event_unit_i/i_event_unit/U164
0.011530544608831406 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U255
0.011530544608831406 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][30]
0.01108432188630104 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][22]
0.01108432188630104 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][21]
0.010478798300027847 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U367
0.010478798300027847 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U393
0.010035060346126556 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U259
0.010035060346126556 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U320
0.010035060346126556 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U392
0.010057233273983002 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U252
0.010057233273983002 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U253
0.010525567457079887 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U212
0.010525567457079887 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U255
0.011129431426525116 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U254
0.011129431426525116 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U453
0.011547859758138657 peripherals_i/apb_timer_i/U23
0.011485768482089043 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][30]
0.011485768482089043 peripherals_i/apb_timer_i/U18
0.011001400649547577 peripherals_i/apb_timer_i/FE_OFC114_n1
0.011001400649547577 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U214
0.011001400649547577 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U217
0.010408639907836914 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U216
0.010027061216533184 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U257
0.010027061216533184 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U258
0.010027061216533184 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U456
0.010138766840100288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U409
0.010138766840100288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U410
0.01064684335142374 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][30]
0.01064684335142374 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][21]
0.011234305799007416 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][22]
0.011234305799007416 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][21]
0.011581454426050186 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][31]
0.011581454426050186 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U87
0.011420896276831627 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U92
0.01088673435151577 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U85
0.01088673435151577 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U289
0.010299040004611015 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[21]
0.010299040004611015 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U152
0.009978902526199818 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U11
0.009978902526199818 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U105
0.010176798328757286 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U18
0.010176798328757286 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U20
0.010725228115916252 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U12
0.010725228115916252 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U118
0.010725228115916252 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U122
0.011303458362817764 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[31]
0.011303458362817764 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U200
0.009677555412054062 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[29]
0.010202307254076004 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[13]
0.011346103623509407 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][15]
0.011302072554826736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]
0.010819081217050552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U118
0.010232003405690193 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][15]
0.00988026987761259 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][15]
0.00988026987761259 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U65
0.010057192295789719 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U119
0.010642707347869873 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][16]
0.010642707347869873 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U108
0.011298688128590584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][12]
0.011685047298669815 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[9]
0.011525126174092293 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[11]
0.011525126174092293 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[10]
0.010977203026413918 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U98
0.010080818086862564 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U46
0.010935814119875431 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U47
0.01155434362590313 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U104
0.01155434362590313 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U56
0.011842302978038788 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][20]
0.011567041277885437 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U91
0.01095510646700859 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][21]
0.01095510646700859 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][21]
0.010351968929171562 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U43
0.010351968929171562 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U74
0.010351968929171562 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U110
0.010412855073809624 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U86
0.010412855073809624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U17
0.011029182001948357 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U16
0.011029182001948357 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U32
0.01160752959549427 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U19
0.011803803965449333 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U20
0.011448454111814499 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U10
0.011448454111814499 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U34
0.010254301130771637 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U18
0.010254301130771637 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U31
0.01010451465845108 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U34
0.01010451465845108 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U16
0.01049981452524662 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U6
0.01049981452524662 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U12
0.011144867166876793 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U15
0.011144867166876793 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U19
0.011692753061652184 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U4
0.011692753061652184 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U31
0.011800253763794899 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U7
0.011800253763794899 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U3
0.011373799294233322 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U4
0.011373799294233322 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U6
0.010723364539444447 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U8
0.010723364539444447 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U18
0.010195648297667503 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U26
0.010195648297667503 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U30
0.01012997142970562 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U14
0.01057872362434864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U22
0.01057872362434864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U8
0.01057872362434864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U20
0.011221559718251228 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/CS_reg[1]
0.011221559718251228 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U10
0.011713223531842232 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/CS_reg[0]
0.011713223531842232 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U43
0.011721381917595863 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][30]
0.011237094178795815 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][30]
0.011237094178795815 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][21]
0.010590050369501114 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][21]
0.010590050369501114 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][29]
0.010125914588570595 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][29]
0.010125914588570595 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U59
0.010169552639126778 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U55
0.010686657391488552 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][33]
0.010686657391488552 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][31]
0.01133959274739027 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][31]
0.011695651337504387 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][18]
0.011695651337504387 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][26]
0.01115855760872364 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][11]
0.010101573541760445 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]
0.010230467654764652 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][12]
0.010230467654764652 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][12]
0.01078270934522152 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][17]
0.011415248736739159 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][17]
0.011415248736739159 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][20]
0.011782744899392128 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][20]
0.01160147599875927 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][31]
0.01160147599875927 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][19]
0.011026248335838318 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][19]
0.010402033105492592 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][21]
0.010307018645107746 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][14]
0.010307018645107746 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][13]
0.010907921008765697 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][14]
0.010907921008765697 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U133
0.010337458923459053 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U7
0.010337458923459053 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U21
0.010385552421212196 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U10
0.011002138257026672 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U44
0.011585267260670662 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U41
0.011585267260670662 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U5
0.011585267260670662 core_region_i/data_mem_axi_if/U1
0.011789852753281593 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U34
0.011789852753281593 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U35
0.011789852753281593 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U46
0.011440723203122616 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U36
0.010810721665620804 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U33
0.010810721665620804 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U37
0.010245670564472675 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U31
0.010245670564472675 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U72
0.010090100578963757 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U7
0.010090100578963757 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U10
0.010482097044587135 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U3
0.011377228423953056 core_region_i/core2axi_i/core2axi_i/clk_gate_CS_reg/latch
0.011711640283465385 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][28]
0.011247485876083374 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][32]
0.010600604116916656 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][32]
0.010132603347301483 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][9]
0.010683896951377392 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][11]
0.011337900534272194 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][20]
0.01178443618118763 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][20]
0.01178443618118763 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][15]
0.011705811135470867 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][13]
0.011171702295541763 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][13]
0.010523450560867786 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U40
0.010778593830764294 core_region_i/U30
0.010778593830764294 core_region_i/U42
0.011411909013986588 core_region_i/U29
0.011784201487898827 peripherals_i/apb_event_unit_i/U13
0.010409755632281303 core_region_i/U45
0.010409755632281303 core_region_i/U46
0.010076403617858887 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[10]
0.01030232384800911 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[8]
0.01030232384800911 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[11]
0.010900883935391903 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[9]
0.011524911969900131 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][2]
0.011827044188976288 peripherals_i/apb_event_unit_i/i_interrupt_unit/U239
0.011563816107809544 peripherals_i/apb_event_unit_i/i_interrupt_unit/U228
0.010953785851597786 peripherals_i/apb_event_unit_i/i_interrupt_unit/U8
0.010953785851597786 peripherals_i/apb_event_unit_i/i_interrupt_unit/U207
0.010343903675675392 peripherals_i/apb_event_unit_i/i_interrupt_unit/U7
0.010343903675675392 peripherals_i/apb_event_unit_i/i_interrupt_unit/U17
0.010343903675675392 peripherals_i/apb_event_unit_i/i_interrupt_unit/U54
0.010081112384796143 peripherals_i/apb_event_unit_i/i_interrupt_unit/U51
0.010081112384796143 peripherals_i/apb_event_unit_i/i_interrupt_unit/U289
0.011791205033659935 peripherals_i/apb_event_unit_i/i_sleep_unit/U52
0.011447364464402199 peripherals_i/apb_event_unit_i/U66
0.01081857644021511 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U404
0.01081857644021511 peripherals_i/apb_event_unit_i/U57
0.01081857644021511 peripherals_i/apb_event_unit_i/U67
0.010250678285956383 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U439
0.010088406503200531 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][19]
0.010475318878889084 peripherals_i/apb_event_unit_i/i_interrupt_unit/U168
0.010475318878889084 peripherals_i/apb_event_unit_i/i_interrupt_unit/U276
0.011120634153485298 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U453
0.011120634153485298 peripherals_i/apb_event_unit_i/i_event_unit/U70
0.011676992289721966 peripherals_i/apb_event_unit_i/i_event_unit/U37
0.011676992289721966 peripherals_i/apb_event_unit_i/i_event_unit/U237
0.011676992289721966 peripherals_i/apb_event_unit_i/U40
0.011799974367022514 peripherals_i/apb_event_unit_i/i_interrupt_unit/U278
0.011384188197553158 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U396
0.011384188197553158 peripherals_i/apb_event_unit_i/U45
0.011384188197553158 peripherals_i/apb_event_unit_i/U55
0.010735886171460152 peripherals_i/apb_event_unit_i/i_interrupt_unit/U283
0.010735886171460152 peripherals_i/apb_event_unit_i/U54
0.010202022269368172 peripherals_i/apb_event_unit_i/U30
0.010123394429683685 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][24]
0.010123394429683685 peripherals_i/apb_event_unit_i/i_event_unit/U53
0.010564477182924747 peripherals_i/apb_event_unit_i/i_interrupt_unit/U191
0.010564477182924747 peripherals_i/apb_event_unit_i/i_interrupt_unit/U295
0.011207817122340202 peripherals_i/apb_event_unit_i/i_event_unit/U313
0.011707985773682594 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][24]
0.011707985773682594 peripherals_i/apb_event_unit_i/i_event_unit/U142
0.011730682104825974 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][30]
0.011254779994487762 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U381
0.010607852600514889 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U368
0.01013573631644249 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U247
0.01013573631644249 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U257
0.01013573631644249 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U366
0.010165954940021038 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][23]
0.010165954940021038 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][22]
0.010676354169845581 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U213
0.010676354169845581 peripherals_i/apb_timer_i/U14
0.011330732144415379 peripherals_i/apb_timer_i/U6
0.011330732144415379 peripherals_i/apb_timer_i/U10
0.011781727895140648 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U439
0.011781727895140648 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U452
0.01171003095805645 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][29]
0.011179329827427864 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U423
0.010530403815209866 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][22]
0.010530403815209866 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U422
0.01011020690202713 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U430
0.01011020690202713 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U457
0.01022510789334774 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U256
0.01022510789334774 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U382
0.01022510789334774 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U383
0.011782669462263584 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][23]
0.011782669462263584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][23]
0.011614074930548668 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U13
0.011614074930548668 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U91
0.011043637990951538 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U7
0.011043637990951538 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U14
0.011043637990951538 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U90
0.011043637990951538 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U154
0.010416097939014435 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U155
0.01007729023694992 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U17
0.01007729023694992 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U104
0.01007729023694992 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U120
0.010296819731593132 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U106
0.010296819731593132 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U119
0.010296819731593132 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U121
0.010893013328313828 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U13
0.010893013328313828 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U296
0.011518759652972221 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U123
0.011518759652972221 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U197
0.01182669959962368 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U201
0.011569608934223652 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[30]
0.011569608934223652 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U202
0.010200430639088154 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[15]
0.010971768759191036 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[12]
0.01195225864648819 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U81
0.01195225864648819 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U92
0.01195225864648819 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U96
0.012630021199584007 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][18]
0.012541621923446655 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][18]
0.011803096160292625 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U34
0.010912243276834488 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][18]
0.010373586788773537 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][18]
0.01062307320535183 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U35
0.012446880340576172 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][27]
0.011943759396672249 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][29]
0.011943759396672249 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][29]
0.011943759396672249 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U109
0.011053437367081642 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][25]
0.011053437367081642 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][25]
0.010974349454045296 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U103
0.011877097189426422 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][25]
0.011877097189426422 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][25]
0.012798730283975601 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U125
0.012813279405236244 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][20]
0.010994037613272667 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][22]
0.010619575157761574 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][22]
0.010619575157761574 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U67
0.011079305782914162 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U17
0.011997630819678307 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U16
0.011997630819678307 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U32
0.013157499954104424 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U20
0.013157499954104424 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U30
0.012633459642529488 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U13
0.012633459642529488 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U13
0.011698470450937748 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U36
0.011698470450937748 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U36
0.01086585596203804 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U29
0.010646706447005272 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U24
0.011237505823373795 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U5
0.011237505823373795 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U29
0.012198478914797306 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.013013090938329697 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U9
0.013013090938329697 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U16
0.013013090938329697 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U35
0.01317033264786005 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U28
0.012531225569546223 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U5
0.012531225569546223 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U20
0.011558178812265396 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U9
0.011558178812265396 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U19
0.010768337175250053 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U16
0.010768337175250053 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U14
0.010768337175250053 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U22
0.010667838156223297 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U34
0.011335166171193123 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U27
0.011335166171193123 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U32
0.012293251231312752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U10
0.013044139370322227 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U32
0.010683342814445496 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U40
0.01075112447142601 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][22]
0.013148076832294464 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][26]
0.0130166532471776 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U121
0.011243801563978195 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][11]
0.010629137977957726 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U127
0.010818499140441418 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U139
0.011640012264251709 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U123
0.01258280873298645 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U115
0.01258280873298645 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U124
0.013132613152265549 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][31]
0.012866813689470291 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U76
0.01201523095369339 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U117
0.011090599931776524 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U109
0.01060679741203785 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][13]
0.011849723756313324 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][23]
0.011890988796949387 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U23
0.01098146103322506 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U17
0.01098146103322506 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U22
0.010595898143947124 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U11
0.010595898143947124 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U69
0.011047658510506153 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00302
0.011047658510506153 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U9
0.011047658510506153 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U67
0.011965714395046234 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U68
0.013143602758646011 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U27
0.013143602758646011 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U113
0.013143602758646011 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U114
0.012628399766981602 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U112
0.012628399766981602 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U123
0.01169547624886036 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U32
0.01169547624886036 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U111
0.01169547624886036 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U115
0.010858822613954544 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_3/U7
0.010630510747432709 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U16
0.01121555082499981 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U124
0.012537429109215736 core_region_i/core2axi_i/core2axi_i/CTS_cdb_buf_00326
0.011324239894747734 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U77
0.012283212505280972 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][30]
0.012283212505280972 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][30]
0.013024640269577503 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U59
0.013051965273916721 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U56
0.012342304922640324 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U44
0.010691758245229721 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][9]
0.010749835520982742 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][11]
0.01151607371866703 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][26]
0.01248880848288536 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U54
0.013151019811630249 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U48
0.013029898516833782 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][15]
0.012229761108756065 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U39
0.011259675025939941 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U36
0.012576652690768242 core_region_i/U43
0.012576652690768242 core_region_i/U44
0.013133780099451542 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U4
0.013133780099451542 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U85
0.012877246364951134 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[6]
0.012028984725475311 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[7]
0.011101631447672844 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[4]
0.01321326568722725 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][3]
0.012816919013857841 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][3]
0.012816919013857841 peripherals_i/apb_event_unit_i/i_interrupt_unit/U229
0.01190364919602871 peripherals_i/apb_event_unit_i/i_interrupt_unit/U170
0.010990876704454422 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][6]
0.010990876704454422 peripherals_i/apb_event_unit_i/i_interrupt_unit/U236
0.010596014559268951 peripherals_i/apb_event_unit_i/i_interrupt_unit/U169
0.010596014559268951 peripherals_i/apb_event_unit_i/i_interrupt_unit/U285
0.011039134114980698 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][4]
0.011039134114980698 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][3]
0.011954635381698608 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][3]
0.012828098610043526 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][4]
0.013145476579666138 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][5]
0.013145476579666138 peripherals_i/apb_event_unit_i/i_sleep_unit/U48
0.013145476579666138 peripherals_i/apb_event_unit_i/U58
0.012638168409466743 peripherals_i/apb_event_unit_i/i_sleep_unit/U49
0.011707080528140068 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][7]
0.011707080528140068 peripherals_i/apb_event_unit_i/U59
0.010866222903132439 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U411
0.010866222903132439 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][6]
0.010866222903132439 peripherals_i/apb_event_unit_i/i_sleep_unit/U51
0.010627968236804008 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][19]
0.010627968236804008 peripherals_i/apb_event_unit_i/i_interrupt_unit/U246
0.011205466464161873 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U425
0.011205466464161873 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][20]
0.011205466464161873 peripherals_i/apb_event_unit_i/i_interrupt_unit/U167
0.011205466464161873 peripherals_i/apb_event_unit_i/i_interrupt_unit/U247
0.0121658556163311 peripherals_i/apb_event_unit_i/i_event_unit/U153
0.012992116622626781 peripherals_i/apb_event_unit_i/i_sleep_unit/U39
0.013171618804335594 peripherals_i/apb_event_unit_i/U44
0.012547846883535385 peripherals_i/apb_event_unit_i/i_event_unit/U239
0.012547846883535385 peripherals_i/apb_event_unit_i/i_sleep_unit/U46
0.011577590368688107 peripherals_i/apb_event_unit_i/i_sleep_unit/U35
0.010778279975056648 peripherals_i/apb_event_unit_i/i_event_unit/U232
0.010778279975056648 peripherals_i/apb_event_unit_i/i_event_unit/U244
0.010658170096576214 peripherals_i/apb_event_unit_i/i_interrupt_unit/U294
0.010658170096576214 peripherals_i/apb_event_unit_i/i_event_unit/U312
0.011313715018332005 peripherals_i/apb_event_unit_i/i_interrupt_unit/U151
0.011313715018332005 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][24]
0.012272185645997524 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][24]
0.01235310547053814 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U329
0.01235310547053814 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U380
0.011394968256354332 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][23]
0.011394968256354332 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U388
0.011394968256354332 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U389
0.011394968256354332 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U395
0.010696381330490112 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U256
0.010696381330490112 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U265
0.010696381330490112 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U274
0.010696381330490112 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U322
0.010744113475084305 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U267
0.011504844762384892 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U210
0.011504844762384892 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U426
0.012478155083954334 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U419
0.012478155083954334 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U427
0.012478155083954334 peripherals_i/apb_timer_i/U11
0.013147026300430298 peripherals_i/apb_timer_i/U8
0.013147026300430298 peripherals_i/apb_timer_i/U9
0.013036235235631466 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U271
0.012241177260875702 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U272
0.012241177260875702 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U426
0.012241177260875702 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U438
0.011270081624388695 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U427
0.011270081624388695 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U429
0.010640380904078484 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U431
0.010640380904078484 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U432
0.010809016413986683 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][23]
0.010809016413986683 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U326
0.010809016413986683 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U381
0.010809016413986683 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U412
0.01162116602063179 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][29]
0.01162116602063179 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][22]
0.012566786259412766 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][22]
0.01288470346480608 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][28]
0.01288470346480608 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U15
0.01288470346480608 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U16
0.01288470346480608 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U101
0.012040430679917336 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U107
0.012040430679917336 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[23]
0.012040430679917336 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U176
0.012040430679917336 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U177
0.011111021041870117 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U99
0.011111021041870117 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[22]
0.010610478930175304 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U97
0.010939428582787514 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U98
0.010939428582787514 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U117
0.011827290058135986 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U102
0.011827290058135986 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U185
0.012757418677210808 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U195
0.012757418677210808 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U198
0.013212797231972218 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[29]
0.01074608601629734 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[24]
0.010834788903594017 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[22]
0.01190001331269741 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[21]
0.01190001331269741 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U89
0.013250162824988365 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U100
0.014175653457641602 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[20]
0.014175653457641602 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U90
0.014034230262041092 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][24]
0.012988988310098648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][24]
0.012988988310098648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U55
0.01173359900712967 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U56
0.010971080511808395 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][24]
0.010971080511808395 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][24]
0.012497087940573692 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][27]
0.012497087940573692 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][23]
0.013833901844918728 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][23]
0.013833901844918728 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][27]
0.014613267034292221 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][29]
0.014613267034292221 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][27]
0.014260957017540932 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U89
0.013106346130371094 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][29]
0.01185782440006733 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][31]
0.01185782440006733 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U52
0.011225083842873573 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][31]
0.011225083842873573 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][26]
0.011741132475435734 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U124
0.013000350445508957 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][31]
0.013000350445508957 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][31]
0.014286622405052185 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][26]
0.014883635565638542 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][21]
0.014306173659861088 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][20]
0.014306173659861088 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U44
0.013026627711951733 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][21]
0.013026627711951733 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][20]
0.011765386909246445 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][22]
0.011242756620049477 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/CTS_cdb_buf_00356
0.011242756620049477 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/cg_cell/U3
0.011242756620049477 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][22]
0.011885462328791618 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U22
0.011885462328791618 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U25
0.01316901296377182 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U22
0.01316901296377182 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U25
0.014376617968082428 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U6
0.014376617968082428 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U35
0.014792339876294136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U24
0.014062883332371712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U4
0.014062883332371712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U30
0.012759411707520485 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U31
0.012759411707520485 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U24
0.011598250828683376 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U29
0.011598250828683376 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U14
0.011292612180113792 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U21
0.012116726487874985 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U5
0.013457024469971657 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U20
0.014592835679650307 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U20
0.014592835679650307 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U34
0.0148111991584301 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U16
0.0148111991584301 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U21
0.0148111991584301 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U24
0.0148111991584301 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U27
0.013918351382017136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U23
0.013918351382017136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U30
0.012559808790683746 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U21
0.012559808790683746 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U20
0.01145747397094965 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U5
0.01145747397094965 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U24
0.01145747397094965 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U10
0.01131789106875658 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U13
0.01131789106875658 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U3
0.01131789106875658 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U11
0.012250576168298721 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.012250576168298721 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U29
0.012250576168298721 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U4
0.013589486479759216 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][28]
0.013589486479759216 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U31
0.01461674552410841 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][28]
0.014641312882304192 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][5]
0.01364368200302124 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][20]
0.01364368200302124 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][5]
0.012307516299188137 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][7]
0.011349650099873543 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][22]
0.011349650099873543 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U31
0.012518223375082016 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][34]
0.013871962204575539 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][34]
0.014784148894250393 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][26]
0.014599097892642021 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][18]
0.014599097892642021 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U93
0.013474920764565468 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U120
0.01212291419506073 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][11]
0.01212291419506073 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U141
0.011264950037002563 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]
0.011264950037002563 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U126
0.011529771611094475 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][12]
0.011529771611094475 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U138
0.012677397578954697 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][20]
0.01399463415145874 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][17]
0.014763531275093555 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][20]
0.014763531275093555 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][31]
0.014394065365195274 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U75
0.013206768780946732 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][19]
0.011917010881006718 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][21]
0.011241758242249489 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][13]
0.011241758242249489 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U135
0.011726656928658485 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][14]
0.012973927892744541 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][23]
0.014262777753174305 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U103
0.011217478662729263 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U18
0.011217478662729263 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U65
0.011848831549286842 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U66
0.011848831549286842 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U70
0.013131460174918175 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U12
0.013131460174918175 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U74
0.013131460174918175 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U110
0.014347240328788757 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U109
0.014347240328788757 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U12
0.014778719283640385 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U117
0.014061244204640388 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/clk_gate_CountBurst_CS_reg/latch
0.014061244204640388 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_3/U8
0.012760404497385025 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U13
0.012760404497385025 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U19
0.01159331202507019 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U118
0.012089753523468971 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U6
0.014575110748410225 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U49
0.014809628948569298 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U46
0.014809628948569298 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U50
0.013927831314504147 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U13
0.013927831314504147 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U37
0.013927831314504147 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U38
0.014611456543207169 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][31]
0.014651302248239517 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][21]
0.014651302248239517 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][31]
0.012326271273195744 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][3]
0.01144065335392952 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U32
0.012508658692240715 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][26]
0.014615990221500397 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][14]
0.014615990221500397 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][14]
0.012143574655056 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U120
0.012143574655056 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U126
0.012665817514061928 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U54
0.012665817514061928 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U55
0.01398506946861744 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U134
0.014764349907636642 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U50
0.014764349907636642 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U135
0.014407983049750328 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U91
0.013225480914115906 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U79
0.014872968196868896 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][3]
0.013042693957686424 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][6]
0.013042693957686424 peripherals_i/apb_event_unit_i/i_interrupt_unit/U174
0.013042693957686424 peripherals_i/apb_event_unit_i/i_interrupt_unit/U210
0.011768351309001446 peripherals_i/apb_event_unit_i/i_interrupt_unit/U237
0.011217473074793816 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][5]
0.011217473074793816 peripherals_i/apb_event_unit_i/i_interrupt_unit/U173
0.011217473074793816 peripherals_i/apb_event_unit_i/i_interrupt_unit/U287
0.011836782097816467 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U466
0.011836782097816467 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][6]
0.013115864247083664 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U446
0.013115864247083664 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][7]
0.014336563646793365 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][4]
0.014336563646793365 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][3]
0.014781241305172443 peripherals_i/apb_event_unit_i/i_event_unit/U250
0.014781241305172443 peripherals_i/apb_event_unit_i/i_sleep_unit/U50
0.014074811711907387 peripherals_i/apb_event_unit_i/CTS_ccl_a_buf_00012
0.014074811711907387 peripherals_i/apb_event_unit_i/U62
0.012776563875377178 peripherals_i/apb_event_unit_i/U60
0.012776563875377178 peripherals_i/apb_event_unit_i/U64
0.011603632010519505 peripherals_i/apb_event_unit_i/U61
0.011603632010519505 peripherals_i/apb_event_unit_i/U63
0.011603632010519505 peripherals_i/apb_event_unit_i/U65
0.011270873248577118 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][19]
0.011270873248577118 peripherals_i/apb_event_unit_i/i_interrupt_unit/U196
0.012075705453753471 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U418
0.012075705453753471 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U432
0.012075705453753471 peripherals_i/apb_event_unit_i/i_interrupt_unit/U125
0.013414334505796432 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][20]
0.013414334505796432 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][20]
0.01456555724143982 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][21]
0.014814297668635845 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U450
0.014814297668635845 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][21]
0.014814297668635845 peripherals_i/apb_event_unit_i/i_sleep_unit/U41
0.013942382298409939 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][21]
0.013942382298409939 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][22]
0.01258742157369852 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][22]
0.011471635662019253 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][22]
0.011471635662019253 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][24]
0.011304439045488834 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][24]
0.011304439045488834 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][24]
0.012220405042171478 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U492
0.012220405042171478 peripherals_i/apb_event_unit_i/i_interrupt_unit/U152
0.013559574261307716 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][24]
0.013559574261307716 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][24]
0.014603792689740658 peripherals_i/apb_event_unit_i/i_event_unit/U141
0.014603792689740658 peripherals_i/apb_event_unit_i/i_event_unit/U213
0.014658007770776749 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][24]
0.01367742009460926 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][29]
0.01367742009460926 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][28]
0.012341246008872986 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U339
0.012341246008872986 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U341
0.012341246008872986 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U394
0.011366618797183037 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U242
0.011366618797183037 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U266
0.011366618797183037 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U328
0.011366618797183037 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U352
0.011432679370045662 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][30]
0.011432679370045662 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][29]
0.012493006885051727 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U268
0.012493006885051727 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U273
0.012493006885051727 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U275
0.012493006885051727 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U276
0.012493006885051727 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U435
0.013849558308720589 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U418
0.013849558308720589 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U429
0.013849558308720589 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U434
0.014781133271753788 peripherals_i/apb_timer_i/U7
0.014781133271753788 peripherals_i/apb_timer_i/U13
0.014624850824475288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U269
0.014624850824475288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U333
0.014624850824475288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U379
0.014624850824475288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U380
0.013514045625925064 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U285
0.013514045625925064 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U425
0.013514045625925064 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U437
0.012158103287220001 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U213
0.012158103287220001 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U428
0.012158103287220001 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U436
0.011279243975877762 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U280
0.011279243975877762 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U424
0.011279243975877762 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U433
0.011515256017446518 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U278
0.011515256017446518 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U279
0.011515256017446518 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U411
0.01264994964003563 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][27]
0.01264994964003563 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][26]
0.013971280306577682 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][30]
0.014761088415980339 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][25]
0.014761088415980339 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][24]
0.014418373815715313 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U9
0.014418373815715313 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U115
0.014418373815715313 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U116
0.014418373815715313 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U117
0.013241443783044815 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U109
0.013241443783044815 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U8
0.013241443783044815 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U114
0.013241443783044815 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U118
0.013241443783044815 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U119
0.013241443783044815 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U196
0.01194516010582447 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U110
0.01194516010582447 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[31]
0.011246655136346817 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U16
0.011246655136346817 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U111
0.011246655136346817 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U116
0.011704888194799423 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U100
0.011704888194799423 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U115
0.011704888194799423 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U187
0.011704888194799423 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U188
0.011704888194799423 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U297
0.012942451052367687 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U186
0.012942451052367687 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U192
0.012942451052367687 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U193
0.014238666743040085 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U190
0.014238666743040085 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U191
0.014238666743040085 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U196
0.014872334897518158 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[28]
0.010569320991635323 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1090
0.014072243124246597 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[28]
0.014072243124246597 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U97
0.015153177082538605 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][33]
0.014978324994444847 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][33]
0.013740301132202148 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U112
0.012255820445716381 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][33]
0.012255820445716381 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][33]
0.011352598667144775 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U113
0.011745737865567207 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][23]
0.011745737865567207 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][23]
0.013140819035470486 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U115
0.013140819035470486 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U116
0.014710895717144012 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U88
0.014710895717144012 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U103
0.015204356983304024 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U53
0.015204356983304024 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[0]
0.012364904396235943 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][19]
0.0116167226806283 core_region_i/FE_OFC55_n1
0.012223271653056145 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/CTS_cdb_buf_00361
0.012223271653056145 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/cg_cell/U3
0.012223271653056145 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][26]
0.012223271653056145 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U31
0.015221962705254555 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][26]
0.01592560112476349 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U32
0.013737881556153297 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U92
0.012252284213900566 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U68
0.011637479066848755 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/cg_cell/clk_en_reg
0.012396350502967834 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][34]
0.013910578563809395 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U35
0.013910578563809395 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U27
0.015335170552134514 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U28
0.015335170552134514 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U28
0.015826139599084854 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U13
0.015826139599084854 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U33
0.014966951683163643 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U16
0.014966951683163643 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U12
0.013430741615593433 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U17
0.013430741615593433 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U24
0.012061753310263157 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U7
0.012061753310263157 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.011700555682182312 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U14
0.011700555682182312 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U21
0.011700555682182312 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U5
0.012670462019741535 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U32
0.014248665422201157 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U20
0.014248665422201157 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U21
0.015586163848638535 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U17
0.015586163848638535 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U16
0.01584303379058838 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U32
0.01479105744510889 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U35
0.01479105744510889 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U15
0.01479105744510889 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U31
0.01479105744510889 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U6
0.01479105744510889 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U13
0.013190839439630508 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U34
0.013190839439630508 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U30
0.011892972514033318 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U21
0.011892972514033318 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U32
0.011729954741895199 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U20
0.011729954741895199 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U18
0.011729954741895199 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U19
0.012830682098865509 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U9
0.012830682098865509 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U7
0.0144100496545434 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U33
0.015621868893504143 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/Pop_Pointer_CS_reg[0]
0.015621868893504143 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U51
0.015651578083634377 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][9]
0.015651578083634377 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][9]
0.015651578083634377 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U34
0.014476096257567406 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][20]
0.014476096257567406 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U48
0.01290111429989338 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U38
0.01290111429989338 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U58
0.011771414428949356 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][8]
0.011880937963724136 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][4]
0.011880937963724136 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][4]
0.013145463541150093 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][7]
0.015812881290912628 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][26]
0.015594268217682838 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U87
0.014269672334194183 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][18]
0.014269672334194183 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][11]
0.011667244136333466 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][16]
0.011980703100562096 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][12]
0.011980703100562096 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][27]
0.013334549032151699 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][17]
0.01488812267780304 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][2]
0.01488812267780304 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U111
0.015795163810253143 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]
0.015795163810253143 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U114
0.015360185876488686 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][31]
0.013960887677967548 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][19]
0.013960887677967548 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U144
0.012440321035683155 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][21]
0.011643420904874802 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][13]
0.0122132683172822 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][23]
0.0122132683172822 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U132
0.013681367039680481 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U102
0.015198640525341034 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U10
0.015915673226118088 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]
0.015915673226118088 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U37
0.015246894210577011 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]
0.013739323243498802 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U35
0.011611196212470531 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U24
0.012356681749224663 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U71
0.012356681749224663 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U73
0.013869652524590492 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U25
0.015303637832403183 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_3/U2
0.015303637832403183 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U119
0.015303637832403183 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U17
0.015812957659363747 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U13
0.015812957659363747 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U15
0.014967747032642365 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U20
0.013434523716568947 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U121
0.01205839030444622 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_3/U6
0.01205839030444622 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_3/U5
0.011681297793984413 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U120
0.011681297793984413 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U18
0.012640479952096939 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U14
0.014218620024621487 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U47
0.015566178597509861 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U40
0.015841729938983917 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U41
0.015841729938983917 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U48
0.014802541583776474 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U42
0.013204767368733883 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FE_OFC465_n59
0.013204767368733883 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/CS_reg[0]
0.01449764147400856 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][21]
0.012922712601721287 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][3]
0.012922712601721287 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U49
0.01178327202796936 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][2]
0.01178327202796936 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U29
0.011876693926751614 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][2]
0.011876693926751614 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U37
0.013133564032614231 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][1]
0.014729567803442478 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][22]
0.014729567803442478 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][1]
0.014729567803442478 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U47
0.01581515371799469 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][22]
0.01581515371799469 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U50
0.015613442286849022 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][25]
0.015613442286849022 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U53
0.014296266250312328 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][24]
0.014296266250312328 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U52
0.011974195949733257 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U34
0.011974195949733257 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U53
0.01487639918923378 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U25
0.01487639918923378 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U57
0.0157957561314106 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U7
0.0157957561314106 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U9
0.0157957561314106 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U83
0.015376295894384384 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U22
0.015262622386217117 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][7]
0.015262622386217117 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][7]
0.013759789988398552 peripherals_i/apb_event_unit_i/i_interrupt_unit/U150
0.013759789988398552 peripherals_i/apb_event_unit_i/i_interrupt_unit/U205
0.013759789988398552 peripherals_i/apb_event_unit_i/i_interrupt_unit/U213
0.013759789988398552 peripherals_i/apb_event_unit_i/i_interrupt_unit/U224
0.013759789988398552 peripherals_i/apb_event_unit_i/i_interrupt_unit/U225
0.012258983217179775 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][7]
0.012258983217179775 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][6]
0.011611098423600197 peripherals_i/apb_event_unit_i/i_interrupt_unit/U149
0.011611098423600197 peripherals_i/apb_event_unit_i/i_interrupt_unit/U165
0.011611098423600197 peripherals_i/apb_event_unit_i/i_interrupt_unit/U178
0.011611098423600197 peripherals_i/apb_event_unit_i/i_interrupt_unit/U288
0.012342402711510658 peripherals_i/apb_event_unit_i/i_interrupt_unit/U286
0.012342402711510658 peripherals_i/apb_event_unit_i/i_event_unit/U135
0.01385120302438736 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U455
0.01385120302438736 peripherals_i/apb_event_unit_i/i_event_unit/U132
0.01385120302438736 peripherals_i/apb_event_unit_i/i_event_unit/U207
0.01385120302438736 peripherals_i/apb_event_unit_i/i_event_unit/U289
0.015290996059775352 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U461
0.015290996059775352 peripherals_i/apb_event_unit_i/i_event_unit/U159
0.015815887600183487 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][5]
0.015815887600183487 peripherals_i/apb_event_unit_i/i_event_unit/U18
0.015815887600183487 peripherals_i/apb_event_unit_i/i_event_unit/U246
0.014983711764216423 peripherals_i/apb_event_unit_i/i_event_unit/U64
0.014983711764216423 peripherals_i/apb_event_unit_i/i_event_unit/U125
0.014983711764216423 peripherals_i/apb_event_unit_i/i_event_unit/U247
0.014983711764216423 peripherals_i/apb_event_unit_i/i_event_unit/U248
0.013453559949994087 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][7]
0.013453559949994087 peripherals_i/apb_event_unit_i/i_event_unit/U44
0.013453559949994087 peripherals_i/apb_event_unit_i/i_event_unit/U249
0.012070558965206146 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][6]
0.012070558965206146 peripherals_i/apb_event_unit_i/i_event_unit/U21
0.012070558965206146 peripherals_i/apb_event_unit_i/i_event_unit/U72
0.0116771524772048 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][20]
0.012623950839042664 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][20]
0.012623950839042664 peripherals_i/apb_event_unit_i/i_interrupt_unit/U126
0.012623950839042664 peripherals_i/apb_event_unit_i/i_interrupt_unit/U197
0.014199728146195412 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][21]
0.014199728146195412 peripherals_i/apb_event_unit_i/i_interrupt_unit/U186
0.014199728146195412 peripherals_i/apb_event_unit_i/i_interrupt_unit/U219
0.015554936602711678 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][21]
0.015554936602711678 peripherals_i/apb_event_unit_i/i_interrupt_unit/U138
0.015847234055399895 peripherals_i/apb_event_unit_i/i_interrupt_unit/U137
0.015847234055399895 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][19]
0.015847234055399895 peripherals_i/apb_event_unit_i/i_event_unit/U194
0.014819685369729996 peripherals_i/apb_event_unit_i/i_event_unit/U154
0.013223535381257534 peripherals_i/FE_OFC96_n1
0.011909715831279755 peripherals_i/apb_event_unit_i/i_interrupt_unit/U161
0.011909715831279755 peripherals_i/apb_event_unit_i/i_interrupt_unit/U162
0.011909715831279755 peripherals_i/apb_event_unit_i/i_interrupt_unit/U235
0.011714059859514236 peripherals_i/apb_event_unit_i/i_interrupt_unit/U193
0.0127949770539999 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U458
0.0127949770539999 peripherals_i/apb_event_unit_i/i_event_unit/U147
0.0127949770539999 peripherals_i/apb_event_unit_i/i_event_unit/U199
0.0127949770539999 peripherals_i/apb_event_unit_i/i_event_unit/U281
0.01437454205006361 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][22]
0.012940366752445698 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U340
0.012940366752445698 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U387
0.01179088931530714 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U353
0.01179088931530714 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U356
0.01179088931530714 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U391
0.01186731643974781 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U269
0.01186731643974781 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U278
0.01186731643974781 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U324
0.01186731643974781 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U326
0.01186731643974781 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U351
0.01186731643974781 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U354
0.013115140609443188 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U209
0.013115140609443188 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U271
0.013115140609443188 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U272
0.013115140609443188 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U281
0.014712093397974968 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U280
0.014712093397974968 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U422
0.014712093397974968 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U423
0.014712093397974968 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U424
0.015808623284101486 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U420
0.015808623284101486 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U421
0.015808623284101486 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U425
0.015808623284101486 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U428
0.015808623284101486 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U432
0.015808623284101486 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U433
0.01562388613820076 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][30]
0.014315048232674599 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][28]
0.014315048232674599 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U275
0.014315048232674599 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U276
0.012717915698885918 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][27]
0.012717915698885918 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U283
0.012717915698885918 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U284
0.011683420278131962 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][26]
0.011683420278131962 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][25]
0.01196298561990261 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][24]
0.01196298561990261 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][23]
0.013301659375429153 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U277
0.013301659375429153 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][29]
0.014860134571790695 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][24]
0.01579190231859684 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U100
0.01579190231859684 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U102
0.01579190231859684 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U103
0.01538853719830513 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U94
0.01538853719830513 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U111
0.01538853719830513 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U112
0.01538853719830513 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U113
0.01400153711438179 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U98
0.01400153711438179 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U193
0.01400153711438179 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U194
0.01400153711438179 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U197
0.01400153711438179 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U198
0.01400153711438179 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U292
0.012473349459469318 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[29]
0.011649101972579956 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U112
0.011649101972579956 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[30]
0.012187551707029343 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[25]
0.012187551707029343 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U14
0.012187551707029343 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U15
0.01364421471953392 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[27]
0.01364421471953392 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[24]
0.015170155093073845 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[26]
0.004565596114844084 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1080
0.004565596114844084 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1083
0.006789397913962603 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1109
0.00898129865527153 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1091
0.00898129865527153 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1387
0.010404463857412338 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1092
0.010404463857412338 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1388
0.011320661753416061 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1116
0.012142800725996494 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1043
0.012142800725996494 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1338
0.013281354680657387 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1118
0.013281354680657387 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1384
0.014843708835542202 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1102
0.014843708835542202 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1389
0.016343822702765465 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1390
0.012309679761528969 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[30]
0.012309679761528969 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[5]
0.013812421821057796 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U83
0.013812421821057796 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U104
0.014839964918792248 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][8]
0.014675881713628769 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]
0.013502754271030426 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][8]
0.013502754271030426 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U61
0.011239228770136833 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][8]
0.011239228770136833 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U62
0.011239228770136833 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U122
0.011612587608397007 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][7]
0.012936261482536793 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[27]
0.014425801113247871 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[26]
0.014425801113247871 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U105
0.0152922123670578 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[1]
0.0152922123670578 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U93
0.014893811196088791 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U110
0.014893811196088791 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U111
0.013599042780697346 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][19]
0.013599042780697346 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U80
0.012200048193335533 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][30]
0.012200048193335533 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][34]
0.012200048193335533 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U79
0.011490417644381523 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/cg_cell/clk_en_reg
0.011490417644381523 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][4]
0.012066155672073364 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U76
0.01347355917096138 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][30]
0.01347355917096138 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][4]
0.014911683276295662 core_region_i/FE_OFC54_n1
0.014911683276295662 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][4]
0.014911683276295662 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][4]
0.015579363331198692 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][30]
0.015579363331198692 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U77
0.015579363331198692 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U98
0.014933912083506584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][30]
0.01350369956344366 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][34]
0.01350369956344366 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U41
0.01209447905421257 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][34]
0.01151190884411335 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][34]
0.012233196757733822 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U40
0.012233196757733822 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U8
0.013671357184648514 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U23
0.013671357184648514 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U27
0.013671357184648514 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.01502426527440548 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U33
0.01502426527440548 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U23
0.01502426527440548 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U33
0.015490749850869179 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.015490749850869179 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U6
0.015490749850869179 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U34
0.014675373211503029 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.014675373211503029 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U9
0.014675373211503029 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U34
0.013217007741332054 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U32
0.013217007741332054 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U35
0.011916940100491047 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U21
0.011916940100491047 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.011916940100491047 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U12
0.011572971008718014 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U5
0.01249205693602562 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U27
0.01249205693602562 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U35
0.01249205693602562 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U11
0.01249205693602562 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U25
0.01398845948278904 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.01398845948278904 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U23
0.01398845948278904 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U15
0.01398845948278904 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U36
0.015256685204803944 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U27
0.015256685204803944 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U26
0.015256685204803944 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U7
0.015499858185648918 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U13
0.015499858185648918 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U12
0.015499858185648918 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U26
0.015499858185648918 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U32
0.01450150366872549 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U8
0.01450150366872549 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U23
0.01450150366872549 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U22
0.01450150366872549 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U33
0.012983365915715694 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U7
0.012983365915715694 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U22
0.012983365915715694 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U33
0.012983365915715694 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U4
0.011752577498555183 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U12
0.011752577498555183 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U25
0.011752577498555183 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U9
0.011752577498555183 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U23
0.01159908901900053 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U15
0.01159908901900053 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U36
0.01159908901900053 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U15
0.012645074166357517 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U8
0.012645074166357517 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U6
0.012645074166357517 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U13
0.012645074166357517 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U34
0.014145227149128914 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][0]
0.015296267345547676 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U54
0.015324939042329788 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/cg_cell/U3
0.014209268614649773 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][10]
0.0127139613032341 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][8]
0.011640830896794796 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U50
0.011743445880711079 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][6]
0.012942054308950901 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][6]
0.012942054308950901 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][3]
0.014453155919909477 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][25]
0.014453155919909477 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][3]
0.015471154823899269 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][25]
0.015471154823899269 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U96
0.015263271518051624 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][28]
0.014006391167640686 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][29]
0.014006391167640686 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][28]
0.012495752424001694 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][29]
0.012495752424001694 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U84
0.011538412421941757 FE_OFC62_n1
0.011538412421941757 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]
0.011538412421941757 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U51
0.011837264522910118 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][10]
0.013123554177582264 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.013123554177582264 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][27]
0.014599242247641087 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/CTS_cdb_buf_00357
0.014599242247641087 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/cg_cell/U3
0.014599242247641087 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][32]
0.015460973605513573 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/cg_cell/clk_en_reg
0.015460973605513573 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][2]
0.01504850760102272 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]
0.01504850760102272 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U112
0.01504850760102272 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U35
0.013720294460654259 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][1]
0.012276512570679188 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][1]
0.012276512570679188 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U108
0.011519121006131172 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][14]
0.01205853559076786 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][23]
0.01345035433769226 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U13
0.01345035433769226 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U36
0.014889026060700417 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U6
0.015568677335977554 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U149
0.014933779835700989 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U9
0.014933779835700989 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U150
0.012084979563951492 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/CS_reg[1]
0.012084979563951492 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U153
0.011485788971185684 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/CS_reg[0]
0.012194683775305748 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U26
0.013631949201226234 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U107
0.01499402616173029 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[0]
0.01499402616173029 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U31
0.015478113666176796 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_3/U3
0.015478113666176796 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U122
0.014676103368401527 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_3/U4
0.011913741007447243 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U116
0.011554645374417305 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/FE_DBTC15_grant_W
0.012463503517210484 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U47
0.015237524174153805 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/CS_reg[1]
0.015237524174153805 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U32
0.01451217383146286 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U44
0.01451217383146286 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U45
0.0129963718354702 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/Push_Pointer_CS_reg[0]
0.0129963718354702 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U3
0.011758438311517239 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U12
0.011758438311517239 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U43
0.011590104550123215 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/cg_cell/U2
0.01262759231030941 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U46
0.01262759231030941 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][5]
0.01412878930568695 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][7]
0.01412878930568695 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][5]
0.01529010757803917 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][7]
0.015335844829678535 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][8]
0.015335844829678535 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U42
0.014229876920580864 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][8]
0.014229876920580864 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U38
0.012734636664390564 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.012734636664390564 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][4]
0.011652273125946522 FE_OFC106_n1
0.011652273125946522 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][4]
0.011739619076251984 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][6]
0.011739619076251984 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U61
0.011739619076251984 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U128
0.012930973432958126 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.012930973432958126 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][6]
0.014444280415773392 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][23]
0.015473533421754837 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/CTS_cdb_buf_00345
0.015473533421754837 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/cg_cell/U3
0.0152816791087389 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][24]
0.014031825587153435 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U35
0.014031825587153435 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U39
0.014031825587153435 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.012518374249339104 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U34
0.012518374249339104 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U40
0.012518374249339104 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U87
0.01154877059161663 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/CS_reg[1]
0.01154877059161663 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U42
0.011831223033368587 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U17
0.013110218569636345 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U19
0.013110218569636345 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U6
0.013110218569636345 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U56
0.013110218569636345 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U58
0.014588212594389915 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U191
0.015461614355444908 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U45
0.01229323074221611 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U35
0.014948739670217037 peripherals_i/apb_event_unit_i/i_interrupt_unit/U223
0.01352287083864212 peripherals_i/apb_event_unit_i/i_interrupt_unit/U166
0.01352287083864212 peripherals_i/apb_event_unit_i/i_interrupt_unit/U212
0.012099387124180794 peripherals_i/apb_event_unit_i/i_interrupt_unit/U203
0.012099387124180794 peripherals_i/apb_event_unit_i/i_interrupt_unit/U227
0.011485706083476543 peripherals_i/apb_event_unit_i/i_interrupt_unit/U177
0.011485706083476543 peripherals_i/apb_event_unit_i/i_interrupt_unit/U226
0.011485706083476543 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][0]
0.012181134894490242 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][0]
0.012181134894490242 peripherals_i/apb_event_unit_i/i_event_unit/U130
0.013614438474178314 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U445
0.013614438474178314 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U467
0.013614438474178314 peripherals_i/apb_event_unit_i/i_event_unit/U204
0.013614438474178314 peripherals_i/apb_event_unit_i/i_event_unit/U288
0.014982029795646667 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][0]
0.014982029795646667 peripherals_i/apb_event_unit_i/i_event_unit/U157
0.014982029795646667 peripherals_i/apb_event_unit_i/i_event_unit/U158
0.014982029795646667 peripherals_i/apb_event_unit_i/i_event_unit/U202
0.015480896458029747 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][5]
0.015480896458029747 peripherals_i/apb_event_unit_i/i_event_unit/U254
0.01469125971198082 peripherals_i/apb_event_unit_i/i_event_unit/U19
0.01469125971198082 peripherals_i/apb_event_unit_i/i_event_unit/U65
0.01469125971198082 peripherals_i/apb_event_unit_i/i_event_unit/U66
0.01469125971198082 peripherals_i/apb_event_unit_i/i_event_unit/U67
0.013238678686320782 peripherals_i/apb_event_unit_i/i_event_unit/U29
0.013238678686320782 peripherals_i/apb_event_unit_i/i_event_unit/U63
0.013238678686320782 peripherals_i/apb_event_unit_i/i_event_unit/U187
0.013238678686320782 peripherals_i/apb_event_unit_i/i_event_unit/U188
0.013238678686320782 peripherals_i/apb_event_unit_i/i_event_unit/U196
0.01192530058324337 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][6]
0.01192530058324337 peripherals_i/apb_event_unit_i/i_event_unit/U20
0.011550724506378174 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U41
0.011550724506378174 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U269
0.011550724506378174 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U273
0.011550724506378174 peripherals_i/apb_event_unit_i/i_event_unit/U81
0.012447831220924854 peripherals_i/apb_event_unit_i/i_interrupt_unit/U252
0.012447831220924854 peripherals_i/apb_event_unit_i/i_interrupt_unit/U253
0.013941880315542221 peripherals_i/apb_event_unit_i/i_interrupt_unit/U218
0.013941880315542221 peripherals_i/apb_event_unit_i/i_event_unit/U151
0.015226866118609905 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][21]
0.015503626316785812 peripherals_i/apb_event_unit_i/i_event_unit/U271
0.015503626316785812 peripherals_i/apb_event_unit_i/i_event_unit/U272
0.015503626316785812 peripherals_i/apb_event_unit_i/i_event_unit/U273
0.014528440311551094 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][19]
0.014528440311551094 peripherals_i/apb_event_unit_i/i_event_unit/U171
0.013014174997806549 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]
0.013014174997806549 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][19]
0.011768276803195477 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][22]
0.011768276803195477 peripherals_i/apb_event_unit_i/i_interrupt_unit/U234
0.011768276803195477 peripherals_i/apb_event_unit_i/i_event_unit/U172
0.011583864688873291 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][22]
0.011583864688873291 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][22]
0.012611115351319313 peripherals_i/apb_event_unit_i/i_event_unit/U148
0.012611115351319313 peripherals_i/apb_event_unit_i/i_event_unit/U280
0.014246724545955658 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][27]
0.012751400470733643 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][26]
0.012751400470733643 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][25]
0.011659516021609306 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U270
0.011659516021609306 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U355
0.011659516021609306 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U386
0.011659516021609306 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U390
0.011730736121535301 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][28]
0.012913506478071213 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U277
0.014427709393203259 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U279
0.015467343851923943 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U392
0.015291592106223106 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U270
0.015291592106223106 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U332
0.015291592106223106 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U355
0.015291592106223106 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U357
0.015291592106223106 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U391
0.014049645513296127 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U273
0.014049645513296127 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U274
0.014049645513296127 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U330
0.014049645513296127 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U356
0.012534599751234055 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U281
0.012534599751234055 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U373
0.012534599751234055 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U397
0.01155390590429306 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U328
0.01155390590429306 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U374
0.01155390590429306 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U404
0.011820567771792412 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U338
0.011820567771792412 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U339
0.011820567771792412 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U340
0.011820567771792412 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U403
0.01457276288419962 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][28]
0.01457276288419962 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U105
0.015457949601113796 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U93
0.015457949601113796 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U95
0.015457949601113796 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U106
0.015457949601113796 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U107
0.015457949601113796 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U108
0.015075474977493286 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U10
0.015075474977493286 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U12
0.015075474977493286 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U293
0.01375892385840416 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U181
0.01375892385840416 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U183
0.01375892385840416 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U191
0.012307900935411453 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U182
0.0037928814999759197 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2068
0.0037928814999759197 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2082
0.005931474268436432 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2066
0.00815005786716938 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1103
0.00815005786716938 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1123
0.0097164586186409 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1072
0.0097164586186409 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1114
0.0097164586186409 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2046
0.010798152536153793 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1349
0.010798152536153793 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1351
0.011698775924742222 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1115
0.011698775924742222 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2076
0.01272023655474186 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1345
0.01272023655474186 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1382
0.01272023655474186 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2047
0.013948419131338596 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2064
0.01504626777023077 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1380
0.012702804058790207 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[4]
0.013513370417058468 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][7]
0.013513370417058468 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U85
0.013513370417058468 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U101
0.013394803740084171 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]
0.012488637119531631 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][5]
0.012488637119531631 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U121
0.011398649774491787 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][5]
0.011398649774491787 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][5]
0.010736769065260887 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U50
0.011031707748770714 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]
0.012066209688782692 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[23]
0.013229516334831715 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[17]
0.013229516334831715 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[16]
0.013907326385378838 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[7]
0.013907326385378838 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U88
0.013907326385378838 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U94
0.013600033707916737 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][19]
0.013600033707916737 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][20]
0.012594490312039852 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][19]
0.012594490312039852 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][34]
0.0115074273198843 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][34]
0.010956703685224056 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][34]
0.010956703685224056 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U41
0.011406347155570984 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U40
0.012503119185566902 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U85
0.012503119185566902 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U97
0.013623440638184547 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][3]
0.014143554493784904 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][0]
0.014143554493784904 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U86
0.013641007244586945 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][3]
0.013641007244586945 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U136
0.012527460232377052 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][0]
0.012527460232377052 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][10]
0.011430596932768822 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][10]
0.010978028178215027 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][10]
0.012663209810853004 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][0]
0.01371815986931324 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][0]
0.014081797562539577 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][39]
0.013445885851979256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][39]
0.012308349832892418 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][38]
0.012308349832892418 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][38]
0.01129370927810669 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U17
0.01129370927810669 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U26
0.011023764498531818 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U12
0.011023764498531818 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U26
0.011023764498531818 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U10
0.011023764498531818 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U11
0.011737892404198647 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U15
0.011737892404198647 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U11
0.012902038171887398 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U13
0.012902038171887398 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U19
0.012902038171887398 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U23
0.013888845220208168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U27
0.013888845220208168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U28
0.013888845220208168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U5
0.014077669009566307 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U9
0.014077669009566307 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U10
0.014077669009566307 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U25
0.013299945741891861 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U10
0.013299945741891861 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U15
0.013299945741891861 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U19
0.013299945741891861 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U11
0.012117888778448105 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U14
0.012117888778448105 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U18
0.012117888778448105 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U116
0.012117888778448105 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U35
0.0111602284014225 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U11
0.0111602284014225 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U17
0.011042306199669838 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U27
0.011042306199669838 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U28
0.011042306199669838 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U17
0.011859079822897911 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U21
0.011859079822897911 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U25
0.011859079822897911 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U26
0.013029515743255615 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U60
0.013927401043474674 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][0]
0.013927401043474674 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U67
0.01394992507994175 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][10]
0.013079922646284103 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U13
0.011913467198610306 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U11
0.011075557209551334 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U46
0.011075557209551334 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U61
0.011153599247336388 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U42
0.013891659677028656 FE_OFC130_n1
0.013891659677028656 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][28]
0.012912911362946033 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U69
0.011737065389752388 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][29]
0.010992810130119324 FE_OFC61_n1
0.010992810130119324 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][10]
0.011227661743760109 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][32]
0.011227661743760109 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U90
0.013383457437157631 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U72
0.013734648004174232 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][1]
0.012698961421847343 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U145
0.010980727151036263 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][15]
0.011399177834391594 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U47
0.011399177834391594 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U129
0.012481939978897572 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U41
0.012481939978897572 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U46
0.012481939978897572 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U148
0.012481939978897572 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U160
0.013601584360003471 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U40
0.013601584360003471 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U48
0.013601584360003471 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U155
0.013601584360003471 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U156
0.014130430296063423 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U43
0.014130430296063423 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U154
0.013635802082717419 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U151
0.012522079050540924 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U31
0.012522079050540924 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U33
0.012522079050540924 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U157
0.011418206617236137 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U28
0.011418206617236137 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U30
0.011418206617236137 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U159
0.010953083634376526 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[2]
0.011507414281368256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/CS_reg[1]
0.011507414281368256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[3]
0.012629181146621704 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/CS_reg[0]
0.012629181146621704 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U31
0.012629181146621704 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U84
0.01369192823767662 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U90
0.014069786295294762 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[7]
0.014069786295294762 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[2]
0.013444574549794197 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[8]
0.012309404090046883 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[6]
0.012309404090046883 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[1]
0.011289536952972412 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[4]
0.011289536952972412 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[3]
0.011007900349795818 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U31
0.011007900349795818 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[5]
0.011714228428900242 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U19
0.011714228428900242 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U67
0.01287850271910429 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U55
0.01287850271910429 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U59
0.013872938230633736 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U33
0.013872938230633736 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U54
0.014075744897127151 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U35
0.014075744897127151 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U36
0.013307619839906693 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U39
0.012127513065934181 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/Pop_Pointer_CS_reg[0]
0.01301690936088562 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U71
0.013922995887696743 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U41
0.013922995887696743 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U39
0.013922995887696743 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U53
0.013922995887696743 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U55
0.013922995887696743 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U75
0.013958966359496117 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U73
0.01309661939740181 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/CTS_cdb_buf_00370
0.011930275708436966 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/CTS_cdb_buf_00468
0.011085213162004948 FE_OFC102_n1
0.011085213162004948 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][33]
0.011085213162004948 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U35
0.011151405051350594 FE_OFC99_n1
0.011151405051350594 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U28
0.012077897787094116 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U75
0.013255558907985687 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][23]
0.01405659131705761 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/cg_cell/clk_en_reg
0.01405659131705761 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][25]
0.01390690729022026 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U51
0.012933599762618542 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U43
0.011755505576729774 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U37
0.011755505576729774 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U44
0.011001624166965485 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U41
0.011223617941141129 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/CS_reg[0]
0.011223617941141129 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS_reg[1]
0.01222212053835392 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS_reg[2]
0.014056853018701077 FE_OFC103_n1
0.012715385295450687 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC413_n2
0.014131257310509682 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][4]
0.0136475944891572 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][4]
0.0136475944891572 peripherals_i/apb_event_unit_i/i_interrupt_unit/U222
0.012537354603409767 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][5]
0.012537354603409767 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][4]
0.011429527774453163 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][5]
0.010953092947602272 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][5]
0.011496913619339466 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][1]
0.011496913619339466 peripherals_i/apb_event_unit_i/i_event_unit/U149
0.012615581974387169 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][1]
0.012615581974387169 peripherals_i/apb_event_unit_i/i_event_unit/U282
0.012615581974387169 peripherals_i/apb_event_unit_i/i_event_unit/U283
0.01368261780589819 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][5]
0.01368261780589819 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][1]
0.014071989804506302 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][5]
0.014071989804506302 peripherals_i/apb_event_unit_i/i_event_unit/U255
0.013456414453685284 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][6]
0.013456414453685284 peripherals_i/apb_event_unit_i/i_event_unit/U87
0.013456414453685284 peripherals_i/apb_event_unit_i/i_event_unit/U88
0.012323512695729733 peripherals_i/apb_event_unit_i/i_event_unit/U298
0.012323512695729733 peripherals_i/apb_event_unit_i/i_event_unit/U299
0.011298563331365585 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][6]
0.011004860512912273 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U272
0.011004860512912273 peripherals_i/apb_uart_i/U74
0.011004860512912273 peripherals_i/apb_event_unit_i/i_event_unit/U73
0.011004860512912273 peripherals_i/apb_event_unit_i/i_event_unit/U96
0.011702029034495354 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U268
0.011702029034495354 peripherals_i/apb_uart_i/FE_OFC244_s_uart_bus_pwdata_1
0.011702029034495354 peripherals_i/apb_uart_i/U79
0.011702029034495354 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][20]
0.012864554300904274 peripherals_i/apb_uart_i/FE_OFC241_s_uart_bus_pwdata_4
0.013864640146493912 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][20]
0.014079820364713669 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][20]
0.014079820364713669 peripherals_i/apb_event_unit_i/i_event_unit/U270
0.013320288620889187 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][20]
0.013320288620889187 peripherals_i/apb_event_unit_i/i_event_unit/U152
0.013320288620889187 peripherals_i/apb_event_unit_i/i_event_unit/U218
0.012141370214521885 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][21]
0.012141370214521885 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][21]
0.012141370214521885 peripherals_i/apb_event_unit_i/i_event_unit/U205
0.011172065511345863 peripherals_i/apb_event_unit_i/i_event_unit/U264
0.011172065511345863 peripherals_i/apb_event_unit_i/i_event_unit/U265
0.011030209250748158 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][21]
0.0118325874209404 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][22]
0.012064306996762753 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][27]
0.012064306996762753 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][26]
0.013242661952972412 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][25]
0.013242661952972412 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][24]
0.013914629817008972 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][29]
0.013914629817008972 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][28]
0.012947473675012589 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U398
0.011768132448196411 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U375
0.011005604639649391 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U282
0.011215290986001492 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][24]
0.01220824383199215 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][27]
0.01220824383199215 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][26]
0.013363303616642952 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][25]
0.014053989201784134 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[27]
0.014053989201784134 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U96
0.01375599019229412 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U189
0.012729316018521786 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U184
0.012729316018521786 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U186
0.012729316018521786 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U187
0.012729316018521786 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U188
0.01159726269543171 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[28]
0.01159726269543171 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U192
0.010985108092427254 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[24]
0.002124275080859661 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2083
0.002124275080859661 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2084
0.002912478521466255 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1383
0.002912478521466255 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2051
0.004954123869538307 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1401
0.004954123869538307 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2067
0.007202920503914356 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1002
0.007202920503914356 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1147
0.007202920503914356 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1356
0.007202920503914356 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2052
0.008931919932365417 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2061
0.008931919932365417 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2062
0.010201362892985344 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2057
0.010201362892985344 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2058
0.010201362892985344 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2060
0.010201362892985344 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2063
0.011190632358193398 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1357
0.011190632358193398 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2043
0.011190632358193398 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2044
0.011190632358193398 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2075
0.012078175321221352 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1341
0.012078175321221352 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1346
0.012078175321221352 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1385
0.012925529852509499 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1101
0.012925529852509499 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1375
0.012925529852509499 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2048
0.012925529852509499 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2077
0.013565351255238056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1110
0.013565351255238056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2059
0.013565351255238056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2078
0.013565351255238056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2086
0.013803734444081783 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2085
0.010621239431202412 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[31]
0.011995462700724602 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U84
0.011929165571928024 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]
0.01132780872285366 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U49
0.010600173845887184 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][21]
0.01016057375818491 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][28]
0.01016057375818491 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U44
0.010367020033299923 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][6]
0.011072764173150063 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U68
0.011072764173150063 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U74
0.012327714823186398 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U107
0.011446679010987282 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][10]
0.010342962108552456 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][3]
0.010647954419255257 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][3]
0.011390170082449913 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][0]
0.012161890044808388 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][39]
0.012161890044808388 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][38]
0.011410532519221306 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][39]
0.011410532519221306 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U110
0.010671019554138184 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U38
0.010671019554138184 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U111
0.010367784649133682 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]
0.010367784649133682 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U37
0.011513534002006054 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][0]
0.011513534002006054 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U136
0.012228704988956451 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][0]
0.012228704988956451 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U135
0.012474379502236843 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][39]
0.012474379502236843 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U141
0.012041745707392693 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][39]
0.012041745707392693 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U142
0.011268367990851402 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][38]
0.011268367990851402 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U139
0.010577607899904251 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][38]
0.010577607899904251 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U9
0.010577607899904251 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U15
0.010390986688435078 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.010390986688435078 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U9
0.010390986688435078 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U15
0.010390986688435078 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U18
0.010871050879359245 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U12
0.010871050879359245 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U31
0.010871050879359245 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U10
0.010871050879359245 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U18
0.011656579561531544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.011656579561531544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.011656579561531544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U19
0.012323168106377125 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.012323168106377125 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U10
0.012323168106377125 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U37
0.012323168106377125 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U37
0.012323168106377125 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U14
0.01245095208287239 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U38
0.01245095208287239 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U8
0.01245095208287239 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U17
0.01245095208287239 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U36
0.011925855651497841 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U12
0.011925855651497841 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U39
0.011925855651497841 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U9
0.011925855651497841 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U36
0.011128108017146587 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BR_DECODER/U9
0.011128108017146587 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U11
0.010482925921678543 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.010482925921678543 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U7
0.010482925921678543 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U31
0.010482925921678543 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U5
0.010482925921678543 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U29
0.010482925921678543 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U35
0.010406466200947762 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BR_DECODER/U5
0.010406466200947762 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U19
0.010406466200947762 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U23
0.01096254400908947 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BR_DECODER/U3
0.01096254400908947 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BR_DECODER/U4
0.01236622966825962 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U18
0.01236622966825962 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U22
0.01236622966825962 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U62
0.01236622966825962 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U65
0.01236622966825962 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U66
0.01238077413290739 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/CTS_cdb_buf_00344
0.01238077413290739 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U20
0.01238077413290739 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U21
0.01238077413290739 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U30
0.011789361946284771 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U12
0.011789361946284771 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U14
0.011789361946284771 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U16
0.011789361946284771 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U17
0.011789361946284771 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U19
0.010996177792549133 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/Push_Pointer_CS_reg[0]
0.010425018146634102 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U63
0.01047421619296074 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][39]
0.011102313175797462 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][39]
0.011102313175797462 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][38]
0.011896440759301186 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][38]
0.012432068586349487 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][25]
0.012432068586349487 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][25]
0.012323036789894104 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U88
0.012323036789894104 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U97
0.01166251115500927 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][28]
0.010869490914046764 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][29]
0.010869490914046764 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U85
0.010369199328124523 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][10]
0.010369199328124523 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U52
0.010531896725296974 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][27]
0.010531896725296974 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U91
0.011215118691325188 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][27]
0.011215118691325188 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U73
0.011997106485068798 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.011997106485068798 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][32]
0.012453293427824974 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][32]
0.012453293427824974 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U45
0.012234758585691452 FE_OFC131_n1
0.011530984193086624 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][1]
0.011530984193086624 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U130
0.010764922015368938 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][15]
0.010764922015368938 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][15]
0.010360464453697205 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]
0.01064041443169117 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/cg_cell/U2
0.011370869353413582 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U39
0.011370869353413582 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U45
0.012127328664064407 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U49
0.012127328664064407 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U50
0.012485118582844734 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/Push_Pointer_CS_reg[1]
0.012485118582844734 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U44
0.012151477858424187 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/Push_Pointer_CS_reg[0]
0.012151477858424187 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U152
0.011399896815419197 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U158
0.010655771940946579 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U29
0.010344471782445908 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]
0.010723305866122246 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U35
0.010723305866122246 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U37
0.011485723778605461 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U29
0.011485723778605461 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U30
0.011485723778605461 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U33
0.011485723778605461 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U82
0.011485723778605461 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U88
0.012207063846290112 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][15]
0.012207063846290112 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U28
0.012207063846290112 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U36
0.012207063846290112 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U83
0.012207063846290112 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U89
0.012038052082061768 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][12]
0.011266447603702545 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][13]
0.011266447603702545 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][12]
0.010572239756584167 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][11]
0.010572239756584167 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U70
0.010377849452197552 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][11]
0.010852905921638012 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U35
0.010852905921638012 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U63
0.01163887232542038 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][11]
0.01163887232542038 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U43
0.012310987338423729 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][12]
0.01244854461401701 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][13]
0.011930177919566631 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/cg_cell/U3
0.011930177919566631 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][9]
0.01113393995910883 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][13]
0.010485270991921425 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][9]
0.01040132250636816 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][10]
0.01040132250636816 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][8]
0.010953335091471672 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][10]
0.011749068275094032 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][14]
0.011749068275094032 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][8]
0.012363837100565434 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][8]
0.012363837100565434 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][8]
0.012363837100565434 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U69
0.012387700378894806 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][9]
0.012387700378894806 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][9]
0.011801609769463539 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][11]
0.011801609769463539 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][10]
0.01100858673453331 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/cg_cell/U3
0.01100858673453331 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][10]
0.010432644747197628 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][13]
0.010473879054188728 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.010473879054188728 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][13]
0.01109825074672699 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][14]
0.011893628165125847 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][14]
0.01233464851975441 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FE_OFC472_n27
0.01233464851975441 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/Push_Pointer_CS_reg[0]
0.01233464851975441 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U45
0.01233464851975441 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U47
0.01233464851975441 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U48
0.011677760630846024 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/cg_cell/U2
0.011677760630846024 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U38
0.010883141309022903 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U36
0.010376237332820892 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U29
0.010376237332820892 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U5
0.010376237332820892 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U45
0.010530122555792332 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U12
0.010530122555792332 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U21
0.010530122555792332 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U23
0.01120932586491108 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/FE_RC_14_0
0.01120932586491108 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U6
0.01120932586491108 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U36
0.011992355808615685 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[0]
0.011992355808615685 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U35
0.012454524636268616 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[1]
0.012454524636268616 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U43
0.012243572622537613 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[8]
0.012243572622537613 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U40
0.011542482301592827 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CTS_cdb_buf_00308
0.011542482301592827 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[7]
0.010663561522960663 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][4]
0.01034457329660654 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][4]
0.01071627251803875 peripherals_i/apb_event_unit_i/i_event_unit/U136
0.01071627251803875 peripherals_i/apb_event_unit_i/i_event_unit/U150
0.01071627251803875 peripherals_i/apb_event_unit_i/i_event_unit/U200
0.011476581916213036 peripherals_i/apb_event_unit_i/i_event_unit/U192
0.011476581916213036 peripherals_i/apb_event_unit_i/i_event_unit/U296
0.011476581916213036 peripherals_i/apb_event_unit_i/i_event_unit/U297
0.012200823053717613 peripherals_i/apb_event_unit_i/i_event_unit/U160
0.012200823053717613 peripherals_i/apb_event_unit_i/i_event_unit/U193
0.012464613653719425 peripherals_i/apb_event_unit_i/i_event_unit/U275
0.012046132236719131 peripherals_i/apb_event_unit_i/i_event_unit/U128
0.012046132236719131 peripherals_i/apb_event_unit_i/i_event_unit/U203
0.012046132236719131 peripherals_i/apb_event_unit_i/i_event_unit/U286
0.012046132236719131 peripherals_i/apb_event_unit_i/i_event_unit/U287
0.011276055127382278 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][7]
0.011276055127382278 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][7]
0.010578395798802376 peripherals_i/apb_event_unit_i/i_event_unit/U82
0.010578395798802376 peripherals_i/apb_event_unit_i/i_event_unit/U90
0.010578395798802376 peripherals_i/apb_event_unit_i/i_event_unit/U92
0.010578395798802376 peripherals_i/apb_event_unit_i/i_event_unit/U101
0.010375821962952614 peripherals_i/apb_uart_i/FE_OFC239_s_uart_bus_pwdata_6
0.010375821962952614 peripherals_i/apb_event_unit_i/i_event_unit/U89
0.010375821962952614 peripherals_i/apb_event_unit_i/i_event_unit/U94
0.010375821962952614 peripherals_i/apb_event_unit_i/i_event_unit/U102
0.010375821962952614 peripherals_i/apb_event_unit_i/i_event_unit/U103
0.010375821962952614 peripherals_i/apb_event_unit_i/i_event_unit/U110
0.010844668373465538 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[0]
0.010844668373465538 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[2]
0.011629441753029823 peripherals_i/apb_event_unit_i/i_event_unit/U104
0.012305373325943947 peripherals_i/apb_uart_i/FE_OFC240_s_uart_bus_pwdata_5
0.012305373325943947 peripherals_i/apb_uart_i/FE_OFC238_s_uart_bus_pwdata_7
0.012305373325943947 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[18]
0.012305373325943947 peripherals_i/apb_event_unit_i/i_event_unit/U99
0.012305373325943947 peripherals_i/apb_event_unit_i/i_event_unit/U109
0.0124512929469347 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[26]
0.0124512929469347 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[27]
0.011938730254769325 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[25]
0.011938730254769325 peripherals_i/apb_event_unit_i/U87
0.011687123216688633 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][27]
0.010378889739513397 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][26]
0.010378889739513397 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][25]
0.012249725870788097 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[25]
0.012249725870788097 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U11
0.01078193262219429 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[26]
0.0017168773338198662 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1392
0.0024060741998255253 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1391
0.0024060741998255253 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1404
0.0024060741998255253 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2080
0.0043924786150455475 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1156
0.0043924786150455475 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1166
0.0043924786150455475 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1167
0.006658595521003008 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1160
0.006658595521003008 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1348
0.006658595521003008 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2053
0.006658595521003008 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2079
0.008480299264192581 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1121
0.008480299264192581 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1138
0.008480299264192581 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1161
0.008480299264192581 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1344
0.008480299264192581 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1359
0.008480299264192581 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2081
0.00985662266612053 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1081
0.00985662266612053 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1164
0.00985662266612053 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1343
0.00985662266612053 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1360
0.00985662266612053 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1381
0.00985662266612053 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2056
0.010896052233874798 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1059
0.010896052233874798 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1095
0.010896052233874798 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1098
0.010896052233874798 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1112
0.011706588789820671 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1012
0.011706588789820671 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1082
0.011706588789820671 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1096
0.011706588789820671 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1100
0.011706588789820671 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1339
0.01233605295419693 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1093
0.01233605295419693 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1347
0.01233605295419693 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1354
0.01233605295419693 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2054
0.012714426964521408 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1173
0.012714426964521408 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1410
0.012758027762174606 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U564
0.012758027762174606 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1608
0.012758027762174606 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1609
0.012758027762174606 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2087
0.012385357171297073 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1579
0.012385357171297073 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1596
0.012385357171297073 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1597
0.012385357171297073 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1598
0.011650290340185165 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U573
0.011650290340185165 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1525
0.011650290340185165 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1578
0.011650290340185165 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1607
0.01081872545182705 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1601
0.01081872545182705 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1602
0.01081872545182705 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1603
0.01081872545182705 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1606
0.010175062343478203 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1605
0.010175062343478203 core_region_i/instr_mem/U29
0.009996708482503891 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1536
0.009996708482503891 core_region_i/instr_mem/U13
0.009996708482503891 core_region_i/instr_mem/U17
0.010307235643267632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1610
0.010693511925637722 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[18]
0.010693511925637722 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[2]
0.011113781481981277 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U95
0.011113781481981277 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U99
0.011078324168920517 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][21]
0.010654325596988201 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][21]
0.010654325596988201 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U43
0.010654325596988201 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U23
0.010137630626559258 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][21]
0.009828109294176102 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U101
0.009984875097870827 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][28]
0.009984875097870827 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][6]
0.010501636192202568 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][22]
0.011079349555075169 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][22]
0.011079349555075169 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][9]
0.01141723245382309 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][9]
0.01141723245382309 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U110
0.01127070002257824 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][20]
0.01127070002257824 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][20]
0.010780464857816696 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][10]
0.010780464857816696 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U91
0.010780464857816696 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U92
0.010248854756355286 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][10]
0.009978750720620155 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U37
0.009978750720620155 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U38
0.010197779163718224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][0]
0.010733763687312603 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U141
0.01128227449953556 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U135
0.011538799852132797 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][38]
0.011538799852132797 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U20
0.011538799852132797 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U133
0.011538799852132797 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U139
0.011297114193439484 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U142
0.010758284479379654 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U101
0.010228854604065418 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U103
0.010228854604065418 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U104
0.010228854604065418 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U106
0.010228854604065418 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U108
0.010228854604065418 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U109
0.010228854604065418 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U112
0.010228854604065418 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U114
0.010015333071351051 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U25
0.010015333071351051 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U30
0.010015333071351051 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U95
0.010298795998096466 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/cg_cell/U2
0.010298795998096466 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U12
0.010298795998096466 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U14
0.010298795998096466 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U144
0.010853903368115425 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U16
0.010853903368115425 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U19
0.010853903368115425 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U20
0.010853903368115425 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U146
0.011373152956366539 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U21
0.011373152956366539 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U28
0.011373152956366539 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U147
0.011373152956366539 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U148
0.011373152956366539 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U153
0.011373152956366539 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U154
0.011549413204193115 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U25
0.011549413204193115 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U27
0.011549413204193115 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U133
0.011549413204193115 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U149
0.011549413204193115 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U152
0.011549413204193115 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U155
0.01123129203915596 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U129
0.01123129203915596 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U150
0.010664412751793861 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U138
0.010664412751793861 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U156
0.010156750679016113 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U6
0.010156750679016113 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BR_DECODER/U2
0.010156750679016113 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BR_DECODER/U3
0.010156750679016113 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BR_DECODER/U5
0.010156750679016113 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U37
0.010014938190579414 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BR_DECODER/U5
0.010014938190579414 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U38
0.010014938190579414 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U41
0.010357696563005447 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BR_DECODER/U2
0.010357696563005447 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BR_DECODER/U3
0.010357696563005447 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BR_DECODER/U7
0.010357696563005447 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BR_DECODER/U9
0.010357696563005447 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U37
0.010357696563005447 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U38
0.010923695750534534 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BR_DECODER/U8
0.010923695750534534 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U38
0.010923695750534534 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.010923695750534534 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U38
0.010923695750534534 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U40
0.01140576135367155 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.01140576135367155 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U39
0.01140576135367155 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U40
0.011499999091029167 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U37
0.011499999091029167 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U41
0.011123623698949814 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.011123623698949814 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U40
0.011123623698949814 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/U3
0.011123623698949814 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/U4
0.01055127289146185 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U41
0.01055127289146185 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U2
0.01055127289146185 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/U5
0.01055127289146185 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U35
0.010090110823512077 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U37
0.010090110823512077 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U38
0.010040737688541412 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.010040737688541412 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U39
0.010040737688541412 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U36
0.010448568500578403 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BR_DECODER/U7
0.010448568500578403 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U40
0.011469372548162937 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CS_reg[0]
0.011477409861981869 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/cg_cell/clk_en_reg
0.011477409861981869 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U23
0.011477409861981869 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U24
0.011477409861981869 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U26
0.011043555103242397 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/cg_cell/U2
0.011043555103242397 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/CS_reg[0]
0.011043555103242397 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U9
0.01148283202201128 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][3]
0.01148283202201128 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][3]
0.011406606063246727 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][4]
0.011406606063246727 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U78
0.010932941921055317 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][4]
0.010932941921055317 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U69
0.010364538058638573 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][6]
0.010364538058638573 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U63
0.010364538058638573 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U33
0.010008594021201134 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][8]
0.010008594021201134 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][6]
0.01013250183314085 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][24]
0.01013250183314085 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]
0.010632258839905262 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][24]
0.011201558634638786 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][9]
0.011201558634638786 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][9]
0.01153206080198288 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][30]
0.011370417661964893 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][30]
0.011370417661964893 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U82
0.010854685679078102 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][5]
0.010854685679078102 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U67
0.010292649269104004 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]
0.010292649269104004 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U61
0.00999277550727129 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][0]
0.01019015908241272 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][0]
0.01019015908241272 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U25
0.010715844109654427 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][0]
0.010715844109654427 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U26
0.010715844109654427 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U106
0.011262530460953712 core_region_i/FE_OFC132_n1
0.011262530460953712 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][0]
0.011284630745649338 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U45
0.009993553161621094 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]
0.010273641906678677 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U10
0.010273641906678677 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U11
0.010273641906678677 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U49
0.010273641906678677 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U85
0.010830107145011425 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U7
0.010830107145011425 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U80
0.010830107145011425 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U81
0.010830107145011425 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U86
0.011354543268680573 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U9
0.011354543268680573 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U13
0.011354543268680573 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U87
0.011538835242390633 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/cg_cell/U3
0.011538835242390633 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][15]
0.011226522736251354 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/CTS_cdb_buf_00358
0.011226522736251354 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U73
0.011226522736251354 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U76
0.011226522736251354 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/clk_gate_ARLEN_REG_reg/latch
0.010661021806299686 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U58
0.010150885209441185 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U64
0.010003520175814629 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U69
0.010342851281166077 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][11]
0.010909448377788067 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][12]
0.010909448377788067 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][12]
0.011395813897252083 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][11]
0.011395813897252083 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U28
0.011395813897252083 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U30
0.011497383937239647 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/cg_cell/clk_en_reg
0.011497383937239647 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][33]
0.011497383937239647 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U24
0.011126072145998478 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/CTS_cdb_buf_00369
0.011126072145998478 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U14
0.010554969310760498 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.01009143516421318 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.01009143516421318 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][5]
0.010036826133728027 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][15]
0.010036826133728027 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U17
0.010036826133728027 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U19
0.010441942140460014 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][14]
0.010441942140460014 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U26
0.01105327345430851 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U12
0.01105327345430851 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U18
0.010471856221556664 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/cg_cell/clk_en_reg
0.010471856221556664 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][12]
0.010047456249594688 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][11]
0.010071281343698502 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][33]
0.010519426316022873 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U25
0.011093562468886375 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U24
0.011486178264021873 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][24]
0.01141604408621788 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U32
0.01141604408621788 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U33
0.01141604408621788 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U49
0.010944971814751625 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/Pop_Pointer_CS_reg[0]
0.010375354439020157 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U30
0.010014552623033524 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U50
0.010014552623033524 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U51
0.010014552623033524 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U26
0.010131998918950558 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U20
0.010131998918950558 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U24
0.010131998918950558 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U27
0.010131998918950558 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U29
0.010131998918950558 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U44
0.010628762654960155 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U18
0.010628762654960155 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U22
0.010628762654960155 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U25
0.010628762654960155 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U41
0.011198733933269978 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U34
0.011198733933269978 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U39
0.011198733933269978 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U42
0.01153348945081234 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U37
0.011377260088920593 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U38
0.01086338609457016 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CTS_cdb_buf_00307
0.00999366957694292 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][2]
0.010268582962453365 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][2]
0.010268582962453365 peripherals_i/apb_event_unit_i/i_event_unit/U256
0.010268582962453365 peripherals_i/apb_event_unit_i/i_event_unit/U257
0.010823525488376617 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][2]
0.010823525488376617 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][4]
0.011350078508257866 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][3]
0.011350078508257866 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][3]
0.011540042236447334 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][3]
0.011540042236447334 peripherals_i/apb_event_unit_i/i_event_unit/U274
0.011232471093535423 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][7]
0.010668078437447548 peripherals_i/apb_event_unit_i/U95
0.01015542820096016 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[9]
0.01015542820096016 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[10]
0.01015542820096016 peripherals_i/apb_event_unit_i/i_event_unit/U95
0.01000211201608181 peripherals_i/apb_event_unit_i/i_event_unit/U91
0.01000211201608181 peripherals_i/apb_event_unit_i/i_event_unit/U93
0.01000211201608181 peripherals_i/apb_event_unit_i/i_event_unit/U97
0.01000211201608181 peripherals_i/apb_event_unit_i/i_event_unit/U100
0.010902630165219307 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[17]
0.010902630165219307 peripherals_i/apb_event_unit_i/i_event_unit/U105
0.010902630165219307 peripherals_i/apb_event_unit_i/i_event_unit/U107
0.010902630165219307 peripherals_i/apb_event_unit_i/U89
0.011391736567020416 peripherals_i/apb_event_unit_i/i_event_unit/U108
0.011499338783323765 peripherals_i/apb_event_unit_i/i_event_unit/U77
0.011499338783323765 peripherals_i/apb_event_unit_i/i_event_unit/U98
0.011499338783323765 peripherals_i/apb_event_unit_i/i_event_unit/U119
0.011499338783323765 peripherals_i/apb_event_unit_i/U94
0.010561669245362282 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[24]
0.0019266129238530993 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1405
0.0019266129238530993 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1406
0.002669215900823474 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1085
0.002669215900823474 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1151
0.002669215900823474 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1168
0.002669215900823474 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1400
0.004685947671532631 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1133
0.004685947671532631 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1150
0.006943008862435818 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1132
0.006943008862435818 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1143
0.006943008862435818 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1169
0.006943008862435818 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1342
0.008714262396097183 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1011
0.008714262396097183 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1140
0.008714262396097183 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1141
0.008714262396097183 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1142
0.008714262396097183 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1358
0.008714262396097183 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2049
0.010031962767243385 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1073
0.010031962767243385 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1074
0.010031962767243385 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1122
0.010031962767243385 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1125
0.01104314997792244 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1052
0.01104314997792244 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1352
0.01104314997792244 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1353
0.01104314997792244 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2050
0.011894138529896736 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1020
0.011894138529896736 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1099
0.011894138529896736 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1427
0.011894138529896736 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1429
0.012640697881579399 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1027
0.012640697881579399 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1117
0.012640697881579399 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1361
0.012640697881579399 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1428
0.013161325827240944 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1119
0.013161325827240944 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1174
0.013161325827240944 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1408
0.013161325827240944 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1409
0.013161325827240944 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2313
0.013313953764736652 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1489
0.013313953764736652 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1593
0.013313953764736652 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2304
0.013313953764736652 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2311
0.013313953764736652 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2312
0.012959441170096397 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U640
0.012959441170096397 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1575
0.012959441170096397 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1576
0.012959441170096397 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1592
0.012959441170096397 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2310
0.01213962584733963 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1564
0.01213962584733963 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1583
0.01213962584733963 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1586
0.01213962584733963 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1595
0.011179806664586067 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U626
0.011179806664586067 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U627
0.011179806664586067 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1565
0.011179806664586067 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1591
0.010430017486214638 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U596
0.010430017486214638 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U630
0.010430017486214638 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U633
0.010430017486214638 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1531
0.010430017486214638 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1554
0.010430017486214638 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1604
0.01023179292678833 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U631
0.01023179292678833 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U632
0.01023179292678833 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1534
0.01023179292678833 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1535
0.010618168860673904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1557
0.010618168860673904 core_region_i/instr_mem/U18
0.010618168860673904 core_region_i/instr_mem/U21
0.011548250913619995 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[6]
0.01149902492761612 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[25]
0.010989089496433735 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U91
0.010370492935180664 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][28]
0.010370492935180664 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U100
0.010370492935180664 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U102
0.010000074282288551 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][28]
0.010000074282288551 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][6]
0.010186064057052135 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][6]
0.010186064057052135 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U73
0.010800905525684357 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][22]
0.010800905525684357 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][22]
0.011487162671983242 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]
0.011487162671983242 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U67
0.011885330080986023 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][9]
0.011885330080986023 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U109
0.01170312613248825 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[18]
0.011109237559139729 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][20]
0.010135205462574959 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]
0.01039051916450262 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][39]
0.011026578024029732 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][39]
0.011026578024029732 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][38]
0.011680267751216888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][38]
0.011680267751216888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U14
0.011680267751216888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U138
0.011988367885351181 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U19
0.011988367885351181 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U144
0.011988367885351181 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U146
0.011988367885351181 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U154
0.01170472800731659 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U21
0.01170472800731659 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U28
0.01170472800731659 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U148
0.011068277060985565 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/cg_cell/U2
0.011068277060985565 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]
0.011068277060985565 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U134
0.01044357381761074 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U149
0.01044357381761074 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U150
0.01044357381761074 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U155
0.01044357381761074 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U156
0.01044357381761074 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U115
0.010195130482316017 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U4
0.010195130482316017 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U24
0.010195130482316017 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U26
0.010195130482316017 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U27
0.010195130482316017 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U31
0.010537983849644661 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U15
0.010537983849644661 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U17
0.010537983849644661 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U28
0.010537983849644661 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U29
0.011202851310372353 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U10
0.011202851310372353 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U13
0.011202851310372353 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U18
0.011822535656392574 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U11
0.012030281126499176 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U24
0.012030281126499176 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U132
0.012030281126499176 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U134
0.01164556760340929 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U127
0.01164556760340929 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U130
0.01096262689679861 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U128
0.01096262689679861 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U151
0.01096262689679861 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U157
0.010350245982408524 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BR_DECODER/U7
0.010350245982408524 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BR_DECODER/U8
0.010350245982408524 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BR_DECODER/U9
0.010175610892474651 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.010175610892474651 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U40
0.01058130618184805 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.01058130618184805 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U39
0.01058130618184805 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U41
0.01058130618184805 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U39
0.011255662888288498 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U39
0.011255662888288498 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U40
0.011832212097942829 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U41
0.011948397383093834 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U2
0.01150507666170597 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.01150507666170597 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.010828904807567596 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.010285294614732265 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/U3
0.010285294614732265 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/U4
0.010231833904981613 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U41
0.010231833904981613 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.010231833904981613 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/U5
0.010721979662775993 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U29
0.011414107866585255 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U3
0.011414107866585255 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U6
0.011414107866585255 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U28
0.011940190568566322 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/CS_reg[1]
0.011945991776883602 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U25
0.011840379796922207 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U79
0.011281237006187439 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U70
0.010609665885567665 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U64
0.010343546979129314 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U57
0.010343546979129314 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U58
0.010942386463284492 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U99
0.010942386463284492 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U100
0.011621922254562378 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U55
0.01201403047889471 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U54
0.011816335842013359 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U81
0.011194421909749508 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U66
0.010152779519557953 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U60
0.010384012944996357 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U105
0.010384012944996357 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U21
0.011695947498083115 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U47
0.01105903834104538 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U25
0.01105903834104538 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U27
0.010429969988763332 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U29
0.010174298658967018 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/Push_Pointer_CS_reg[1]
0.010174298658967018 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/Push_Pointer_CS_reg[0]
0.010512502864003181 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U38
0.010512502864003181 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U40
0.010512502864003181 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U43
0.010512502864003181 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U44
0.010512502864003181 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U45
0.010512502864003181 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U48
0.010512502864003181 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U50
0.011178343556821346 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U41
0.011178343556821346 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U46
0.011178343556821346 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U91
0.011803618632256985 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/cg_cell/U2
0.011803618632256985 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.011803618632256985 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U47
0.011803618632256985 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U79
0.012020472437143326 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/cg_cell/clk_en_reg
0.011642367579042912 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][13]
0.010960846208035946 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][10]
0.010345324873924255 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][13]
0.010345324873924255 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][10]
0.010163849219679832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]
0.010163849219679832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U57
0.010163849219679832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U63
0.010565193369984627 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][12]
0.011821388266980648 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][34]
0.011821388266980648 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][33]
0.011946089565753937 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U56
0.011508634313941002 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][7]
0.011508634313941002 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][7]
0.01083381474018097 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][5]
0.010287245735526085 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][27]
0.010287245735526085 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][24]
0.010714110918343067 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][17]
0.010714110918343067 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U25
0.010714110918343067 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U29
0.011407201178371906 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][17]
0.011407201178371906 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][15]
0.011938439682126045 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U21
0.011938439682126045 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U61
0.011952420696616173 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][5]
0.011433487758040428 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][5]
0.011433487758040428 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U16
0.010732825845479965 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][34]
0.010732825845479965 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U27
0.010219867341220379 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][12]
0.010219867341220379 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U26
0.01024329662322998 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][15]
0.01024329662322998 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U55
0.010775215923786163 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U22
0.011459759436547756 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][15]
0.011459759436547756 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U54
0.01193009503185749 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][24]
0.011850694194436073 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][27]
0.011850694194436073 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][27]
0.011294666677713394 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U16
0.010621710680425167 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/Pop_Pointer_CS_reg[0]
0.010621710680425167 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U17
0.010621710680425167 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U21
0.010197443887591362 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS_reg[0]
0.010197443887591362 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U14
0.010342279449105263 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U14
0.010937651619315147 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U11
0.010937651619315147 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U28
0.010937651619315147 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U20
0.011618096381425858 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[6]
0.011618096381425858 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[4]
0.012015395797789097 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[3]
0.012015395797789097 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U29
0.011824275366961956 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[5]
0.011824275366961956 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[2]
0.011649520136415958 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[8]
0.010969340801239014 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[11]
0.010969340801239014 peripherals_i/apb_event_unit_i/U86
0.010350823402404785 peripherals_i/apb_uart_i/FE_OFC245_s_uart_bus_pwdata_0
0.010350823402404785 peripherals_i/apb_event_unit_i/i_event_unit/U83
0.010350823402404785 peripherals_i/apb_event_unit_i/i_event_unit/U112
0.010162233375012875 peripherals_i/apb_uart_i/FE_OFC243_s_uart_bus_pwdata_2
0.010162233375012875 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[3]
0.010558154433965683 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[1]
0.010558154433965683 peripherals_i/apb_event_unit_i/i_event_unit/U78
0.010558154433965683 peripherals_i/apb_event_unit_i/i_event_unit/U115
0.011231852695345879 peripherals_i/apb_event_unit_i/U91
0.011231852695345879 peripherals_i/apb_event_unit_i/U93
0.011816497892141342 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[16]
0.011816497892141342 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[19]
0.011948365718126297 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[30]
0.011948365718126297 peripherals_i/apb_event_unit_i/i_event_unit/U84
0.011948365718126297 peripherals_i/apb_event_unit_i/i_event_unit/U106
0.011948365718126297 peripherals_i/apb_event_unit_i/i_event_unit/U117
0.011948365718126297 peripherals_i/apb_event_unit_i/i_event_unit/U120
0.01151588186621666 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[28]
0.01151588186621666 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[29]
0.010841728188097477 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[31]
0.0034843445755541325 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1162
0.0034843445755541325 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1163
0.0034843445755541325 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1397
0.005592623725533485 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1048
0.005592623725533485 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1065
0.005592623725533485 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1130
0.005592623725533485 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1144
0.005592623725533485 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1149
0.007821671664714813 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1035
0.007821671664714813 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1047
0.007821671664714813 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1050
0.007821671664714813 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1058
0.007821671664714813 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1146
0.007821671664714813 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1148
0.007821671664714813 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1393
0.009439917281270027 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1076
0.009439917281270027 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1127
0.009439917281270027 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1136
0.009439917281270027 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1394
0.009439917281270027 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1430
0.010580454021692276 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1078
0.010580454021692276 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1107
0.010580454021692276 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1111
0.010580454021692276 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1395
0.010580454021692276 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1418
0.011507244780659676 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1016
0.011507244780659676 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1126
0.011507244780659676 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1378
0.011507244780659676 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1411
0.011507244780659676 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1412
0.011507244780659676 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1421
0.012482781894505024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1170
0.012482781894505024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1379
0.012482781894505024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1413
0.012482781894505024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1431
0.012482781894505024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1434
0.013586272485554218 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1152
0.013586272485554218 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1415
0.013586272485554218 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1426
0.013586272485554218 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1437
0.014538073912262917 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1172
0.014538073912262917 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1435
0.014538073912262917 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1436
0.014538073912262917 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2314
0.014538073912262917 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2315
0.015016909688711166 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U650
0.015016909688711166 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U651
0.015016909688711166 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1568
0.015016909688711166 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1588
0.015016909688711166 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2309
0.015016909688711166 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2316
0.014706706628203392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U634
0.014706706628203392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1587
0.014706706628203392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2305
0.014706706628203392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2308
0.013612745329737663 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U636
0.013612745329737663 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1553
0.013612745329737663 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1569
0.013612745329737663 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1584
0.013612745329737663 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1600
0.012243656441569328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U623
0.012243656441569328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1560
0.012243656441569328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1561
0.012243656441569328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1562
0.012243656441569328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1566
0.012243656441569328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2295
0.011151985265314579 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U629
0.011151985265314579 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1523
0.011151985265314579 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1549
0.011151985265314579 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1574
0.010877176187932491 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1524
0.010877176187932491 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1538
0.010877176187932491 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2296
0.011483022943139076 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1545
0.011483022943139076 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1546
0.011483022943139076 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2297
0.01292808074504137 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00311
0.01292808074504137 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[19]
0.012832917273044586 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00312
0.012832917273044586 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[3]
0.012047618627548218 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U87
0.010533150285482407 FE_OFC52_n1
0.010804756544530392 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/clk_gate_RDATA_REG_reg/latch
0.013058274984359741 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U24
0.012152968905866146 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[23]
0.011173449456691742 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[16]
0.010667639784514904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[27]
0.011047659441828728 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[29]
0.011047659441828728 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[22]
0.012989148497581482 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U13
0.012989148497581482 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U15
0.013454459607601166 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U10
0.013454459607601166 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U12
0.013454459607601166 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U16
0.013454459607601166 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U17
0.013454459607601166 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U18
0.013454459607601166 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U25
0.013454459607601166 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U153
0.013028435409069061 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U11
0.013028435409069061 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U147
0.013028435409069061 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U152
0.012070753611624241 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U24
0.011130494996905327 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U127
0.011130494996905327 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U129
0.011130494996905327 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U130
0.011130494996905327 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U132
0.010756672360002995 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U128
0.010756672360002995 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U157
0.011273156851530075 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/CS_reg[0]
0.011273156851530075 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U6
0.011273156851530075 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U151
0.012274334207177162 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/Push_Pointer_CS_reg[1]
0.012274334207177162 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U92
0.012274334207177162 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U100
0.012274334207177162 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U107
0.013207117095589638 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]
0.013207117095589638 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/Push_Pointer_CS_reg[0]
0.013519076630473137 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]
0.012938421219587326 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/CS_reg[1]
0.011908750981092453 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/CS_reg[0]
0.010986006818711758 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.010723726823925972 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.010723726823925972 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/U3
0.010723726823925972 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/U4
0.011336817406117916 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/U5
0.011336817406117916 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U38
0.012600397691130638 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U18
0.012600397691130638 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U112
0.013391178101301193 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CS_reg[1]
0.013391178101301193 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U5
0.013391178101301193 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U16
0.013398238457739353 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U17
0.010784860700368881 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U19
0.010831538587808609 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U107
0.011639612726867199 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U18
0.012671598233282566 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U111
0.013246182352304459 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][3]
0.013246182352304459 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][3]
0.012405193410813808 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][4]
0.012405193410813808 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][4]
0.011394110508263111 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][6]
0.011394110508263111 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U75
0.010763335973024368 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][8]
0.010763335973024368 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][6]
0.010991822928190231 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][8]
0.010991822928190231 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U73
0.011892047710716724 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][24]
0.011892047710716724 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U37
0.012913436628878117 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]
0.012913436628878117 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][24]
0.013501768931746483 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][30]
0.013501768931746483 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][9]
0.01320185512304306 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][30]
0.01320185512304306 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][5]
0.012263385578989983 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]
0.012263385578989983 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][5]
0.011241704225540161 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][7]
0.011241704225540161 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][7]
0.010693388991057873 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]
0.011042844504117966 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][22]
0.011042844504117966 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][22]
0.011986605823040009 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][22]
0.011986605823040009 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][22]
0.012069029733538628 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U21
0.012069029733538628 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U23
0.012069029733538628 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U65
0.011121811345219612 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U51
0.010736245661973953 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U37
0.011244445107877254 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][3]
0.011244445107877254 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U16
0.013185368850827217 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U60
0.013509929180145264 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][9]
0.012938568368554115 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.012938568368554115 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]
0.011910686269402504 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][7]
0.010982977226376534 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U72
0.010710073634982109 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][15]
0.010710073634982109 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][10]
0.013402709737420082 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U18
0.013402709737420082 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U57
0.012745298445224762 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][6]
0.012745298445224762 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U15
0.011729685589671135 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][24]
0.011729685589671135 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U59
0.010906520299613476 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U60
0.010815676301717758 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][27]
0.011547410860657692 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][25]
0.012589520774781704 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U26
0.012589520774781704 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U29
0.012589520774781704 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U30
0.013387642800807953 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/CS_reg[1]
0.013387642800807953 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U34
0.013406708836555481 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][7]
0.013406708836555481 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/CS_reg[0]
0.012623392976820469 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][7]
0.012623392976820469 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U17
0.012623392976820469 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U64
0.011566930450499058 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][34]
0.010794036090373993 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][32]
0.010794036090373993 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][32]
0.01083015464246273 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][18]
0.011633137241005898 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][31]
0.011633137241005898 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][18]
0.012666507624089718 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][17]
0.012666507624089718 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U21
0.013377269729971886 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][17]
0.013377269729971886 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U23
0.013377269729971886 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U66
0.012423358857631683 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][25]
0.011410320177674294 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/cg_cell/U2
0.011410320177674294 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U18
0.011410320177674294 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U62
0.011410320177674294 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U63
0.01077111903578043 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FE_OFC617_n23
0.01077111903578043 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U10
0.01077111903578043 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U11
0.01077111903578043 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U19
0.01077111903578043 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U60
0.01098833978176117 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/Push_Pointer_CS_reg[0]
0.01098833978176117 peripherals_i/axi2apb_i/genblk1.axi2apb_i/CS_reg[0]
0.01188354566693306 peripherals_i/axi2apb_i/genblk1.axi2apb_i/FE_OFC326_n13
0.01188354566693306 peripherals_i/axi2apb_i/genblk1.axi2apb_i/FE_OFC325_n13
0.01188354566693306 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U5
0.01188354566693306 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U14
0.01188354566693306 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U19
0.012906514108181 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U15
0.013502879068255424 peripherals_i/axi2apb_i/genblk1.axi2apb_i/FE_OFC412_n2
0.013502879068255424 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U27
0.012949308380484581 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[12]
0.011923471465706825 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[14]
0.011923471465706825 peripherals_i/apb_event_unit_i/i_event_unit/U74
0.011923471465706825 peripherals_i/apb_event_unit_i/U85
0.010991265065968037 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[15]
0.010991265065968037 peripherals_i/apb_event_unit_i/i_event_unit/U113
0.010707643814384937 peripherals_i/apb_event_unit_i/i_event_unit/U85
0.010707643814384937 peripherals_i/apb_event_unit_i/i_event_unit/U116
0.01130550168454647 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[4]
0.01130550168454647 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[5]
0.01232241839170456 peripherals_i/apb_uart_i/FE_OFC242_s_uart_bus_pwdata_3
0.01232241839170456 peripherals_i/apb_event_unit_i/i_event_unit/U80
0.013205396011471748 peripherals_i/apb_event_unit_i/i_event_unit/U86
0.013205396011471748 peripherals_i/apb_event_unit_i/i_event_unit/U118
0.013406114652752876 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[23]
0.012756196781992912 peripherals_i/apb_event_unit_i/U88
0.011741597205400467 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][2]
0.010912966914474964 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][5]
0.010912966914474964 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][1]
0.010811129584908485 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][1]
0.01153591088950634 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][5]
0.01153591088950634 peripherals_i/apb_uart_i/UART_TXFF/U196
0.012577592395246029 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][2]
0.013381807133555412 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][6]
0.013381807133555412 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][5]
0.013412076979875565 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][6]
0.013412076979875565 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][5]
0.012635288760066032 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][2]
0.012635288760066032 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][1]
0.01157880388200283 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][1]
0.010799337178468704 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][2]
0.012655142694711685 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][5]
0.0032870532013475895 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1407
0.0043680425733327866 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1061
0.0043680425733327866 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1154
0.0043680425733327866 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1398
0.0043680425733327866 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1399
0.006575161591172218 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1040
0.006575161591172218 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1432
0.006575161591172218 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1433
0.008773719891905785 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1009
0.008773719891905785 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1010
0.008773719891905785 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1036
0.008773719891905785 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1045
0.008773719891905785 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1064
0.008773719891905785 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1155
0.008773719891905785 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1350
0.010226369835436344 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1006
0.010226369835436344 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1034
0.010226369835436344 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1067
0.010226369835436344 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1075
0.010226369835436344 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1137
0.010226369835436344 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1402
0.011175232008099556 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1025
0.011175232008099556 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1042
0.011175232008099556 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1055
0.011175232008099556 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1062
0.011175232008099556 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1069
0.011175232008099556 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1120
0.011175232008099556 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1369
0.012010671198368073 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1026
0.012010671198368073 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1414
0.012010671198368073 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1416
0.012010671198368073 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1417
0.012010671198368073 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2055
0.013120776042342186 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1094
0.013120776042342186 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1159
0.013120776042342186 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1419
0.013120776042342186 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1420
0.013120776042342186 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2065
0.014610014855861664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U996
0.014610014855861664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1021
0.014610014855861664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1028
0.014610014855861664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1060
0.014610014855861664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1374
0.014610014855861664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2074
0.016027547419071198 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC597_A_Q_4
0.016027547419071198 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U538
0.016027547419071198 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U565
0.016027547419071198 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1563
0.016027547419071198 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1567
0.01685810461640358 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U645
0.01685810461640358 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U646
0.01685810461640358 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U648
0.01685810461640358 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U649
0.016594085842370987 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U599
0.016594085842370987 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U622
0.016594085842370987 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U643
0.016594085842370987 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2307
0.016594085842370987 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2320
0.01520126685500145 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2333
0.01520126685500145 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2337
0.01520126685500145 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2338
0.013386892154812813 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U611
0.013386892154812813 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U642
0.013386892154812813 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1541
0.013386892154812813 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1594
0.013386892154812813 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2329
0.013386892154812813 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2336
0.011922897771000862 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U615
0.011922897771000862 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U618
0.011922897771000862 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1528
0.011922897771000862 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1530
0.011922897771000862 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1573
0.011563134379684925 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1521
0.011563134379684925 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1550
0.011563134379684925 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1555
0.011563134379684925 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1570
0.011563134379684925 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1572
0.012404900044202805 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1556
0.012404900044202805 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2298
0.012404900044202805 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2317
0.012404900044202805 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2339
0.013718576170504093 core_region_i/instr_mem/U36
0.014281474985182285 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][27]
0.013196196407079697 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][18]
0.013196196407079697 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][18]
0.011894294992089272 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][27]
0.011894294992089272 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][27]
0.011108828708529472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][19]
0.011472783051431179 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][21]
0.011472783051431179 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][23]
0.012722007930278778 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][23]
0.012722007930278778 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][16]
0.014119118452072144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][16]
0.01492246426641941 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][23]
0.01492246426641941 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][13]
0.014529142528772354 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][13]
0.014529142528772354 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[19]
0.013287587091326714 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][14]
0.013287587091326714 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[21]
0.011945275589823723 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][14]
0.011251049116253853 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[12]
0.013073759153485298 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[26]
0.013073759153485298 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[15]
0.014418897219002247 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[14]
0.014418897219002247 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[13]
0.015054363757371902 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[10]
0.014472097158432007 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/Push_Pointer_CS_reg[1]
0.013163227587938309 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]
0.013163227587938309 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/Push_Pointer_CS_reg[0]
0.011365185491740704 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/CS_reg[1]
0.013433422893285751 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U93
0.013433422893285751 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U94
0.013433422893285751 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U99
0.014705860055983067 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U97
0.014705860055983067 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U113
0.015131674706935883 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U96
0.015131674706935883 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U98
0.015131674706935883 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U102
0.015131674706935883 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U105
0.012163962237536907 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U32
0.012163962237536907 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U91
0.01245323196053505 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U97
0.01245323196053505 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U114
0.01140938512980938 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U23
0.01140938512980938 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U93
0.01140938512980938 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U96
0.01140938512980938 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U100
0.011476032435894012 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U123
0.011476032435894012 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U20
0.011476032435894012 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U24
0.011476032435894012 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U92
0.011476032435894012 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U95
0.012582014314830303 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U25
0.012582014314830303 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U102
0.012582014314830303 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U106
0.012582014314830303 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U112
0.012582014314830303 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U113
0.012582014314830303 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U115
0.013993177562952042 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U99
0.013993177562952042 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U105
0.013993177562952042 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U110
0.014954548329114914 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U131
0.014954548329114914 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U98
0.014954548329114914 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U108
0.014779182150959969 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U25
0.014779182150959969 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U27
0.014779182150959969 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U94
0.013630015775561333 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U31
0.013630015775561333 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U47
0.01224769651889801 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U30
0.011383911594748497 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U24
0.011383911594748497 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U53
0.011383911594748497 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U63
0.011383911594748497 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U46
0.011692823842167854 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U29
0.011692823842167854 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U49
0.011692823842167854 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U57
0.011692823842167854 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U36
0.012918835505843163 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U76
0.012918835505843163 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U77
0.012918835505843163 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U76
0.01431078091263771 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U23
0.01431078091263771 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U65
0.015112515538930893 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U15
0.015112515538930893 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U41
0.015112515538930893 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U34
0.01470301765948534 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U34
0.01470301765948534 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U39
0.01470301765948534 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U43
0.013423029333353043 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U55
0.013423029333353043 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U71
0.013423029333353043 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U26
0.0120303425937891 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U17
0.0120303425937891 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U51
0.0120303425937891 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U61
0.011284430511295795 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U12
0.011284430511295795 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U59
0.011284430511295795 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U67
0.011764323338866234 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U19
0.011873987503349781 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U17
0.011344891972839832 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U57
0.01203573402017355 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U12
0.013399775139987469 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][3]
0.013399775139987469 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U14
0.013399775139987469 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U17
0.01468069851398468 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][3]
0.01468069851398468 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U66
0.015122901648283005 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U61
0.014343415386974812 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][9]
0.012941818684339523 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U51
0.012941818684339523 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U52
0.011677732691168785 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][13]
0.011677732691168785 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U75
0.011307962238788605 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U54
0.012138116173446178 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][11]
0.012138116173446178 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]
0.013531090691685677 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][32]
0.014731578528881073 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][34]
0.014731578528881073 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][32]
0.014991465955972672 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][20]
0.014991465955972672 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U63
0.01409333385527134 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][6]
0.012705187313258648 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][31]
0.012705187313258648 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U65
0.01157904602587223 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][31]
0.01157904602587223 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U58
0.011452216655015945 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][25]
0.011452216655015945 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][18]
0.012448271736502647 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][18]
0.013868422247469425 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/cg_cell/U2
0.013868422247469425 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U24
0.013868422247469425 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U33
0.014956323429942131 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U28
0.014956323429942131 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U32
0.014956323429942131 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U65
0.014981959015130997 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FE_OFC397_n25
0.014981959015130997 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U10
0.014981959015130997 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U31
0.013913549482822418 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][6]
0.012473247945308685 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U14
0.012473247945308685 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U56
0.01142069511115551 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][29]
0.01142069511115551 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U57
0.011472847312688828 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][31]
0.013984771445393562 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][22]
0.013984771445393562 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U61
0.01495647057890892 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U64
0.01479598693549633 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][25]
0.01479598693549633 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][20]
0.013653378933668137 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][28]
0.01226847805082798 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U20
0.01226847805082798 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U23
0.01226847805082798 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U25
0.01226847805082798 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U26
0.011393306776881218 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U24
0.011393306776881218 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U27
0.011393306776881218 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U61
0.011686967685818672 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/CS_reg[1]
0.011686967685818672 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/CS_reg[0]
0.012906262651085854 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U3
0.012906262651085854 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U4
0.012906262651085854 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U8
0.012906262651085854 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U13
0.012906262651085854 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U23
0.014300505630671978 peripherals_i/axi2apb_i/genblk1.axi2apb_i/CS_reg[1]
0.014300505630671978 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U25
0.014300505630671978 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U26
0.014300505630671978 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U28
0.015113350003957748 peripherals_i/axi2apb_i/genblk1.axi2apb_i/CS_reg[2]
0.014717811718583107 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/clk_gate_AWLEN_REG_reg/latch
0.011689018458127975 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[13]
0.011304622516036034 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[6]
0.011304622516036034 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[7]
0.01212361641228199 peripherals_i/apb_event_unit_i/U92
0.013514339923858643 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[20]
0.013514339923858643 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[21]
0.014721479266881943 peripherals_i/apb_event_unit_i/U90
0.014108222909271717 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][4]
0.011587876826524734 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][0]
0.011587876826524734 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][4]
0.01243260595947504 peripherals_i/apb_uart_i/UART_TXFF/U368
0.013852162286639214 peripherals_i/apb_uart_i/UART_TXFF/U150
0.014948368072509766 peripherals_i/apb_uart_i/UART_TXFF/U455
0.013929770328104496 peripherals_i/apb_uart_i/UART_TXFF/U153
0.012489428743720055 peripherals_i/apb_uart_i/UART_TXFF/U369
0.011427899822592735 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][0]
0.011464806273579597 peripherals_i/FE_OFC111_n1
0.011464806273579597 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][0]
0.01255556009709835 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][6]
0.01255556009709835 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][6]
0.013969234190881252 peripherals_i/apb_uart_i/UART_TXFF/U450
0.01495051383972168 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][5]
0.01495051383972168 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][2]
0.01480498630553484 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][3]
0.01480498630553484 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][1]
0.013669705018401146 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][2]
0.013669705018401146 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][1]
0.012283284217119217 peripherals_i/apb_uart_i/UART_TXFF/U364
0.007095023989677429 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1013
0.007095023989677429 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1063
0.007095023989677429 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1145
0.007095023989677429 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1153
0.007095023989677429 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1396
0.009277136996388435 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1008
0.009277136996388435 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1049
0.009277136996388435 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1057
0.009277136996388435 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1068
0.009277136996388435 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1079
0.009277136996388435 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1365
0.01064177043735981 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1071
0.01064177043735981 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1087
0.01064177043735981 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1089
0.01064177043735981 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1134
0.01148870401084423 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1015
0.01148870401084423 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1037
0.01148870401084423 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1054
0.01148870401084423 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1105
0.01148870401084423 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1106
0.01148870401084423 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1129
0.012275144457817078 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1004
0.012275144457817078 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1005
0.012275144457817078 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1041
0.012275144457817078 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1366
0.012275144457817078 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1368
0.013455599546432495 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1364
0.013455599546432495 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1367
0.013455599546432495 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1370
0.013455599546432495 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1376
0.013455599546432495 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1424
0.015147916041314602 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U528
0.015147916041314602 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1373
0.015147916041314602 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1425
0.015147916041314602 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2069
0.015147916041314602 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2070
0.016810808330774307 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U545
0.016810808330774307 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U589
0.016810808330774307 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U590
0.016810808330774307 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U652
0.016810808330774307 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2321
0.016810808330774307 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2324
0.017826508730649948 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U549
0.017826508730649948 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U638
0.017826508730649948 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U639
0.017826508730649948 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1559
0.017826508730649948 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2325
0.017586221918463707 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U592
0.017586221918463707 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U595
0.017586221918463707 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U598
0.017586221918463707 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U605
0.017586221918463707 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1539
0.01603488251566887 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U602
0.01603488251566887 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1548
0.01603488251566887 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2334
0.01398475095629692 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U606
0.01398475095629692 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2306
0.01398475095629692 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2327
0.01398475095629692 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2330
0.012323763221502304 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U608
0.012323763221502304 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U621
0.012323763221502304 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1527
0.012323763221502304 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1542
0.012323763221502304 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2340
0.011919134296476841 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U593
0.011919134296476841 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1543
0.011919134296476841 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2331
0.011919134296476841 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2341
0.012885812669992447 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U550
0.012885812669992447 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1544
0.012885812669992447 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2300
0.012885812669992447 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2303
0.014391282573342323 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U653
0.014391282573342323 core_region_i/instr_mem/U9
0.014123527333140373 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][21]
0.01521635428071022 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][27]
0.01521635428071022 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][19]
0.015044399537146091 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][19]
0.015044399537146091 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U161
0.013799693435430527 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][18]
0.013799693435430527 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U164
0.012308409437537193 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][19]
0.012308409437537193 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U118
0.012308409437537193 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U163
0.011407889425754547 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U133
0.01182115450501442 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][21]
0.01182115450501442 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U143
0.013246317394077778 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][16]
0.013246317394077778 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U106
0.014840845949947834 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][23]
0.014840845949947834 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U141
0.01575734280049801 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][16]
0.01575734280049801 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][13]
0.015306927263736725 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][13]
0.015306927263736725 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U91
0.01388762891292572 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][14]
0.01388762891292572 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U96
0.012353387661278248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][14]
0.011559703387320042 FE_OFC53_n1
0.011559703387320042 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][28]
0.012150026857852936 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][28]
0.012150026857852936 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][28]
0.013641279190778732 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][28]
0.013641279190778732 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][24]
0.015177726745605469 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U146
0.015903400257229805 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][24]
0.015237797051668167 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[31]
0.015237797051668167 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[20]
0.013741863891482353 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[28]
0.013741863891482353 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[24]
0.0129273422062397 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U101
0.0129273422062397 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U109
0.011737370863556862 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U103
0.011737370863556862 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U104
0.011815719306468964 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U143
0.011815719306468964 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U145
0.011815719306468964 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U153
0.011815719306468964 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U21
0.011815719306468964 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U22
0.013080841861665249 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U119
0.013080841861665249 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U121
0.013080841861665249 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U125
0.013080841861665249 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U127
0.013080841861665249 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U129
0.013080841861665249 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U135
0.013080841861665249 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U137
0.013080841861665249 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U139
0.013080841861665249 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U141
0.013080841861665249 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U149
0.014694057404994965 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U109
0.014694057404994965 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U147
0.014694057404994965 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U151
0.014694057404994965 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U174
0.014694057404994965 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U175
0.015792910009622574 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U115
0.015792910009622574 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U117
0.015792910009622574 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U177
0.015792910009622574 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U178
0.015592658892273903 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U107
0.015592658892273903 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U113
0.015592658892273903 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U156
0.015592658892273903 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U159
0.015592658892273903 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U160
0.014279407449066639 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U133
0.014279407449066639 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U157
0.014279407449066639 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U161
0.014279407449066639 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U168
0.014279407449066639 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U169
0.014279407449066639 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U176
0.012699201703071594 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U170
0.012699201703071594 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U26
0.011710699647665024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U68
0.011710699647665024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U42
0.012061189860105515 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U36
0.012061189860105515 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U52
0.013459093868732452 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U30
0.015046937391161919 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U22
0.015046937391161919 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U64
0.015961553901433945 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U14
0.015961553901433945 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U18
0.015961553901433945 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U66
0.015494035556912422 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U42
0.01403338648378849 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U44
0.012444701045751572 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U66
0.011594993993639946 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U68
0.013752352446317673 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U15
0.011664990335702896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U33
0.011664990335702896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U41
0.011664990335702896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U49
0.012451674789190292 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][3]
0.012451674789190292 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][2]
0.015468692407011986 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]
0.01597311720252037 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][14]
0.01597311720252037 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U67
0.015083477832376957 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]
0.01348425168544054 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]
0.01348425168544054 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U55
0.012042617425322533 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][8]
0.0116225341334939 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][8]
0.0116225341334939 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]
0.014165299944579601 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][30]
0.014165299944579601 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][28]
0.015537474304437637 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][29]
0.015834618359804153 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][29]
0.015834618359804153 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U21
0.01480835024267435 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][20]
0.01322172861546278 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][26]
0.011933784931898117 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][26]
0.011933784931898117 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U22
0.011786754243075848 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][21]
0.012922031804919243 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U19
0.012922031804919243 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U23
0.014541951939463615 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U20
0.014541951939463615 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U22
0.014541951939463615 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U25
0.015783119946718216 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/Push_Pointer_CS_reg[0]
0.015783119946718216 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U27
0.015812203288078308 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/Pop_Pointer_CS_reg[0]
0.015812203288078308 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U66
0.015812203288078308 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U67
0.014592941850423813 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][6]
0.012949738651514053 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][29]
0.012949738651514053 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U13
0.011749795638024807 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U52
0.011811565607786179 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][16]
0.01306862011551857 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][22]
0.01306862011551857 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][16]
0.015794524922966957 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][28]
0.015794524922966957 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U63
0.01561128068715334 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][23]
0.01561128068715334 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U65
0.014305545017123222 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][20]
0.012722431682050228 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U22
0.011720972135663033 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U13
0.013444381766021252 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][13]
0.013444381766021252 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U15
0.013444381766021252 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U47
0.01503489725291729 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U72
0.015962250530719757 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][13]
0.015962250530719757 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][10]
0.01551072672009468 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U63
0.01405603252351284 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][10]
0.013603377155959606 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U10
0.013603377155959606 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U83
0.013603377155959606 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U89
0.015147712081670761 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/CS_reg[1]
0.015147712081670761 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/CS_reg[0]
0.012055482715368271 peripherals_i/FE_OFC95_n1
0.012055482715368271 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][0]
0.011618701741099358 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][6]
0.012556133791804314 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][4]
0.012556133791804314 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][4]
0.015525933355093002 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[22]
0.015839925035834312 peripherals_i/FE_OFC101_n1
0.015839925035834312 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][7]
0.01324034295976162 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][6]
0.01324034295976162 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][3]
0.011779730208218098 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][6]
0.01290416531264782 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][7]
0.01290416531264782 peripherals_i/apb_uart_i/UART_TXFF/U282
0.014523401856422424 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][3]
0.014523401856422424 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][0]
0.015774043276906013 peripherals_i/apb_uart_i/UART_TXFF/U197
0.015820559114217758 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][3]
0.015820559114217758 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][3]
0.014611448161303997 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][0]
0.014611448161303997 peripherals_i/apb_uart_i/UART_TXFF/U240
0.012968194670975208 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][4]
0.012968194670975208 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][4]
0.011757997795939445 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][0]
0.011802354827523232 peripherals_i/apb_uart_i/UART_TXFF/U278
0.014666127040982246 peripherals_i/apb_uart_i/UART_TXFF/U192
0.015787716954946518 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][0]
0.015621563419699669 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][3]
0.015621563419699669 peripherals_i/apb_uart_i/UART_TXFF/U139
0.015621563419699669 peripherals_i/apb_uart_i/UART_TXFF/U321
0.012739360332489014 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][2]
0.01172606460750103 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][3]
0.01172606460750103 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][1]
0.003407759126275778 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1313
0.004518600646406412 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U935
0.006741980090737343 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U911
0.006741980090737343 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U998
0.008934291079640388 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U917
0.008934291079640388 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U969
0.008934291079640388 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1031
0.008934291079640388 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1046
0.010357202962040901 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U943
0.010357202962040901 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1000
0.010357202962040901 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1029
0.010357202962040901 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1088
0.010357202962040901 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1097
0.011271409690380096 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1022
0.011271409690380096 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1024
0.011271409690380096 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1139
0.012088808231055737 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC288_n704
0.012088808231055737 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1007
0.012088808231055737 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1019
0.013218885287642479 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1157
0.013218885287642479 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2072
0.013218885287642479 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2073
0.014770567417144775 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U580
0.014770567417144775 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1372
0.014770567417144775 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1422
0.016264310106635094 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U561
0.016264310106635094 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U585
0.016264310106635094 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1589
0.016264310106635094 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2323
0.017152290791273117 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U569
0.017152290791273117 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U584
0.017152290791273117 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U594
0.017152290791273117 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U647
0.017152290791273117 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1552
0.017152290791273117 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2318
0.017152290791273117 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2346
0.01689477637410164 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U534
0.01689477637410164 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U554
0.01689477637410164 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U560
0.01689477637410164 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U562
0.01689477637410164 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U600
0.01689477637410164 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U601
0.01689477637410164 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1547
0.01689477637410164 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1585
0.0154509786516428 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U628
0.0154509786516428 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1590
0.0154509786516428 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2335
0.013561646454036236 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U570
0.013561646454036236 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1540
0.013561646454036236 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2291
0.013561646454036236 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2328
0.013561646454036236 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2347
0.012035718187689781 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2290
0.012035718187689781 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2294
0.012035718187689781 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2326
0.012035718187689781 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2342
0.011663192883133888 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U544
0.011663192883133888 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2293
0.011663192883133888 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2343
0.011663192883133888 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2348
0.012546658515930176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2299
0.012546658515930176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2344
0.012200599536299706 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][19]
0.012200599536299706 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][19]
0.013659534975886345 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][27]
0.014665907248854637 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U160
0.014512327499687672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U121
0.014512327499687672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U124
0.013374594040215015 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U116
0.012010350823402405 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U119
0.012010350823402405 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U123
0.011569094844162464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][18]
0.012878423556685448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U109
0.01434301771223545 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U108
0.015185948461294174 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U94
0.014775598421692848 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U93
0.013476722873747349 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U99
0.012072008103132248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U97
0.012072008103132248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U98
0.011345567181706429 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U168
0.011345567181706429 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U169
0.011887185275554657 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][28]
0.011887185275554657 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U166
0.013254217803478241 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][28]
0.014662502333521843 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][24]
0.014662502333521843 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][9]
0.015327660366892815 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][9]
0.015327660366892815 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U145
0.014717736281454563 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][24]
0.014717736281454563 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][24]
0.013346749357879162 FE_OFC51_n1
0.013346749357879162 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][24]
0.01199960708618164 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[9]
0.014216335490345955 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U111
0.014216335490345955 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U162
0.014216335490345955 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U163
0.014216335490345955 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U165
0.01522449217736721 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U130
0.01522449217736721 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U146
0.01522449217736721 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U166
0.01522449217736721 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U171
0.01522449217736721 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U172
0.015041619539260864 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U106
0.015041619539260864 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U128
0.015041619539260864 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U144
0.01383822038769722 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U126
0.01383822038769722 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U167
0.01383822038769722 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U179
0.012389742769300938 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U158
0.012389742769300938 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U173
0.012389742769300938 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U74
0.01148319523781538 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U70
0.011803528293967247 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U28
0.011803528293967247 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U60
0.013083640486001968 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U40
0.014537823386490345 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U44
0.014537823386490345 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U28
0.015375161543488503 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U14
0.01494609285145998 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U70
0.01494609285145998 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U72
0.013607203029096127 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U24
0.013607203029096127 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U62
0.012151367962360382 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U16
0.012151367962360382 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U50
0.012151367962360382 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U58
0.01137322373688221 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U20
0.01137322373688221 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U58
0.01187851745635271 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U20
0.01187851745635271 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U74
0.013585977256298065 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][2]
0.013585977256298065 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]
0.014924218878149986 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][14]
0.015385677106678486 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][14]
0.014569830149412155 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][9]
0.014569830149412155 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][14]
0.013104038313031197 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][8]
0.013104038313031197 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][7]
0.014990393072366714 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][30]
0.015263549983501434 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U62
0.014323321171104908 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U53
0.012869087979197502 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][22]
0.011688204482197762 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][19]
0.011552629061043262 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][16]
0.012592054903507233 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][16]
0.015212099999189377 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FE_OFC444_Pop_Pointer_CS_0
0.015212099999189377 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][2]
0.015212099999189377 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][10]
0.015238008461892605 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][10]
0.015238008461892605 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][17]
0.014120185747742653 core_region_i/FE_OFC98_n1
0.014120185747742653 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][17]
0.014120185747742653 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U45
0.012614219449460506 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][15]
0.011514917016029358 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][15]
0.011514917016029358 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U46
0.011572403833270073 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][21]
0.012725680135190487 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U20
0.012725680135190487 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U58
0.014207324013113976 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][26]
0.014207324013113976 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][19]
0.015226300805807114 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][30]
0.015226300805807114 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][26]
0.015059025958180428 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][30]
0.015059025958180428 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U60
0.01386251486837864 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][23]
0.01386251486837864 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U30
0.011492924764752388 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U31
0.011797318235039711 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U40
0.011797318235039711 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U26
0.013070417568087578 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U39
0.014527017250657082 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][11]
0.014527017250657082 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U69
0.015375989489257336 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][11]
0.014961540699005127 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][12]
0.014961540699005127 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U57
0.013628073036670685 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][12]
0.013628073036670685 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U66
0.0121682807803154 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][14]
0.0121682807803154 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][14]
0.011376971378922462 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][15]
0.011376971378922462 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U75
0.011867388151586056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][15]
0.011867388151586056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U7
0.013216201215982437 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U8
0.013216201215982437 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U9
0.013216201215982437 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U12
0.013216201215982437 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U88
0.013122248463332653 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][0]
0.011395299807190895 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][1]
0.013714075088500977 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][5]
0.013714075088500977 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][5]
0.014979802072048187 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][7]
0.01526840589940548 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][5]
0.014338912442326546 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][6]
0.014338912442326546 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][4]
0.011697475798428059 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][7]
0.011697475798428059 peripherals_i/apb_uart_i/UART_TXFF/U238
0.011546202003955841 peripherals_i/apb_uart_i/UART_TXFF/U195
0.011546202003955841 peripherals_i/apb_uart_i/UART_TXFF/U456
0.012575693428516388 peripherals_i/apb_uart_i/UART_TXFF/U198
0.012575693428516388 peripherals_i/apb_uart_i/UART_TXFF/U239
0.012575693428516388 peripherals_i/apb_uart_i/UART_TXFF/U411
0.012575693428516388 peripherals_i/apb_uart_i/UART_TXFF/U454
0.014058597385883331 peripherals_i/apb_uart_i/UART_TXFF/U241
0.014058597385883331 peripherals_i/apb_uart_i/UART_TXFF/U325
0.014058597385883331 peripherals_i/apb_uart_i/UART_TXFF/U326
0.015203790739178658 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][7]
0.015203790739178658 peripherals_i/apb_uart_i/UART_TXFF/U154
0.015203790739178658 peripherals_i/apb_uart_i/UART_TXFF/U412
0.01524567324668169 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][7]
0.0141371488571167 peripherals_i/apb_uart_i/UART_TXFF/U283
0.011522425338625908 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][4]
0.011563951149582863 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][7]
0.011563951149582863 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][7]
0.012708654627203941 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][4]
0.014191032387316227 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][6]
0.015220049768686295 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][7]
0.015220049768686295 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][0]
0.013879615813493729 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][5]
0.013879615813493729 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][4]
0.01178659126162529 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][3]
0.01178659126162529 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][1]
0.0040739174000918865 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1314
0.0027384073473513126 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2137
0.0036829535383731127 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U904
0.0036829535383731127 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U918
0.0036829535383731127 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U923
0.0036829535383731127 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U957
0.0036829535383731127 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1260
0.0036829535383731127 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1266
0.0058123827911913395 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U912
0.0058123827911913395 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U963
0.0058123827911913395 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1291
0.0058123827911913395 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1293
0.0058123827911913395 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2147
0.008032554760575294 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U894
0.008032554760575294 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U914
0.008032554760575294 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U962
0.008032554760575294 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U966
0.008032554760575294 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1275
0.008032554760575294 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1292
0.00961059145629406 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U908
0.00961059145629406 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U919
0.00961059145629406 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U931
0.00961059145629406 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U932
0.00961059145629406 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U944
0.00961059145629406 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1265
0.00961059145629406 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1317
0.010704129934310913 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U892
0.010704129934310913 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U909
0.010704129934310913 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U916
0.010704129934310913 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U930
0.010704129934310913 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1263
0.011605590581893921 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC415_n1852
0.011605590581893921 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U915
0.011605590581893921 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1262
0.01260574720799923 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC596_A_Q_4
0.01260574720799923 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U535
0.01260574720799923 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U551
0.01260574720799923 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1017
0.01260574720799923 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1371
0.01378980465233326 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U539
0.01378980465233326 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U552
0.01378980465233326 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U586
0.01378980465233326 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2319
0.014840498566627502 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U558
0.014840498566627502 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U587
0.014840498566627502 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U588
0.014840498566627502 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1580
0.014840498566627502 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1581
0.014840498566627502 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2322
0.015393862500786781 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U555
0.015393862500786781 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U556
0.015393862500786781 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U572
0.015393862500786781 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U582
0.015393862500786781 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U591
0.015393862500786781 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U644
0.015091687440872192 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U579
0.015091687440872192 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U581
0.015091687440872192 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U607
0.015091687440872192 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U620
0.015091687440872192 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U624
0.01393068302422762 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U531
0.01393068302422762 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U547
0.01393068302422762 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U577
0.01393068302422762 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U619
0.011291282251477242 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC576_n2221
0.011291282251477242 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U617
0.011291282251477242 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2292
0.011000966653227806 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2001
0.011000966653227806 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2332
0.011000966653227806 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2349
0.011000966653227806 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2350
0.01166304387152195 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2003
0.01166304387152195 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2302
0.01166304387152195 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2345
0.01166304387152195 core_region_i/instr_mem/U37
0.012697573751211166 core_region_i/instr_mem/U16
0.013483138754963875 core_region_i/instr_mem/U12
0.013483138754963875 core_region_i/instr_mem/U32
0.01323305256664753 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][27]
0.01323305256664753 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U120
0.013127371668815613 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][18]
0.013127371668815613 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][18]
0.013127371668815613 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U115
0.012272272258996964 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][27]
0.011243707500398159 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][19]
0.011243707500398159 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U117
0.011243707500398159 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U122
0.011243707500398159 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U162
0.010625436902046204 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][27]
0.010625436902046204 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][19]
0.010921566747128963 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][23]
0.010921566747128963 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U140
0.010921566747128963 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U144
0.01192212663590908 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][23]
0.01192212663590908 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U105
0.013040470890700817 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][16]
0.013040470890700817 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][16]
0.013686560094356537 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][13]
0.013686560094356537 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U90
0.01338067278265953 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][14]
0.01338067278265953 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][13]
0.012399516999721527 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][14]
0.012399516999721527 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U95
0.01133708842098713 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][14]
0.010788463987410069 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][14]
0.011201268993318081 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U165
0.011201268993318081 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U167
0.012239743024110794 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][24]
0.013308990746736526 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U71
0.013308990746736526 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U147
0.013813948258757591 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U149
0.013351081870496273 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U148
0.012310491874814034 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][24]
0.011287815868854523 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[11]
0.01087862253189087 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[30]
0.011434415355324745 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[17]
0.01303982362151146 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][25]
0.01193399541079998 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][25]
0.011042408645153046 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U164
0.010949789546430111 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][15]
0.010949789546430111 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U124
0.011744197458028793 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][15]
0.012868503108620644 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][15]
0.012868503108620644 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][15]
0.013722460716962814 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][20]
0.013722460716962814 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][20]
0.013728335499763489 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][20]
0.013728335499763489 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U89
0.01287171058356762 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][20]
0.01287171058356762 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][27]
0.011728029698133469 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][27]
0.011728029698133469 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][27]
0.010900558903813362 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][27]
0.013729957863688469 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U154
0.013591952621936798 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U120
0.013591952621936798 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U142
0.012678738683462143 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U124
0.012678738683462143 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U136
0.012678738683462143 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U152
0.012678738683462143 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U164
0.01157905999571085 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U105
0.01157905999571085 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U140
0.01157905999571085 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U148
0.01157905999571085 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U28
0.010890433564782143 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U32
0.010890433564782143 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U32
0.010890433564782143 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U62
0.011132906191051006 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U56
0.011132906191051006 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U72
0.012103807181119919 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U54
0.012103807181119919 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U56
0.013841540552675724 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U40
0.01351507194340229 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U155
0.01351507194340229 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U38
0.012498194351792336 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U54
0.011392923071980476 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U16
0.011392923071980476 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U64
0.0108026172965765 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U18
0.0108026172965765 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U60
0.0108026172965765 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U38
0.01118718646466732 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U22
0.013229575008153915 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00304
0.013229575008153915 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00305
0.0135528314858675 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][28]
0.01376120001077652 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][23]
0.01376120001077652 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U64
0.01376120001077652 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U66
0.013047918677330017 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][23]
0.011943967081606388 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][22]
0.011943967081606388 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U52
0.011943967081606388 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U61
0.011047132313251495 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][21]
0.011047132313251495 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U23
0.011047132313251495 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U51
0.010943515226244926 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][19]
0.011731661856174469 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U27
0.011731661856174469 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U17
0.012856836430728436 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/cg_cell/clk_en_reg
0.012856836430728436 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U18
0.013718577101826668 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/CTS_cdb_buf_00346
0.013718577101826668 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/cg_cell/U3
0.013737332075834274 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][12]
0.013737332075834274 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U37
0.012888070195913315 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][16]
0.012888070195913315 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U35
0.011744513176381588 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][11]
0.010910154320299625 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U36
0.010910154320299625 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U41
0.010954555124044418 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][19]
0.010954555124044418 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U59
0.011831291951239109 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][21]
0.011831291951239109 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U19
0.012957480736076832 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U53
0.012957480736076832 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U22
0.012957480736076832 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U35
0.013732301071286201 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U62
0.013606153428554535 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][16]
0.012698155827820301 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][16]
0.011596405878663063 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][11]
0.010898690670728683 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][10]
0.0111289843916893 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][15]
0.0111289843916893 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U226
0.012094472534954548 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U13
0.012094472534954548 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U227
0.013842672109603882 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U68
0.013527197763323784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U56
0.012514336965978146 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U65
0.011405978351831436 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]
0.010805616155266762 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U17
0.010805616155266762 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U18
0.010805616155266762 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U74
0.011178858578205109 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U5
0.011178858578205109 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U82
0.012204127386212349 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U14
0.012204127386212349 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U19
0.012204127386212349 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U20
0.012204127386212349 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U81
0.012204127386212349 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U84
0.012204127386212349 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U87
0.013280931860208511 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]
0.013280931860208511 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U6
0.013280931860208511 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U15
0.013808449730277061 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]
0.013241213746368885 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][2]
0.012130239978432655 peripherals_i/apb_uart_i/UART_TXFF/U103
0.012130239978432655 peripherals_i/apb_uart_i/UART_TXFF/U266
0.01112256571650505 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][6]
0.01112256571650505 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][2]
0.010819779708981514 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][1]
0.011473948135972023 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][3]
0.011473948135972023 peripherals_i/apb_uart_i/UART_TXFF/U223
0.011473948135972023 peripherals_i/apb_uart_i/UART_TXFF/U352
0.012582553550601006 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][3]
0.012582553550601006 peripherals_i/apb_uart_i/UART_TXFF/U180
0.012582553550601006 peripherals_i/apb_uart_i/UART_TXFF/U309
0.013764878734946251 peripherals_i/apb_uart_i/UART_TXFF/U395
0.013059752061963081 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][3]
0.013059752061963081 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][2]
0.01195692177861929 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][0]
0.011054174974560738 peripherals_i/apb_uart_i/UART_TXFF/U453
0.010938644409179688 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][3]
0.010938644409179688 peripherals_i/apb_uart_i/UART_TXFF/U147
0.011719251051545143 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][6]
0.011719251051545143 peripherals_i/apb_uart_i/UART_TXFF/U194
0.011719251051545143 peripherals_i/apb_uart_i/UART_TXFF/U327
0.012843950651586056 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][5]
0.012843950651586056 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][5]
0.013712279498577118 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][6]
0.013743160292506218 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][2]
0.012900954112410545 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][2]
0.011757351458072662 peripherals_i/apb_uart_i/UART_TXFF/U567
0.01091584749519825 peripherals_i/apb_uart_i/UART_TXFF/U525
0.01091584749519825 peripherals_i/apb_uart_i/UART_TXFF/U568
0.010948123410344124 peripherals_i/apb_uart_i/UART_TXFF/U235
0.010948123410344124 peripherals_i/apb_uart_i/UART_TXFF/U407
0.010948123410344124 peripherals_i/apb_uart_i/UART_TXFF/U560
0.011818351224064827 peripherals_i/apb_uart_i/UART_TXFF/U448
0.01294509693980217 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][6]
0.013727543875575066 peripherals_i/apb_uart_i/UART_TXFF/U276
0.013727543875575066 peripherals_i/apb_uart_i/UART_TXFF/U405
0.013613296672701836 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][7]
0.013613296672701836 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][4]
0.012711135670542717 peripherals_i/apb_uart_i/UART_TXFF/U190
0.012711135670542717 peripherals_i/apb_uart_i/UART_TXFF/U233
0.012711135670542717 peripherals_i/apb_uart_i/UART_TXFF/U322
0.011608188971877098 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][5]
0.011608188971877098 peripherals_i/apb_uart_i/UART_TXFF/U133
0.011608188971877098 peripherals_i/apb_uart_i/UART_TXFF/U319
0.010902244597673416 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][2]
0.010902244597673416 peripherals_i/apb_uart_i/UART_TXFF/U362
0.008038253523409367 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U992
0.002041932661086321 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U979
0.002041932661086321 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U991
0.002813063096255064 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U928
0.002813063096255064 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U981
0.002813063096255064 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1277
0.004844503477215767 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U898
0.004844503477215767 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U921
0.004844503477215767 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1251
0.004844503477215767 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1261
0.004844503477215767 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1267
0.007093833293765783 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U901
0.007093833293765783 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U983
0.007093833293765783 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1252
0.007093833293765783 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1257
0.007093833293765783 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1276
0.007093833293765783 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1288
0.008833939209580421 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U903
0.008833939209580421 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U959
0.008833939209580421 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U961
0.008833939209580421 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U985
0.008833939209580421 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1244
0.008833939209580421 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1247
0.010114956647157669 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U900
0.010114956647157669 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U972
0.010114956647157669 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1264
0.010114956647157669 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1325
0.010114956647157669 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1326
0.011104661971330643 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U968
0.011104661971330643 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U978
0.011104661971330643 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1333
0.011104661971330643 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1334
0.01196997333317995 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U906
0.01196997333317995 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U907
0.01196997333317995 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U974
0.01196997333317995 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1363
0.012771250680088997 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC492_n359
0.012771250680088997 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC491_A_Q_0
0.012771250680088997 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC439_A_Q_9
0.012771250680088997 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U19
0.012771250680088997 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U317
0.012771250680088997 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U529
0.012771250680088997 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U541
0.013360219076275826 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC452_A_Q_6
0.013360219076275826 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U583
0.013360219076275826 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2071
0.013564401306211948 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U546
0.013564401306211948 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U566
0.013564401306211948 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U567
0.013564401306211948 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U576
0.013564401306211948 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1506
0.013214636594057083 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U101
0.013214636594057083 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U575
0.012346722185611725 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC466_n2161
0.012346722185611725 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U38
0.012346722185611725 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1187
0.011317484080791473 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC533_n48
0.011317484080791473 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U102
0.011317484080791473 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U548
0.010511759668588638 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U55
0.010511759668588638 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U73
0.010511759668588638 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U76
0.010511759668588638 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1171
0.010511759668588638 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1234
0.010305069386959076 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC604_n45
0.010305069386959076 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC552_n38
0.010305069386959076 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U57
0.010305069386959076 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U58
0.010734731331467628 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U59
0.010734731331467628 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U188
0.010734731331467628 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U191
0.011412101797759533 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1230
0.011412101797759533 core_region_i/instr_mem/U27
0.01192137785255909 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1176
0.01192137785255909 core_region_i/instr_mem/U15
0.011863353662192822 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC572_n397
0.011863353662192822 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC534_n478
0.010444538667798042 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][21]
0.011210443452000618 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][21]
0.011210443452000618 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U130
0.011747894808650017 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][21]
0.011691650375723839 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U131
0.011691650375723839 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U134
0.011129958555102348 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][21]
0.011129958555102348 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][18]
0.010449823923408985 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][21]
0.010449823923408985 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U132
0.010043514892458916 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][18]
0.010249847546219826 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][23]
0.010249847546219826 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U142
0.010928446426987648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][23]
0.010928446426987648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U107
0.011686163954436779 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][16]
0.011686163954436779 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][16]
0.012127573601901531 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][26]
0.012127573601901531 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][26]
0.011931121349334717 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U155
0.011281762272119522 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][26]
0.011281762272119522 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][26]
0.010576911270618439 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][13]
0.010576911270618439 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U92
0.010214706882834435 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][13]
0.010214706882834435 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][28]
0.010494627058506012 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][28]
0.011191971600055695 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][9]
0.011191971600055695 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U72
0.011908652260899544 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][9]
0.011908652260899544 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U74
0.012246469035744667 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][9]
0.012246469035744667 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U70
0.011935459449887276 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][9]
0.011935459449887276 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U73
0.011237045750021935 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][9]
0.010550273582339287 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][9]
0.011366516351699829 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[6]
0.012040093541145325 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U17
0.012264413759112358 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U46
0.012264413759112358 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U52
0.011842528358101845 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U35
0.011842528358101845 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U89
0.01109643466770649 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[8]
0.01109643466770649 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U90
0.010429615154862404 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]
0.010429615154862404 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U11
0.010429615154862404 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U79
0.01024380698800087 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U12
0.01024380698800087 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U80
0.011721383780241013 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][13]
0.01097877137362957 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][13]
0.01097877137362957 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U147
0.010379268787801266 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][25]
0.010379268787801266 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][25]
0.010314883664250374 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U162
0.010844872333109379 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U122
0.010844872333109379 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U165
0.01159624569118023 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U125
0.012167124077677727 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U80
0.0121707022190094 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U90
0.01083240658044815 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U127
0.010279817506670952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U129
0.010279817506670952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U130
0.010319334454834461 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][24]
0.010319334454834461 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U179
0.010912513360381126 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][24]
0.011667750775814056 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[27]
0.01218234933912754 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[25]
0.01218234933912754 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[15]
0.012089889496564865 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[24]
0.012089889496564865 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[20]
0.011477090418338776 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U116
0.011477090418338776 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U122
0.011477090418338776 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U138
0.011477090418338776 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U150
0.010738704353570938 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U118
0.01027536392211914 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U50
0.010435793548822403 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U52
0.011084474623203278 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U46
0.011084474623203278 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U48
0.011822100728750229 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U32
0.011822100728750229 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U50
0.012246721424162388 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U48
0.012028239667415619 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U22
0.011348008178174496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U42
0.011348008178174496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U64
0.010609161108732224 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U58
0.010215729475021362 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U56
0.010475617833435535 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U11
0.010475617833435535 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U13
0.010475617833435535 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U11
0.012019138783216476 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U5
0.011093045584857464 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.010229960083961487 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U21
0.010676393285393715 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U11
0.010676393285393715 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U13
0.010676393285393715 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U6
0.011422301642596722 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.012064788490533829 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U9
0.012064788490533829 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U17
0.01172622013837099 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U67
0.01172622013837099 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U14
0.010985102504491806 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U18
0.010985102504491806 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U7
0.010382262989878654 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U10
0.010382262989878654 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U11
0.010382262989878654 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U8
0.010310694575309753 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.010310694575309753 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U13
0.010310694575309753 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U41
0.010836711153388023 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][3]
0.01158889289945364 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][3]
0.01158889289945364 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][2]
0.012165187858045101 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][14]
0.012165187858045101 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][12]
0.012177543714642525 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][14]
0.011609222739934921 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U42
0.010844423435628414 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][11]
0.010287278331816196 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][16]
0.010287278331816196 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U21
0.010287278331816196 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U4
0.010319182649254799 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U13
0.010319182649254799 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U14
0.010319182649254799 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U16
0.010908744297921658 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U36
0.010908744297921658 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U22
0.01166507974267006 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U37
0.01166507974267006 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U27
0.01166507974267006 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U13
0.01218528300523758 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][13]
0.01218528300523758 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U37
0.012100795283913612 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][13]
0.012100795283913612 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U36
0.01149146817624569 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][11]
0.010751631110906601 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U31
0.010282106697559357 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][10]
0.010282106697559357 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U32
0.010434262454509735 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][15]
0.010434262454509735 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U42
0.011079186573624611 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC569_s_apb_bus_paddr_15
0.011079186573624611 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U3
0.01181783527135849 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][11]
0.01181783527135849 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][11]
0.01224815659224987 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.01224815659224987 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]
0.01224815659224987 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U71
0.012036889791488647 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U62
0.01135921012610197 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][14]
0.01135921012610197 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][12]
0.01061817817389965 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][14]
0.010470191016793251 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U22
0.010470191016793251 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U85
0.011159190908074379 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U42
0.011159190908074379 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U80
0.011159190908074379 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U86
0.011882241815328598 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/Push_Pointer_CS_reg[0]
0.011882241815328598 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U39
0.011882241815328598 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U79
0.01225433312356472 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][0]
0.011845508590340614 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][2]
0.010428911074995995 peripherals_i/apb_uart_i/UART_TXFF/U438
0.010228130035102367 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][1]
0.010668613016605377 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][4]
0.0114133320748806 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][3]
0.012207257561385632 peripherals_i/apb_uart_i/UART_TXFF/U521
0.011734163388609886 peripherals_i/apb_uart_i/UART_TXFF/U559
0.010993802919983864 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][1]
0.010993802919983864 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][4]
0.010387005284428596 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][6]
0.010387005284428596 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][2]
0.010387005284428596 peripherals_i/apb_uart_i/UART_TXFF/U367
0.010387005284428596 peripherals_i/apb_uart_i/UART_TXFF/U549
0.01030745543539524 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][0]
0.01030745543539524 peripherals_i/apb_uart_i/UART_TXFF/U324
0.010828416794538498 peripherals_i/apb_uart_i/UART_TXFF/U281
0.010828416794538498 peripherals_i/apb_uart_i/UART_TXFF/U323
0.010828416794538498 peripherals_i/apb_uart_i/UART_TXFF/U452
0.011580275371670723 peripherals_i/apb_uart_i/UART_TXFF/U284
0.012160977348685265 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][7]
0.012181445956230164 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][4]
0.012181445956230164 peripherals_i/apb_uart_i/UART_TXFF/U144
0.011617843061685562 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][0]
0.011617843061685562 peripherals_i/apb_uart_i/UART_TXFF/U237
0.011617843061685562 peripherals_i/apb_uart_i/UART_TXFF/U280
0.010853005573153496 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][4]
0.010853005573153496 peripherals_i/apb_uart_i/UART_TXFF/U543
0.010291067883372307 peripherals_i/apb_uart_i/UART_TXFF/U545
0.01031484641134739 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][7]
0.01031484641134739 peripherals_i/apb_uart_i/UART_TXFF/U279
0.010900050401687622 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][3]
0.010900050401687622 peripherals_i/apb_uart_i/UART_TXFF/U236
0.010900050401687622 peripherals_i/apb_uart_i/UART_TXFF/U408
0.011656765826046467 peripherals_i/apb_uart_i/UART_TXFF/U193
0.011656765826046467 peripherals_i/apb_uart_i/UART_TXFF/U277
0.012182088568806648 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][0]
0.012105587869882584 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][7]
0.012105587869882584 peripherals_i/apb_uart_i/UART_TXFF/U406
0.011500179767608643 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][7]
0.011500179767608643 peripherals_i/apb_uart_i/UART_TXFF/U234
0.010759545490145683 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][4]
0.01028451044112444 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][4]
0.01042883563786745 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][5]
0.01042883563786745 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][3]
0.011070268228650093 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][5]
0.007882005535066128 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U960
0.0033345138654112816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1256
0.0017066120635718107 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2140
0.0017066120635718107 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2141
0.002393308561295271 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U899
0.002393308561295271 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U958
0.002393308561295271 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U964
0.004376828670501709 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1289
0.004376828670501709 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1294
0.006640234962105751 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U984
0.006640234962105751 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1296
0.006640234962105751 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1316
0.006640234962105751 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2144
0.008459419012069702 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2143
0.009832114912569523 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U895
0.009832114912569523 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U970
0.009832114912569523 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1309
0.009832114912569523 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1324
0.010865302756428719 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U973
0.010865302756428719 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1301
0.010865302756428719 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1310
0.010865302756428719 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1327
0.011665498837828636 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1295
0.011665498837828636 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1332
0.012280751951038837 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U13
0.012280751951038837 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U24
0.012644645757973194 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC429_n154
0.012644645757973194 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U33
0.012677483260631561 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U37
0.012677483260631561 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U72
0.012301712296903133 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U41
0.012301712296903133 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U181
0.012301712296903133 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1175
0.012301712296903133 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1986
0.011572166346013546 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U43
0.011572166346013546 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U84
0.011572166346013546 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U178
0.011572166346013546 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U200
0.010751038789749146 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC450_n1818
0.010751038789749146 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U22
0.010751038789749146 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U74
0.010751038789749146 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U87
0.010118620470166206 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U182
0.010118620470166206 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U203
0.009948262944817543 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U180
0.009948262944817543 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1228
0.009948262944817543 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1235
0.01026168093085289 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U92
0.01026168093085289 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U193
0.01026168093085289 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U207
0.01026168093085289 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1980
0.01026168093085289 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2002
0.010763639584183693 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U186
0.010763639584183693 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U198
0.010763639584183693 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1227
0.010763639584183693 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2000
0.011138701811432838 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U197
0.011138701811432838 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U206
0.011138701811432838 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1999
0.011084059253334999 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U184
0.011084059253334999 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U204
0.010595649480819702 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1998
0.010018997825682163 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][29]
0.010018997825682163 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][29]
0.010617639869451523 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U170
0.01104085985571146 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][29]
0.011007599532604218 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][29]
0.011007599532604218 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U171
0.010585134848952293 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U172
0.010585134848952293 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U174
0.01007022149860859 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][29]
0.01007022149860859 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][29]
0.0099253598600626 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][29]
0.0113777294754982 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][26]
0.011236237362027168 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U157
0.011236237362027168 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U159
0.010219927877187729 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][26]
0.010219927877187729 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][26]
0.00995074026286602 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][20]
0.010169764049351215 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][11]
0.010169764049351215 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][11]
0.01070525124669075 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U82
0.011253264732658863 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][11]
0.011253264732658863 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U81
0.011509779840707779 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][11]
0.011509779840707779 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][11]
0.011268810369074345 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][11]
0.010730605572462082 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][11]
0.010730605572462082 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U83
0.0102006234228611 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][11]
0.0102006234228611 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[8]
0.00998428463935852 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[7]
0.01026216708123684 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[0]
0.010810360312461853 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[5]
0.011323180049657822 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U16
0.011323180049657822 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U74
0.011323180049657822 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U75
0.011495305225253105 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U43
0.011495305225253105 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U44
0.011495305225253105 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U45
0.011176472529768944 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U18
0.011176472529768944 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U70
0.011176472529768944 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U73
0.010611677542328835 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U54
0.010611677542328835 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U56
0.010611677542328835 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U57
0.010107986629009247 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U36
0.010107986629009247 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U53
0.00997113436460495 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U19
0.00997113436460495 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U78
0.011473938822746277 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][13]
0.011473938822746277 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][13]
0.010526882484555244 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U150
0.010008800774812698 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][25]
0.010409330949187279 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][25]
0.010409330949187279 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U163
0.010980518534779549 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][15]
0.010980518534779549 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U123
0.011415919288992882 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][20]
0.011415919288992882 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][15]
0.011420570313930511 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][20]
0.011420570313930511 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U86
0.010986870154738426 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][24]
0.010986870154738426 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][24]
0.010408114641904831 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][27]
0.010408114641904831 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U177
0.009991796687245369 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][27]
0.009991796687245369 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U128
0.010026935487985611 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U180
0.010483537800610065 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][24]
0.010483537800610065 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U178
0.011062199249863625 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][24]
0.011455055326223373 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[16]
0.010909670032560825 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U110
0.010909670032560825 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U132
0.010340409353375435 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U108
0.010340409353375435 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U114
0.010340409353375435 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U34
0.00998106598854065 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U46
0.00998106598854065 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U60
0.01009881217032671 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U62
0.01059073954820633 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U20
0.01059073954820633 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U70
0.011152340099215508 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U36
0.011152340099215508 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U48
0.011477082967758179 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U40
0.011313186958432198 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U74
0.011303206905722618 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U42
0.011482779867947102 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/U5
0.010605929419398308 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U11
0.010099934414029121 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U27
0.009957931935787201 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U16
0.009957931935787201 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U20
0.009957931935787201 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U22
0.01030304841697216 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U8
0.01030304841697216 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U3
0.01030304841697216 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U8
0.010875280946493149 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U23
0.011471888050436974 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U13
0.011471888050436974 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U15
0.01110259722918272 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.01110259722918272 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U12
0.010531446896493435 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U16
0.010531446896493435 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U22
0.010065438225865364 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U9
0.010065438225865364 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U11
0.010065438225865364 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U10
0.010005591437220573 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U16
0.010005591437220573 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U15
0.010403252206742764 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U19
0.010975226759910583 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.011414909735321999 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.011426360346376896 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][13]
0.011426360346376896 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U43
0.010996554046869278 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][13]
0.010996554046869278 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U12
0.01041795127093792 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.01041795127093792 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.01041795127093792 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U14
0.009998197667300701 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U5
0.009998197667300701 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U3
0.010027596727013588 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U9
0.010027596727013588 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U12
0.010027596727013588 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U7
0.010481532663106918 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U18
0.010481532663106918 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U11
0.010481532663106918 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U21
0.011061130091547966 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U20
0.011061130091547966 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U18
0.011061130091547966 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U20
0.01145834568887949 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][12]
0.01145834568887949 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U29
0.011391416192054749 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][14]
0.011391416192054749 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U15
0.011391416192054749 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U38
0.010921724140644073 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][12]
0.010351300239562988 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][14]
0.010351300239562988 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC493_s_apb_bus_paddr_4
0.009987148456275463 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][18]
0.009987148456275463 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][18]
0.010098474100232124 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U39
0.0105874203145504 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U41
0.0105874203145504 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U38
0.0105874203145504 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U130
0.011149682104587555 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][13]
0.011478651314973831 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.011478651314973831 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][10]
0.011320133693516254 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/CTS_cdb_buf_00359
0.011320133693516254 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/cg_cell/U3
0.011320133693516254 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][12]
0.01024707593023777 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][15]
0.010144302621483803 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U46
0.010144302621483803 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U78
0.010673657059669495 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U38
0.010673657059669495 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U44
0.010673657059669495 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U45
0.010673657059669495 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U47
0.0112271998077631 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U43
0.0112271998077631 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U49
0.011496884748339653 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/Push_Pointer_CS_reg[1]
0.011298825964331627 peripherals_i/apb_uart_i/UART_TXFF/U265
0.01148403063416481 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][0]
0.011175377294421196 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][2]
0.010612962767481804 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][6]
0.010104436427354813 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][6]
0.010104436427354813 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][1]
0.009956473484635353 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][4]
0.010297060944139957 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U441
0.010297060944139957 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][3]
0.010868407785892487 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][5]
0.01136246882379055 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][7]
0.01136246882379055 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][5]
0.011473806574940681 peripherals_i/apb_uart_i/UART_TXFF/U530
0.011108718812465668 peripherals_i/apb_uart_i/UART_TXFF/U512
0.01053815707564354 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][7]
0.010069126263260841 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][5]
0.010069126263260841 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][1]
0.010003171861171722 peripherals_i/apb_uart_i/UART_TXFF/U370
0.010003171861171722 peripherals_i/apb_uart_i/UART_TXFF/U542
0.010396957397460938 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][3]
0.010396957397460938 peripherals_i/apb_uart_i/UART_TXFF/U366
0.010968666523694992 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][1]
0.010968666523694992 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][1]
0.011411689221858978 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][3]
0.011429306119680405 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][7]
0.011003081686794758 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][0]
0.010424438863992691 peripherals_i/apb_uart_i/UART_TXFF/U540
0.010424438863992691 peripherals_i/apb_uart_i/UART_TXFF/U541
0.010424438863992691 peripherals_i/apb_uart_i/UART_TXFF/U550
0.010001027025282383 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][4]
0.010024232789874077 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][4]
0.010024232789874077 peripherals_i/apb_uart_i/UART_TXFF/U232
0.010474858805537224 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][7]
0.011054771021008492 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][0]
0.011054771021008492 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][3]
0.011054771021008492 peripherals_i/apb_uart_i/UART_TXFF/U318
0.01139511913061142 peripherals_i/apb_uart_i/UART_TXFF/U449
0.010928437113761902 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][6]
0.010357411578297615 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][6]
0.010357411578297615 peripherals_i/apb_uart_i/UART_TXFF/U136
0.009989047423005104 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][2]
0.009989047423005104 peripherals_i/apb_uart_i/UART_TXFF/U191
0.009989047423005104 peripherals_i/apb_uart_i/UART_TXFF/U320
0.010580644942820072 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][3]
0.0035465615801513195 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1253
0.0035465615801513195 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1255
0.0020005255937576294 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U951
0.0027581905014812946 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U976
0.0027581905014812946 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1258
0.0027581905014812946 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1318
0.0047812694683671 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1297
0.0047812694683671 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1298
0.0070323646068573 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U987
0.008785470388829708 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1280
0.010082170367240906 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1300
0.010082170367240906 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1319
0.010082170367240906 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1320
0.011080224998295307 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1311
0.011080224998295307 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2150
0.011936597526073456 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1302
0.011936597526073456 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1335
0.012709027156233788 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U212
0.013260983861982822 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC455_n423
0.013260983861982822 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1423
0.013433394953608513 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC599_n1436
0.013433394953608513 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U10
0.013070343993604183 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U16
0.013070343993604183 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U50
0.012210703454911709 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U44
0.012210703454911709 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U64
0.012210703454911709 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U85
0.011198444291949272 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC585_n1426
0.011198444291949272 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U105
0.011198444291949272 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U111
0.010404160246253014 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U68
0.010404160246253014 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U201
0.010404160246253014 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1229
0.010189487598836422 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U179
0.010189487598836422 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U202
0.010189487598836422 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1232
0.01059095747768879 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U185
0.01059095747768879 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U192
0.01059095747768879 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1236
0.011235632002353668 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U23
0.011235632002353668 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1997
0.01172446459531784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U69
0.01172446459531784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U88
0.01172446459531784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U205
0.011078434064984322 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U196
0.011684778146445751 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][22]
0.011628776788711548 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][22]
0.011628776788711548 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U136
0.01107761263847351 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U137
0.010008163750171661 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][29]
0.010008163750171661 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U173
0.010863365605473518 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][15]
0.010863365605473518 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][15]
0.011602181941270828 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][15]
0.011602181941270828 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][26]
0.012036798521876335 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U156
0.011854581534862518 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U182
0.011234411038458347 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][31]
0.011234411038458347 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][31]
0.010561332106590271 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][20]
0.010561332106590271 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U158
0.010503510013222694 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][30]
0.010503510013222694 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][20]
0.011188695207238197 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][30]
0.011188695207238197 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U177
0.011888169683516026 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U84
0.011888169683516026 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U175
0.012213340029120445 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U80
0.011901013553142548 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U178
0.010241423733532429 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[5]
0.010241423733532429 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[3]
0.010591087862849236 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[0]
0.011287994682788849 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U117
0.011942613869905472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U68
0.011765999719500542 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U41
0.011765999719500542 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U47
0.011054018512368202 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U55
0.011054018512368202 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U66
0.010419964790344238 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[7]
0.010419964790344238 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U13
0.010419964790344238 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U40
0.010252161882817745 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U39
0.010252161882817745 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U76
0.010252161882817745 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U77
0.010699978098273277 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U22
0.012048555538058281 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U23
0.01168548408895731 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][13]
0.01168548408895731 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U149
0.010948460549116135 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][13]
0.010948460549116135 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U148
0.010350322350859642 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][13]
0.010275015607476234 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][13]
0.010275015607476234 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U146
0.010781945660710335 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][15]
0.011508932337164879 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][15]
0.011508932337164879 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U121
0.012065621092915535 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][20]
0.012076262384653091 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][27]
0.010800974443554878 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][16]
0.010800974443554878 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][24]
0.010277923196554184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][24]
0.010277923196554184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U176
0.010328385047614574 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][16]
0.010328385047614574 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U119
0.010913444682955742 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][16]
0.010913444682955742 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U118
0.011651411652565002 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][16]
0.012149836868047714 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[13]
0.012051703408360481 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[18]
0.012051703408360481 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[12]
0.011442700400948524 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[19]
0.011442700400948524 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[11]
0.010709444992244244 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U112
0.012144765816628933 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[6]
0.01194128580391407 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[7]
0.01194128580391407 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U24
0.011292736977338791 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U100
0.011292736977338791 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U102
0.011292736977338791 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U103
0.010588804259896278 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U52
0.010220037773251534 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U38
0.010220037773251534 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U44
0.011920619755983353 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.011049576103687286 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U12
0.010412484407424927 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.010412484407424927 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U12
0.010237894020974636 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U25
0.01068169716745615 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U15
0.01068169716745615 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U4
0.011412343010306358 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U21
0.012037161737680435 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U23
0.011690095067024231 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/U5
0.010954553261399269 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U26
0.010954553261399269 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U44
0.010353174060583115 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U20
0.010773982852697372 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][18]
0.01206376776099205 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][19]
0.01206376776099205 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][18]
0.01208292692899704 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U13
0.01208292692899704 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U44
0.011542096734046936 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U10
0.010812617838382721 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U6
0.010812617838382721 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U24
0.010285147465765476 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U12
0.010285147465765476 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U23
0.010285147465765476 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U9
0.010328270494937897 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U16
0.010328270494937897 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U18
0.0109099131077528 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U30
0.0109099131077528 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U18
0.011649064719676971 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U15
0.011649064719676971 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U19
0.012153048068284988 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U21
0.012062743306159973 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U24
0.010722420178353786 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U10
0.01038777083158493 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][17]
0.011008026078343391 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][13]
0.012146176770329475 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U60
0.011949636042118073 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/cg_cell/clk_en_reg
0.011949636042118073 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U59
0.011303514242172241 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][9]
0.010597432032227516 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]
0.010478321462869644 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/cg_cell/U2
0.011155219748616219 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U48
0.011860275641083717 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U40
0.011767448857426643 peripherals_i/apb_uart_i/UART_TXFF/U98
0.011767448857426643 peripherals_i/apb_uart_i/UART_TXFF/U269
0.011058425530791283 peripherals_i/apb_uart_i/UART_TXFF/U112
0.011058425530791283 peripherals_i/apb_uart_i/UART_TXFF/U437
0.010418128222227097 peripherals_i/apb_uart_i/UART_TXFF/U441
0.010235974565148354 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U442
0.010235974565148354 peripherals_i/apb_uart_i/UART_TXFF/U351
0.010235974565148354 peripherals_i/apb_uart_i/UART_TXFF/U355
0.010674040764570236 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U443
0.010674040764570236 peripherals_i/apb_uart_i/UART_TXFF/U222
0.011403587646782398 peripherals_i/apb_uart_i/UART_TXFF/U308
0.011403587646782398 peripherals_i/apb_uart_i/UART_TXFF/U312
0.012031937018036842 peripherals_i/apb_uart_i/UART_TXFF/U179
0.012031937018036842 peripherals_i/apb_uart_i/UART_TXFF/U394
0.01216974388808012 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][7]
0.011697985231876373 peripherals_i/apb_uart_i/UART_TXFF/U398
0.011697985231876373 peripherals_i/apb_uart_i/UART_TXFF/U555
0.010267865844070911 peripherals_i/apb_uart_i/UART_TXFF/U410
0.010267865844070911 peripherals_i/apb_uart_i/UART_TXFF/U457
0.01076599396765232 peripherals_i/apb_uart_i/UART_TXFF/U285
0.01076599396765232 peripherals_i/apb_uart_i/UART_TXFF/U413
0.011493433266878128 peripherals_i/apb_uart_i/UART_TXFF/U155
0.012059632688760757 peripherals_i/apb_uart_i/UART_TXFF/U409
0.012086615897715092 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][0]
0.011550329625606537 peripherals_i/apb_uart_i/UART_TXFF/U508
0.011550329625606537 peripherals_i/apb_uart_i/UART_TXFF/U539
0.010820796713232994 peripherals_i/apb_uart_i/UART_TXFF/U510
0.010288676247000694 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][5]
0.010323934257030487 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][0]
0.010323934257030487 peripherals_i/apb_uart_i/UART_TXFF/U275
0.01090138778090477 peripherals_i/apb_uart_i/UART_TXFF/U404
0.011640971526503563 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][2]
0.011640971526503563 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][1]
0.011640971526503563 peripherals_i/apb_uart_i/UART_TXFF/U451
0.012150004506111145 peripherals_i/apb_uart_i/UART_TXFF/U130
0.012067537754774094 peripherals_i/apb_uart_i/UART_TXFF/U140
0.010253692977130413 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][2]
0.010382608510553837 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][1]
0.010382608510553837 peripherals_i/apb_uart_i/UART_TXFF/U363
0.011716876178979874 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][1]
0.004032426048070192 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1315
0.0026757940649986267 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1243
0.0035988297313451767 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U975
0.0035988297313451767 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2139
0.005714687518775463 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2142
0.007937534712255001 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U988
0.007937534712255001 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2138
0.009536443278193474 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U937
0.009536443278193474 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1249
0.009536443278193474 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1329
0.01065533235669136 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U924
0.011570533737540245 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1250
0.011570533737540245 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1321
0.01255682110786438 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U995
0.01255682110786438 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1242
0.01255682110786438 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1303
0.013695025816559792 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U27
0.013695025816559792 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1336
0.014686253853142262 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U34
0.015187556855380535 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1237
0.015187556855380535 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1987
0.01486147753894329 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U45
0.01486147753894329 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U65
0.013709653168916702 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U26
0.013709653168916702 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U86
0.013709653168916702 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1212
0.012264849618077278 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC615_n401
0.012264849618077278 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1992
0.011106174439191818 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U136
0.011106174439191818 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1238
0.01079908199608326 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U66
0.01141330599784851 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U83
0.01141330599784851 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U172
0.012394224293529987 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U75
0.012394224293529987 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1191
0.013147410936653614 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1178
0.013147410936653614 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1196
0.013147410936653614 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1199
0.013102035038173199 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U91
0.013102035038173199 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U194
0.013102035038173199 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U195
0.013102035038173199 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1192
0.012245326302945614 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U109
0.012245326302945614 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1185
0.011280884966254234 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][22]
0.012385658919811249 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][22]
0.012385658919811249 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U135
0.013146685436367989 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][17]
0.013146685436367989 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U139
0.013040393590927124 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][17]
0.013040393590927124 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U111
0.01118530798703432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][22]
0.01118530798703432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][22]
0.010571600869297981 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][22]
0.010571600869297981 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U138
0.010851229541003704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][22]
0.011821450665593147 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][15]
0.011821450665593147 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U102
0.012912159785628319 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U101
0.01354994997382164 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][31]
0.01354994997382164 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][31]
0.01326841115951538 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][31]
0.01326841115951538 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U181
0.012334838509559631 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][31]
0.011324279010295868 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U126
0.011324279010295868 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U127
0.011324279010295868 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U129
0.010812833905220032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][20]
0.010812833905220032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][20]
0.012256256304681301 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][30]
0.012256256304681301 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U176
0.012256256304681301 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U179
0.013300860300660133 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][30]
0.013300860300660133 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][7]
0.013785714283585548 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][7]
0.013785714283585548 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][30]
0.013317087665200233 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][7]
0.013317087665200233 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][30]
0.012278471142053604 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][30]
0.012278471142053604 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][30]
0.011351825669407845 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/clk_gate_curr_data_tx_reg/latch
0.012393424287438393 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[1]
0.013373181223869324 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U69
0.013373181223869324 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U116
0.013709880411624908 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[2]
0.013709880411624908 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U86
0.013116765767335892 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U15
0.013116765767335892 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U50
0.012057729065418243 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[4]
0.011114534921944141 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/clk_gate_outstanding_counter_reg/latch
0.011114534921944141 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[3]
0.01086641475558281 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U37
0.01153605617582798 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U21
0.013548020273447037 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][12]
0.013548020273447037 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U7
0.013725817203521729 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][12]
0.013725817203521729 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][12]
0.013001005165278912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][12]
0.013001005165278912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U184
0.011897793039679527 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U183
0.011002430692315102 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][12]
0.011002430692315102 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U185
0.010888693854212761 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U161
0.010888693854212761 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U181
0.011645549908280373 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][25]
0.012732164934277534 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][25]
0.01356562040746212 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][20]
0.013584792613983154 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][27]
0.01277393288910389 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][16]
0.01277393288910389 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U126
0.011688370257616043 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][16]
0.011688370257616043 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U117
0.01091037318110466 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][16]
0.01091037318110466 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U116
0.01098715327680111 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][18]
0.01098715327680111 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U120
0.01098715327680111 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U174
0.011860470287501812 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][18]
0.012960773892700672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][16]
0.012960773892700672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U175
0.013702456839382648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][18]
0.013702456839382648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][18]
0.013552825897932053 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[10]
0.013552825897932053 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[9]
0.012640225701034069 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[22]
0.01154234167188406 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[12]
0.01154234167188406 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[8]
0.010845448821783066 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[9]
0.010845448821783066 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U26
0.011060189455747604 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[11]
0.011991720646619797 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[10]
0.011991720646619797 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[4]
0.013060894794762135 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[3]
0.013060894794762135 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[2]
0.013684703968465328 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[5]
0.01338404044508934 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U186
0.01338404044508934 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U187
0.012419316917657852 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[11]
0.012419316917657852 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U184
0.01137162372469902 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U183
0.010823342949151993 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[9]
0.011217690072953701 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U180
0.011217690072953701 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U181
0.01223148312419653 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[8]
0.01223148312419653 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U178
0.013279140926897526 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[7]
0.013279140926897526 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U179
0.010807400569319725 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U13
0.012360770255327225 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U44
0.013347465544939041 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U43
0.013697180896997452 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.013697180896997452 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/U3
0.013113848865032196 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/CS_reg
0.013113848865032196 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U15
0.012056916952133179 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U26
0.011108893901109695 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U41
0.011108893901109695 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.010850120335817337 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U9
0.012602603062987328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.013533203862607479 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/U4
0.013724424876272678 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.013724424876272678 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/U3
0.013008752837777138 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.011907398700714111 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.011006927117705345 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U19
0.010882493108510971 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U23
0.011633297428488731 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U22
0.011633297428488731 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U18
0.012720808386802673 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][19]
0.012720808386802673 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][9]
0.013561851345002651 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][9]
0.013593502342700958 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U38
0.012789735570549965 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U59
0.010985307395458221 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U15
0.010985307395458221 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U22
0.012955395504832268 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U28
0.012955395504832268 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U18
0.013705309480428696 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U19
0.013705309480428696 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U12
0.012659844011068344 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][19]
0.012659844011068344 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][19]
0.011559874750673771 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U40
0.011559874750673771 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U32
0.010854009538888931 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][17]
0.010854009538888931 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U53
0.011982887983322144 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U33
0.013053621165454388 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U51
0.013685784302651882 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][9]
0.013685784302651882 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][9]
0.013395678251981735 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]
0.012434769421815872 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U50
0.012219270691275597 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U90
0.013699270784854889 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][0]
0.013699270784854889 peripherals_i/apb_uart_i/UART_TXFF/U267
0.01312489528208971 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][2]
0.01312489528208971 peripherals_i/apb_uart_i/UART_TXFF/U108
0.012070056051015854 peripherals_i/apb_uart_i/UART_TXFF/U439
0.011117279529571533 peripherals_i/apb_uart_i/UART_TXFF/U353
0.010847246274352074 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][4]
0.010847246274352074 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][1]
0.011501521803438663 peripherals_i/apb_uart_i/UART_TXFF/U224
0.011501521803438663 peripherals_i/apb_uart_i/UART_TXFF/U226
0.012589559890329838 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][3]
0.013525440357625484 peripherals_i/apb_uart_i/UART_TXFF/U183
0.013728214427828789 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][7]
0.013020571321249008 peripherals_i/apb_uart_i/UART_TXFF/U523
0.011014096438884735 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][7]
0.010877993889153004 peripherals_i/apb_uart_i/UART_TXFF/U371
0.010877993889153004 peripherals_i/apb_uart_i/UART_TXFF/U414
0.011621369980275631 peripherals_i/apb_uart_i/UART_TXFF/U199
0.011621369980275631 peripherals_i/apb_uart_i/UART_TXFF/U328
0.012708312831819057 peripherals_i/apb_uart_i/UART_TXFF/U242
0.013555648736655712 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][6]
0.013555648736655712 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][3]
0.0135989710688591 peripherals_i/apb_uart_i/UART_TXFF/U301
0.0135989710688591 peripherals_i/apb_uart_i/UART_TXFF/U538
0.012801984325051308 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][5]
0.012801984325051308 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][5]
0.01171642355620861 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][0]
0.010924817994236946 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][5]
0.010924817994236946 peripherals_i/apb_uart_i/UART_TXFF/U189
0.010978829115629196 peripherals_i/apb_uart_i/UART_TXFF/FE_OFC113_n1
0.011840704828500748 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][6]
0.011840704828500748 peripherals_i/apb_uart_i/UART_TXFF/U447
0.012943334877490997 peripherals_i/apb_uart_i/UART_TXFF/U296
0.013700798153877258 peripherals_i/apb_uart_i/UART_TXFF/U361
0.013574548065662384 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][0]
0.013574548065662384 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][7]
0.012672795914113522 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][6]
0.012672795914113522 peripherals_i/apb_uart_i/UART_TXFF/U166
0.012672795914113522 peripherals_i/apb_uart_i/UART_TXFF/U365
0.011571681126952171 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][2]
0.010857770219445229 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][3]
0.010857770219445229 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][2]
0.011049057357013226 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][3]
0.011049057357013226 peripherals_i/apb_uart_i/UART_TXFF/U339
0.011970020830631256 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][1]
0.008649345487356186 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1285
0.004514542408287525 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1269
0.0033461186103522778 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U946
0.0033461186103522778 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1270
0.004433746449649334 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U947
0.0066421180963516235 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1328
0.0066421180963516235 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1330
0.00883706659078598 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U977
0.00883706659078598 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2145
0.01028267852962017 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U994
0.01028267852962017 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2146
0.011224745772778988 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1331
0.012057645246386528 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1323
0.013173442333936691 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1322
0.014676015824079514 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC417_A_Q_2
0.014676015824079514 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2153
0.016105009242892265 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U29
0.016105009242892265 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U54
0.016934603452682495 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U31
0.016934603452682495 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U51
0.016646787524223328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U52
0.016646787524223328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U106
0.016646787524223328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2122
0.015206115320324898 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC526_n1430
0.015206115320324898 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1224
0.015206115320324898 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1990
0.013332976028323174 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1993
0.013332976028323174 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1994
0.01181370485574007 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U108
0.01181370485574007 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1184
0.01181370485574007 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1226
0.011416311375796795 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1183
0.011416311375796795 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1225
0.011416311375796795 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2129
0.012243391945958138 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U71
0.012243391945958138 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1233
0.013559475541114807 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1190
0.013559475541114807 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1198
0.014575653709471226 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U160
0.014575653709471226 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1197
0.01453426294028759 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U56
0.01453426294028759 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U147
0.013416580855846405 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U94
0.013416580855846405 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1186
0.012152738869190216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][12]
0.013603790663182735 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][12]
0.013603790663182735 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U85
0.014596963301301003 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][12]
0.014441048726439476 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U89
0.0133120222017169 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][12]
0.0133120222017169 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][12]
0.011957157403230667 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][17]
0.011133799329400063 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U88
0.011496264487504959 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][12]
0.012775272130966187 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][12]
0.012775272130966187 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U104
0.014214342460036278 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][15]
0.014214342460036278 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U100
0.015052609145641327 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U184
0.014671240001916885 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U180
0.013425324112176895 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][31]
0.012078464962542057 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][20]
0.012078464962542057 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][7]
0.011395658366382122 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U125
0.011951450258493423 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][20]
0.011951450258493423 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][20]
0.013308567926287651 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][7]
0.013308567926287651 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U62
0.014695034362375736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U61
0.014695034362375736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U64
0.015338661149144173 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][7]
0.014716379344463348 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U63
0.013337409123778343 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][7]
0.011978313326835632 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[4]
0.011978313326835632 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[2]
0.011415564455091953 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[25]
0.011415564455091953 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[6]
0.012109138071537018 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[1]
0.013493554666638374 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U71
0.013493554666638374 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U72
0.014796026051044464 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U81
0.01524468045681715 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U84
0.01445860881358385 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U14
0.01445860881358385 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U34
0.01445860881358385 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U59
0.013053538277745247 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U64
0.013053538277745247 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U87
0.013053538277745247 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U88
0.011801702901721 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CTS_cdb_buf_00207
0.011801702901721 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U61
0.012360005639493465 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CS_reg[1]
0.012360005639493465 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U10
0.013804469257593155 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U6
0.013804469257593155 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U9
0.015028567984700203 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][10]
0.015263812616467476 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][10]
0.014301379211246967 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][10]
0.014301379211246967 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U199
0.012837124988436699 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][10]
0.012837124988436699 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U198
0.011649241670966148 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U200
0.011499368585646152 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][12]
0.011499368585646152 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U196
0.012505505234003067 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][10]
0.012505505234003067 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U105
0.013949545100331306 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][10]
0.015084314160048962 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][18]
0.015084314160048962 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U77
0.014008925296366215 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][18]
0.012568367645144463 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U172
0.011636415496468544 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][17]
0.012794142588973045 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][17]
0.014252951368689537 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U173
0.013824256137013435 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[17]
0.01236695982515812 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U134
0.011442428454756737 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U30
0.011442428454756737 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U27
0.011728428304195404 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U18
0.011728428304195404 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U68
0.012966177426278591 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[13]
0.015216018073260784 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[15]
0.015216018073260784 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[14]
0.014817889779806137 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[12]
0.013537881895899773 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U185
0.012147219851613045 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[10]
0.012147219851613045 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U182
0.011941017583012581 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[5]
0.013285008259117603 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U176
0.014673879370093346 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[6]
0.015330389142036438 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U177
0.014718705788254738 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[7]
0.014718705788254738 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[6]
0.01197065506130457 FE_OFC125_n1
0.012072385288774967 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U2
0.014766871929168701 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.014766871929168701 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/U4
0.014459025114774704 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U38
0.013056566938757896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.013056566938757896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U40
0.013056566938757896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U25
0.01179809682071209 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U37
0.01179809682071209 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U41
0.011453831568360329 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U11
0.011453831568360329 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U4
0.011453831568360329 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U7
0.012332210317254066 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U5
0.01501038670539856 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U43
0.015262885019183159 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U42
0.01431221142411232 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U10
0.012850182130932808 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U12
0.01165534183382988 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U21
0.01165534183382988 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U9
0.011491087265312672 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U24
0.012488985434174538 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U19
0.013933995738625526 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][7]
0.01505182683467865 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][25]
0.01509506069123745 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][25]
0.01402899157255888 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][21]
0.012588470242917538 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][21]
0.012588470242917538 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U62
0.01154661737382412 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U10
0.01154661737382412 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U21
0.012783605605363846 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U16
0.012783605605363846 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U7
0.014244552701711655 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U27
0.015238340944051743 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U16
0.015054087154567242 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][9]
0.015054087154567242 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U25
0.012388968840241432 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][9]
0.012388968840241432 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U33
0.011452612467110157 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][7]
0.011452612467110157 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U56
0.01172279380261898 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][7]
0.01172279380261898 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U34
0.012953497469425201 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC497_s_apb_bus_paddr_22
0.014376254752278328 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC500_s_apb_bus_paddr_21
0.014376254752278328 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U2
0.015216769650578499 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][7]
0.014832794666290283 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]
0.012163400650024414 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][7]
0.012163400650024414 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][2]
0.011422156356275082 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][3]
0.013268642127513885 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]
0.014755339361727238 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][0]
0.01447363942861557 peripherals_i/apb_uart_i/UART_TXFF/FE_OFC100_n1
0.01447363942861557 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][2]
0.013073982670903206 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][6]
0.01180922519415617 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][6]
0.01180922519415617 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][1]
0.012317081913352013 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][4]
0.013759560883045197 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][3]
0.015000101178884506 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][5]
0.015000101178884506 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][5]
0.015267927199602127 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][7]
0.014327902346849442 peripherals_i/apb_uart_i/UART_TXFF/U396
0.014327902346849442 peripherals_i/apb_uart_i/UART_TXFF/U537
0.012867363169789314 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][6]
0.012867363169789314 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][6]
0.011664852499961853 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][0]
0.011664852499961853 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][0]
0.011485105380415916 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][4]
0.012473136186599731 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][7]
0.012473136186599731 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][2]
0.013917392119765282 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][4]
0.013917392119765282 peripherals_i/apb_uart_i/UART_TXFF/U473
0.015043576247990131 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][6]
0.015102304518222809 peripherals_i/apb_uart_i/UART_TXFF/U215
0.015102304518222809 peripherals_i/apb_uart_i/UART_TXFF/U344
0.014045240357518196 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][1]
0.012604627758264542 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][3]
0.011553587391972542 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][1]
0.011553587391972542 peripherals_i/apb_uart_i/UART_TXFF/U536
0.011624284088611603 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][6]
0.011624284088611603 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][0]
0.012766746804118156 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][1]
0.014228565618395805 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][2]
0.015232368372380733 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][0]
0.015063649974763393 peripherals_i/apb_uart_i/UART_TXFF/U468
0.01386617124080658 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][7]
0.01386617124080658 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][6]
0.012404639273881912 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][4]
0.012404639273881912 peripherals_i/apb_uart_i/UART_TXFF/U253
0.011457597836852074 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][4]
0.011712562292814255 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][5]
0.011712562292814255 peripherals_i/apb_uart_i/UART_TXFF/U382
0.012936401180922985 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][1]
0.0036252266727387905 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1307
0.004781490191817284 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1271
0.004781490191817284 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2148
0.007028630468994379 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U938
0.009212316945195198 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U993
0.009212316945195198 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1290
0.010594544932246208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1272
0.011463575065135956 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U950
0.011463575065135956 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U952
0.012262990698218346 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U949
0.012262990698218346 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U953
0.013433750718832016 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1305
0.013433750718832016 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2152
0.015089301392436028 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1273
0.015089301392436028 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1304
0.01670185662806034 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U127
0.01670185662806034 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U131
0.01670185662806034 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U138
0.017669226974248886 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U112
0.017669226974248886 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U187
0.017398010939359665 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U132
0.017398010939359665 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U139
0.017398010939359665 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1988
0.01583724468946457 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U156
0.01583724468946457 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1211
0.01583724468946457 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2123
0.013785582035779953 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U53
0.013785582035779953 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U163
0.01211581565439701 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U145
0.01211581565439701 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1991
0.011680458672344685 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U60
0.011680458672344685 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U167
0.011680458672344685 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1182
0.012595916166901588 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U77
0.012595916166901588 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1204
0.014051489531993866 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U166
0.014051489531993866 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1202
0.01517735980451107 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1200
0.01517735980451107 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1201
0.015138134360313416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U149
0.015138134360313416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U150
0.015138134360313416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1976
0.013912491500377655 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC544_n35
0.013912491500377655 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1975
0.012523086741566658 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][17]
0.014117084443569183 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][17]
0.015206045471131802 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U110
0.01502939686179161 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][12]
0.01502939686179161 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U86
0.01378131378442049 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U87
0.012284966185688972 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][17]
0.012284966185688972 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U112
0.011374609544873238 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][17]
0.011374609544873238 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U113
0.011770986020565033 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][17]
0.013177262619137764 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][15]
0.013177262619137764 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][15]
0.014759832993149757 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][15]
0.014759832993149757 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U103
0.015680255368351936 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][31]
0.01525663398206234 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U183
0.01239361148327589 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U128
0.011639292351901531 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U240
0.012250888161361217 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][0]
0.012250888161361217 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][7]
0.013746300712227821 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][0]
0.015274443663656712 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][0]
0.015983998775482178 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][0]
0.015983998775482178 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U60
0.01377866044640541 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U231
0.012281208299100399 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U230
0.012281208299100399 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U232
0.011661913245916367 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U5
0.011661913245916367 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U225
0.012427808716893196 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U229
0.013955330476164818 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U207
0.013955330476164818 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U67
0.015887722373008728 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U83
0.015021411702036858 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U33
0.013472216203808784 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U63
0.012091499753296375 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CTS_cdb_buf_00208
0.012091499753296375 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U60
0.01270454190671444 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U219
0.014295578002929688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CS_reg[0]
0.014295578002929688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U15
0.011756591498851776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][11]
0.012867207638919353 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][11]
0.012867207638919353 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U101
0.014460443519055843 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][11]
0.015682891011238098 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][11]
0.015682891011238098 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U103
0.015713036060333252 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][11]
0.014527583494782448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][17]
0.014527583494782448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][17]
0.01293906383216381 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][17]
0.01293906383216381 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U92
0.011799430474638939 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][17]
0.011909370310604572 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U91
0.013184020295739174 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U94
0.014790661633014679 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U93
0.014790661633014679 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U95
0.015873096883296967 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][17]
0.015873096883296967 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][17]
0.01565251126885414 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[28]
0.014316843822598457 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[29]
0.014316843822598457 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[14]
0.01271118875592947 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[21]
0.01271118875592947 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[30]
0.012009846046566963 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U66
0.01494286023080349 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[16]
0.015857886523008347 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U188
0.01541932299733162 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[13]
0.01541932299733162 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U191
0.014008067548274994 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[14]
0.014008067548274994 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U189
0.014008067548274994 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U190
0.011670243926346302 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[4]
0.011670243926346302 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U173
0.012244352139532566 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U172
0.013724292628467083 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U174
0.013724292628467083 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U175
0.01597670093178749 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[9]
0.011636849492788315 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[10]
0.011636849492788315 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[9]
0.013915480114519596 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[12]
0.013915480114519596 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[8]
0.01347717922180891 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U18
0.012089048512279987 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U21
0.011708270758390427 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U10
0.011708270758390427 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U16
0.012674986384809017 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U9
0.014265911653637886 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U13
0.014265911653637886 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U21
0.015624424442648888 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U16
0.015902085229754448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.015902085229754448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U38
0.015902085229754448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U40
0.014854160137474537 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U40
0.013243138790130615 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U8
0.013243138790130615 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U6
0.011927088722586632 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U5
0.01174737885594368 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U25
0.01174737885594368 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U22
0.012848863378167152 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][8]
0.012848863378167152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U20
0.014443122781813145 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][8]
0.015676414594054222 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][7]
0.015676414594054222 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U39
0.015724629163742065 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U11
0.014549430459737778 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U17
0.01296093501150608 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U12
0.01296093501150608 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U13
0.011811449192464352 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U11
0.011905131861567497 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.013172048144042492 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U5
0.014781016856431961 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U13
0.014781016856431961 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U14
0.015875404700636864 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U8
0.012735037133097649 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][25]
0.0117040341719985 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][8]
0.0117040341719985 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U55
0.013361386023461819 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U35
0.013361386023461819 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U34
0.015435575507581234 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]
0.015435575507581234 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U53
0.0140300951898098 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][8]
0.012492076493799686 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U25
0.011673828586935997 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U28
0.012232000008225441 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]
0.012232000008225441 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U26
0.015240282751619816 FE_OFC94_n1
0.01349637657403946 peripherals_i/apb_uart_i/UART_TXFF/U440
0.012101324275135994 peripherals_i/apb_uart_i/UART_TXFF/U354
0.011704096570611 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][1]
0.012658326886594296 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][4]
0.014246870763599873 peripherals_i/apb_uart_i/UART_TXFF/U310
0.014246870763599873 peripherals_i/apb_uart_i/UART_TXFF/U311
0.01590764708817005 peripherals_i/apb_uart_i/UART_TXFF/U181
0.014871453866362572 peripherals_i/apb_uart_i/UART_TXFF/U507
0.01326206885278225 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][5]
0.01174076832830906 peripherals_i/apb_uart_i/UART_TXFF/U474
0.014424804598093033 peripherals_i/apb_uart_i/UART_TXFF/U258
0.015667308121919632 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][7]
0.015667308121919632 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][2]
0.01573260873556137 peripherals_i/apb_uart_i/UART_TXFF/U387
0.014567343518137932 peripherals_i/apb_uart_i/UART_TXFF/U305
0.014567343518137932 peripherals_i/apb_uart_i/UART_TXFF/U490
0.011895690113306046 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][6]
0.011895690113306046 peripherals_i/apb_uart_i/UART_TXFF/U300
0.011895690113306046 peripherals_i/apb_uart_i/UART_TXFF/U503
0.013153484091162682 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][2]
0.013153484091162682 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][0]
0.01476340927183628 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][2]
0.015868831425905228 peripherals_i/apb_uart_i/UART_TXFF/U297
0.0156823992729187 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][0]
0.0156823992729187 peripherals_i/apb_uart_i/UART_TXFF/U425
0.012752298265695572 peripherals_i/apb_uart_i/UART_TXFF/U170
0.011709514074027538 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][2]
0.011991982348263264 peripherals_i/apb_uart_i/UART_TXFF/U210
0.013342522084712982 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][5]
0.004351005889475346 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2149
0.006550821475684643 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1281
0.008749696426093578 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1299
0.01021222397685051 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U940
0.01021222397685051 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U941
0.011174088343977928 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U213
0.011174088343977928 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U926
0.011174088343977928 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2151
0.012017948552966118 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U925
0.013124223798513412 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U48
0.013124223798513412 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U891
0.014594323933124542 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U18
0.014594323933124542 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U890
0.015983378514647484 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U130
0.01678313873708248 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U81
0.01678313873708248 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1219
0.016492944210767746 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U134
0.016492944210767746 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1220
0.016492944210767746 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1984
0.015080833807587624 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U157
0.015080833807587624 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U158
0.013248970732092857 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U142
0.013248970732092857 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1217
0.013248970732092857 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1218
0.011763576418161392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC611_n468
0.011763576418161392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U164
0.011763576418161392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1179
0.011373004876077175 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC550_n415
0.011373004876077175 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U32
0.011373004876077175 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2127
0.012177089229226112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U61
0.012177089229226112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U78
0.012177089229226112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2130
0.013458860106766224 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U46
0.013458860106766224 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1177
0.013458860106766224 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1203
0.014449265785515308 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U174
0.014409702271223068 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U168
0.014409702271223068 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U173
0.014409702271223068 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1974
0.013321617618203163 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U159
0.01209111139178276 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][8]
0.014471959322690964 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][8]
0.014471959322690964 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U65
0.014320531859993935 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][8]
0.01322140172123909 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U66
0.01322140172123909 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U67
0.01322140172123909 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U69
0.01322140172123909 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U114
0.011902093887329102 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][8]
0.011099937371909618 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][8]
0.011099937371909618 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U68
0.011451959609985352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][8]
0.013322170823812485 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][4]
0.012009461410343647 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U238
0.011343924328684807 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U237
0.011343924328684807 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U239
0.011343924328684807 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U244
0.011885133571922779 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U243
0.013207076117396355 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U50
0.013207076117396355 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U54
0.014557713642716408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U44
0.0151847954839468 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U41
0.014578795060515404 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][0]
0.014578795060515404 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][0]
0.013235941529273987 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][0]
0.013235941529273987 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U234
0.011912941932678223 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U242
0.011366412043571472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U223
0.012044478207826614 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U211
0.012044478207826614 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U224
0.013395768590271473 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U210
0.012286966666579247 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/AR_CS_reg[2]
0.012286966666579247 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U16
0.012286966666579247 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U220
0.01369193010032177 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/CS_reg
0.014882687479257584 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/FE_PHC51_CS
0.014882687479257584 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/FE_PHC48_CS
0.014882687479257584 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U12
0.014882687479257584 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U16
0.014882687479257584 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U21
0.015110854059457779 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][10]
0.014173157513141632 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][10]
0.014173157513141632 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][12]
0.012747470289468765 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U102
0.012747470289468765 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U197
0.011591862887144089 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][11]
0.011591862887144089 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U104
0.013841008767485619 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][9]
0.014922563917934895 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][9]
0.014922563917934895 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U191
0.014949627220630646 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][9]
0.01249665580689907 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][19]
0.011488174088299274 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][18]
0.011583984829485416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U109
0.011583984829485416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U171
0.012709252536296844 FE_OFC122_n1
0.012709252536296844 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][18]
0.014128118753433228 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U110
0.015083972364664078 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U108
0.014888590201735497 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[23]
0.013708129525184631 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U20
0.011390792205929756 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[20]
0.011390792205929756 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[19]
0.01167212799191475 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[23]
0.01167212799191475 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[22]
0.012880997732281685 FE_OFC123_n1
0.012880997732281685 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[1]
0.015077492222189903 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[17]
0.014690149575471878 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U193
0.012085838243365288 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[15]
0.012085838243365288 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U170
0.011373898014426231 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U171
0.011879988014698029 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[14]
0.011879988014698029 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[13]
0.013186762109398842 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[12]
0.013186762109398842 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[11]
0.014537643641233444 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[10]
0.014537643641233444 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[8]
0.01457936316728592 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[4]
0.01457936316728592 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[3]
0.013236017897725105 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[13]
0.013236017897725105 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[5]
0.011904056183993816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[11]
0.011341766454279423 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U18
0.011341766454279423 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U23
0.01200825721025467 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U24
0.01200825721025467 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U26
0.014340407215058804 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[6]
0.014340407215058804 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[5]
0.012972972355782986 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U2
0.012972972355782986 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U22
0.011744976043701172 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U20
0.011744976043701172 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U24
0.011407116428017616 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U19
0.01226021908223629 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U10
0.014864912256598473 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U41
0.015109747648239136 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U37
0.014183430932462215 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U5
0.014183430932462215 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U6
0.014183430932462215 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U8
0.014183430932462215 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U9
0.012759892269968987 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U4
0.012759892269968987 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U7
0.01159752905368805 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U9
0.01159752905368805 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U6
0.011439979076385498 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U21
0.012415124103426933 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][20]
0.014917043037712574 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U40
0.014960166998207569 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U4
0.014960166998207569 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U9
0.01392119936645031 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U6
0.012516366317868233 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U14
0.011499198153614998 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.011580662801861763 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U13
0.011580662801861763 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U10
0.012699121609330177 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U19
0.012699121609330177 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U4
0.014120068401098251 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U8
0.01508649904280901 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U17
0.014906170777976513 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][21]
0.014906170777976513 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U11
0.013732297345995903 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][21]
0.012311028316617012 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U58
0.01166666392236948 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][8]
0.01286865584552288 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U43
0.014257485046982765 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][8]
0.0150782261043787 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][8]
0.0150782261043787 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U54
0.012101598083972931 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][3]
0.011377125047147274 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][3]
0.011869125068187714 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U29
0.013170839287340641 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][3]
0.01509639248251915 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][2]
0.01509639248251915 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][0]
0.014354649931192398 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][2]
0.014354649931192398 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][0]
0.014354649931192398 peripherals_i/apb_uart_i/UART_TXFF/U111
0.012989954091608524 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][6]
0.012989954091608524 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][4]
0.011755836196243763 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][6]
0.011755836196243763 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][1]
0.011403435841202736 peripherals_i/apb_uart_i/UART_TXFF/U225
0.012245502322912216 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][4]
0.013648327440023422 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]
0.013648327440023422 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][3]
0.014854907989501953 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][5]
0.014854907989501953 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][5]
0.015114666894078255 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][7]
0.014198715798556805 peripherals_i/apb_uart_i/UART_TXFF/FE_OFC104_n1
0.014198715798556805 peripherals_i/apb_uart_i/UART_TXFF/U516
0.014198715798556805 peripherals_i/apb_uart_i/UART_TXFF/U522
0.014198715798556805 peripherals_i/apb_uart_i/UART_TXFF/U558
0.01277661882340908 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][4]
0.011606773361563683 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][5]
0.011606773361563683 peripherals_i/apb_uart_i/UART_TXFF/U216
0.011434119194746017 peripherals_i/apb_uart_i/UART_TXFF/U259
0.011434119194746017 peripherals_i/apb_uart_i/UART_TXFF/U302
0.012399649247527122 peripherals_i/apb_uart_i/UART_TXFF/U171
0.012399649247527122 peripherals_i/apb_uart_i/UART_TXFF/U430
0.013809576630592346 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][4]
0.014908979646861553 peripherals_i/apb_uart_i/UART_TXFF/U477
0.014967215247452259 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][4]
0.014967215247452259 peripherals_i/apb_uart_i/UART_TXFF/U475
0.013937035575509071 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][6]
0.013937035575509071 peripherals_i/apb_uart_i/UART_TXFF/U303
0.012532124295830727 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][0]
0.011506013572216034 peripherals_i/apb_uart_i/UART_TXFF/FE_OFC112_n1
0.011506013572216034 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][0]
0.011572331190109253 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][0]
0.012682728469371796 peripherals_i/apb_uart_i/UART_TXFF/U298
0.014104519039392471 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][7]
0.015080698765814304 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][0]
0.015080698765814304 peripherals_i/apb_uart_i/UART_TXFF/U168
0.015080698765814304 peripherals_i/apb_uart_i/UART_TXFF/U427
0.014915493316948414 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][7]
0.013749045319855213 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][7]
0.013749045319855213 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][6]
0.012326275929808617 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][6]
0.012326275929808617 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][4]
0.011405586265027523 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][4]
0.011405586265027523 peripherals_i/apb_uart_i/UART_TXFF/U211
0.011656660586595535 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][5]
0.011656660586595535 peripherals_i/apb_uart_i/UART_TXFF/U167
0.012851962819695473 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][5]
0.012851962819695473 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][1]
0.005594968795776367 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1279
0.00782359205186367 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U876
0.009445622563362122 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U336
0.010591700673103333 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U221
0.010591700673103333 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U722
0.010591700673103333 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U747
0.010591700673103333 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U807
0.011522764340043068 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC273_A_Q_3
0.011522764340043068 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U243
0.011522764340043068 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U804
0.011522764340043068 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U939
0.01249829214066267 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U220
0.01359577663242817 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U801
0.01359577663242817 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U802
0.01359577663242817 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U954
0.01359577663242817 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1493
0.014536408707499504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U129
0.015000035054981709 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U124
0.015000035054981709 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1213
0.015000035054981709 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1214
0.015000035054981709 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1982
0.014671706594526768 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U126
0.014671706594526768 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1221
0.014671706594526768 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1222
0.014671706594526768 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1981
0.013557536527514458 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC586_n1414
0.013557536527514458 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U120
0.013557536527514458 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1208
0.013557536527514458 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1215
0.012166528962552547 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U115
0.012166528962552547 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2124
0.011051567271351814 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC529_n408
0.011051567271351814 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U113
0.010752491652965546 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U110
0.010752491652965546 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U146
0.010752491652965546 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1973
0.010752491652965546 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2128
0.011335641145706177 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC523_n1397
0.011335641145706177 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1978
0.011335641145706177 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1979
0.011335641145706177 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2133
0.012270987033843994 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U95
0.012270987033843994 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1180
0.012270987033843994 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1206
0.012990474700927734 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U154
0.012990474700927734 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1189
0.012990474700927734 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1977
0.012990474700927734 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2131
0.012948579154908657 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U162
0.012948579154908657 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1205
0.011212745681405067 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][10]
0.012265970930457115 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][10]
0.012265970930457115 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][8]
0.012991812080144882 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][10]
0.012991812080144882 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U75
0.01289122924208641 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][10]
0.012089692056179047 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U76
0.011124102398753166 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][10]
0.011124102398753166 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U79
0.010538608767092228 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U78
0.011725327931344509 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][8]
0.011725327931344509 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][2]
0.012761509977281094 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][2]
0.012761509977281094 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][2]
0.01336582750082016 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][3]
0.01336582750082016 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][3]
0.01309414766728878 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][4]
0.01309414766728878 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][3]
0.011236170306801796 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][5]
0.010747459717094898 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][5]
0.010747459717094898 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U205
0.011147905141115189 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][1]
0.012123496271669865 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][1]
0.013119891285896301 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][0]
0.01358258817344904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][6]
0.013136066496372223 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][6]
0.013136066496372223 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U53
0.012146415188908577 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U236
0.011171793565154076 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U227
0.011171793565154076 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U228
0.011171793565154076 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U233
0.011171793565154076 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U241
0.010770291090011597 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U212
0.010770291090011597 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U214
0.010770291090011597 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U222
0.010770291090011597 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U226
0.01127235870808363 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U213
0.01127235870808363 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/U4
0.01127235870808363 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/U5
0.01127235870808363 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/U6
0.01127235870808363 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/U7
0.012270881794393063 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg[0]
0.013209637254476547 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg[1]
0.013533063232898712 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg[4]
0.013533063232898712 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg[3]
0.012966951355338097 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/CTS_ccl_a_buf_00105
0.011050807312130928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/latched_full_s_reg
0.011050807312130928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/U11
0.010809645056724548 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U18
0.010809645056724548 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/AR_CS_reg[0]
0.010809645056724548 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U206
0.011443881317973137 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U15
0.011443881317973137 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U17
0.011443881317973137 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U203
0.011443881317973137 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U213
0.011443881317973137 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U215
0.012478585354983807 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/AR_CS_reg[1]
0.012478585354983807 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U218
0.012478585354983807 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/FE_PHC46_CS
0.012478585354983807 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/FE_PHC40_CS
0.013355832546949387 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U214
0.013523664325475693 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U11
0.012832175008952618 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U57
0.012832175008952618 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][12]
0.011781368404626846 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][11]
0.011781368404626846 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U182
0.010930399410426617 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][11]
0.010930399410426617 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][9]
0.010826513171195984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][9]
0.010826513171195984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U97
0.010826513171195984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U192
0.011554041877388954 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][9]
0.011554041877388954 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][9]
0.012595969252288342 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U194
0.013395093381404877 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U100
0.013395093381404877 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U195
0.013415032997727394 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U193
0.012640528380870819 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][9]
0.01160198450088501 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][19]
0.010855546221137047 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][19]
0.010923918336629868 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][19]
0.011752165853977203 peripherals_i/genblk1[0].core_clock_gate/clk_en_reg
0.011752165853977203 peripherals_i/genblk1[0].core_clock_gate/U3
0.011752165853977203 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][19]
0.012797538191080093 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][19]
0.012797538191080093 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U106
0.012797538191080093 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U140
0.013501962646842003 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][19]
0.013357816264033318 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][19]
0.012487676925957203 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[8]
0.01078146044164896 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[26]
0.01078146044164896 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[27]
0.010991470888257027 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[25]
0.010991470888257027 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[28]
0.011885859072208405 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_gate_data_out_reg_reg/latch
0.011885859072208405 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[29]
0.012911004014313221 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[24]
0.012911004014313221 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[30]
0.0135095976293087 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[18]
0.0135095976293087 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[0]
0.013223610818386078 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[31]
0.012301655486226082 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U192
0.012301655486226082 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U194
0.012301655486226082 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U195
0.010771190747618675 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[3]
0.010771190747618675 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U168
0.010771190747618675 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U169
0.011142436414957047 FE_OFC124_n1
0.011142436414957047 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[15]
0.012104801833629608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[16]
0.013100245967507362 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U169
0.013100245967507362 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U175
0.013100245967507362 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U176
0.013570507988333702 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[15]
0.013570507988333702 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[13]
0.013130757957696915 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U168
0.012140650302171707 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U165
0.012140650302171707 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U172
0.011159559711813927 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[12]
0.010746831074357033 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U10
0.010746831074357033 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U19
0.011241000145673752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U17
0.011241000145673752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U25
0.012239809148013592 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[4]
0.013185817748308182 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[3]
0.013185817748308182 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[2]
0.013522104360163212 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[7]
0.01104668341577053 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.01104668341577053 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U37
0.01079508475959301 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.011422457173466682 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U4
0.011422457173466682 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U10
0.012457415461540222 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U6
0.012457415461540222 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.013341596350073814 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U23
0.013521970249712467 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.0128390584141016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U28
0.011789986863732338 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.011789986863732338 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U18
0.011789986863732338 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U3
0.01093418337404728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U21
0.01093418337404728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U31
0.01093418337404728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U12
0.01093418337404728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U27
0.010820183902978897 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][24]
0.010820183902978897 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U15
0.010820183902978897 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U11
0.012584999203681946 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][24]
0.013391504064202309 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][20]
0.013391504064202309 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U48
0.013391504064202309 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U63
0.013423468917608261 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][23]
0.013423468917608261 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U49
0.012655800208449364 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U5
0.01161736249923706 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][22]
0.01161736249923706 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.01161736249923706 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U11
0.010864564217627048 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U5
0.010864564217627048 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U17
0.010922402143478394 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U17
0.010922402143478394 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U20
0.010922402143478394 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U14
0.010922402143478394 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U32
0.011745684780180454 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U23
0.011745684780180454 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U26
0.011745684780180454 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U35
0.01279264222830534 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U17
0.01279264222830534 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U41
0.01350490190088749 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][26]
0.01350490190088749 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U2
0.01337185874581337 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][26]
0.012506542727351189 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][24]
0.012506542727351189 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U42
0.011459345929324627 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U60
0.011459345929324627 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U57
0.010789699852466583 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][24]
0.010789699852466583 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][25]
0.010988231748342514 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][20]
0.010988231748342514 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][20]
0.011877447366714478 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U45
0.013234715908765793 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]
0.01231639739125967 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[3]
0.011310596019029617 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][2]
0.013524085283279419 peripherals_i/apb_uart_i/UART_TXFF/U268
0.01297609694302082 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][0]
0.011054720729589462 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][6]
0.011054720729589462 peripherals_i/apb_uart_i/UART_TXFF/U244
0.011411609128117561 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][1]
0.01333421841263771 peripherals_i/apb_uart_i/UART_TXFF/U182
0.013525597751140594 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][7]
0.012850328348577023 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][7]
0.012850328348577023 peripherals_i/apb_uart_i/UART_TXFF/U397
0.011802312918007374 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][1]
0.010940982028841972 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][1]
0.010940982028841972 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][2]
0.010815833695232868 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][2]
0.011530624702572823 peripherals_i/apb_uart_i/UART_TXFF/U129
0.011530624702572823 peripherals_i/apb_uart_i/UART_TXFF/U132
0.011530624702572823 peripherals_i/apb_uart_i/UART_TXFF/U142
0.011530624702572823 peripherals_i/apb_uart_i/UART_TXFF/U143
0.012573014944791794 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][2]
0.012573014944791794 peripherals_i/apb_uart_i/UART_TXFF/U128
0.012573014944791794 peripherals_i/apb_uart_i/UART_TXFF/U262
0.01338554173707962 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][7]
0.01338554173707962 peripherals_i/apb_uart_i/UART_TXFF/U260
0.013428669422864914 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][4]
0.013428669422864914 peripherals_i/apb_uart_i/UART_TXFF/U389
0.012667497619986534 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][1]
0.012667497619986534 peripherals_i/apb_uart_i/UART_TXFF/U219
0.011629011482000351 peripherals_i/apb_uart_i/UART_TXFF/U496
0.011629011482000351 peripherals_i/apb_uart_i/UART_TXFF/U548
0.010916278697550297 peripherals_i/apb_uart_i/UART_TXFF/U500
0.010916278697550297 peripherals_i/apb_uart_i/UART_TXFF/U514
0.010916278697550297 peripherals_i/apb_uart_i/UART_TXFF/U544
0.011733610183000565 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][7]
0.012781186029314995 peripherals_i/apb_uart_i/UART_TXFF/U472
0.013500630855560303 peripherals_i/apb_uart_i/UART_TXFF/U426
0.01337873563170433 peripherals_i/apb_uart_i/UART_TXFF/U429
0.012518888339400291 peripherals_i/apb_uart_i/UART_TXFF/U469
0.01147057767957449 peripherals_i/apb_uart_i/UART_TXFF/U254
0.010793237015604973 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][2]
0.010793237015604973 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][5]
0.010980822145938873 peripherals_i/apb_uart_i/UART_TXFF/U214
0.010980822145938873 peripherals_i/apb_uart_i/UART_TXFF/U383
0.011865103617310524 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][3]
0.012893350794911385 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][1]
0.00469601433724165 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1518
0.006952504627406597 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U811
0.006952504627406597 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U877
0.006952504627406597 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1508
0.008723992854356766 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U337
0.008723992854356766 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U772
0.008723992854356766 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1499
0.008723992854356766 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1617
0.008723992854356766 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1938
0.008723992854356766 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1947
0.010042560286819935 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U803
0.010042560286819935 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U812
0.010042560286819935 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1498
0.011054959148168564 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U828
0.011054959148168564 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U829
0.011054959148168564 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U830
0.011054959148168564 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1939
0.011054959148168564 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1942
0.01190720684826374 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1492
0.01190720684826374 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1618
0.01190720684826374 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1619
0.01190720684826374 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1937
0.01190720684826374 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1940
0.01265447773039341 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC595_A_Q_4
0.01265447773039341 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U705
0.01265447773039341 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U717
0.01265447773039341 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1501
0.01265447773039341 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1519
0.013322634622454643 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U8
0.013322634622454643 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U119
0.013322634622454643 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1274
0.012959795072674751 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U135
0.012959795072674751 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1983
0.012959795072674751 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1985
0.012127409689128399 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U121
0.012127409689128399 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U140
0.012127409689128399 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1210
0.012127409689128399 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1223
0.012127409689128399 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1989
0.011152809485793114 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1995
0.011152809485793114 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2121
0.011152809485793114 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2125
0.011152809485793114 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2136
0.01038823276758194 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U137
0.01038823276758194 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1239
0.01038823276758194 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1996
0.010177400894463062 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2126
0.010177400894463062 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2135
0.010554900392889977 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U96
0.010554900392889977 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U209
0.010554900392889977 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U211
0.010554900392889977 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2134
0.011165966279804707 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1181
0.011165966279804707 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1207
0.011165966279804707 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1240
0.011165966279804707 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1241
0.011631009168922901 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1194
0.011631009168922901 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2132
0.011585547588765621 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U155
0.011585547588765621 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U175
0.011585547588765621 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1193
0.010381502099335194 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][25]
0.01109477411955595 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][25]
0.01109477411955595 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U150
0.01159294880926609 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][25]
0.011540660634636879 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][25]
0.011020094156265259 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][10]
0.011020094156265259 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U151
0.011020094156265259 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U152
0.010388517752289772 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][25]
0.010388517752289772 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U77
0.010008042678236961 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][25]
0.010008042678236961 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][10]
0.010191580280661583 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][25]
0.010191580280661583 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][10]
0.010810920968651772 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][2]
0.011505167931318283 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U191
0.01191132701933384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][3]
0.01191132701933384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U195
0.011734191328287125 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][4]
0.011734191328287125 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U196
0.011143357492983341 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][4]
0.011143357492983341 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U201
0.010503385215997696 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/FE_OFC126_n1
0.010503385215997696 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/FE_OFC50_n1
0.010503385215997696 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U206
0.010179500095546246 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][5]
0.010179500095546246 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][5]
0.010446062311530113 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][1]
0.010446062311530113 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U186
0.01109469123184681 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][6]
0.01109469123184681 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][1]
0.011757317930459976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][6]
0.011757317930459976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U55
0.011757317930459976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U56
0.011770760640501976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][6]
0.011770760640501976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U31
0.011770760640501976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U58
0.011115547269582748 FE_OFC48_n1
0.011115547269582748 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][6]
0.011115547269582748 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U7
0.011115547269582748 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U8
0.011115547269582748 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U235
0.010470972396433353 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U216
0.010470972396433353 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U218
0.010470972396433353 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U219
0.010470972396433353 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U4
0.010470972396433353 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U5
0.010207826271653175 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U215
0.010207826271653175 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U220
0.010207826271653175 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U14
0.010207826271653175 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U15
0.010207826271653175 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U16
0.01054544560611248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/U2
0.01054544560611248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/U3
0.01054544560611248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/U8
0.01054544560611248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/U9
0.011212438344955444 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg[7]
0.011838208884000778 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg[6]
0.011838208884000778 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg[2]
0.011672996915876865 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg[5]
0.010994857177138329 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/full_synch/d_middle_reg[0]
0.010994857177138329 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/full_synch/d_out_reg[0]
0.01038871705532074 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U17
0.010223498567938805 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/U10
0.010223498567938805 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U18
0.0106416130438447 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U19
0.0106416130438447 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U216
0.0106416130438447 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U217
0.011327354237437248 FE_OFC47_n1
0.011909756809473038 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[13]
0.011909756809473038 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U98
0.01202181726694107 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[15]
0.01202181726694107 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[16]
0.01202181726694107 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U92
0.011563776060938835 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[17]
0.011563776060938835 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U112
0.010867860168218613 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[20]
0.010867860168218613 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U55
0.010867860168218613 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U117
0.010305613279342651 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[18]
0.010305613279342651 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U94
0.010240655392408371 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][28]
0.01072852872312069 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][28]
0.01072852872312069 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][28]
0.011424576863646507 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][28]
0.011424576863646507 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U96
0.011424576863646507 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U99
0.011957397684454918 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][28]
0.011957397684454918 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][28]
0.011969475075602531 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U98
0.011450772173702717 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][28]
0.011450772173702717 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][28]
0.010755112394690514 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][22]
0.010755112394690514 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U107
0.010755112394690514 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U137
0.010253475978970528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][22]
0.010253475978970528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][22]
0.010294574312865734 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][22]
0.010294574312865734 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][22]
0.010842390358448029 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/FE_OFC121_n1
0.010842390358448029 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U136
0.010842390358448029 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U139
0.011536002159118652 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][22]
0.011536002159118652 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U138
0.012004286982119083 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][22]
0.012004286982119083 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][22]
0.01190965622663498 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[15]
0.01190965622663498 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[13]
0.011333465576171875 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[16]
0.011333465576171875 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[12]
0.010641850531101227 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[21]
0.010350598022341728 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[14]
0.01163446344435215 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U16
0.01163446344435215 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U76
0.011841583997011185 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U196
0.011841583997011185 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U198
0.011841583997011185 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U199
0.011224490590393543 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[16]
0.011224490590393543 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U197
0.010552516207098961 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[2]
0.010552516207098961 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U166
0.010552516207098961 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U167
0.010196737013757229 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[17]
0.010196737013757229 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[16]
0.010439792647957802 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U200
0.01107732579112053 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U243
0.01173823419958353 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U192
0.01173823419958353 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U199
0.01173823419958353 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U242
0.011760485358536243 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U173
0.011760485358536243 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U191
0.011760485358536243 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U254
0.011104832403361797 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U166
0.011104832403361797 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U244
0.011104832403361797 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U245
0.010456040501594543 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[14]
0.010185815393924713 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[14]
0.01051890105009079 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[15]
0.011186987161636353 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[16]
0.011567508801817894 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U25
0.010872939601540565 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U28
0.010872939601540565 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U14
0.010872939601540565 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U35
0.010307665914297104 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U14
0.010307665914297104 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U17
0.010307665914297104 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U17
0.010307665914297104 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U34
0.010236208327114582 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U17
0.010236208327114582 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U20
0.010236208327114582 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U38
0.010236208327114582 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U16
0.010720610618591309 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][26]
0.010720610618591309 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][26]
0.011417625471949577 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][27]
0.011955639347434044 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][27]
0.011955639347434044 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U47
0.011975938454270363 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][23]
0.011975938454270363 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U61
0.011461930349469185 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][22]
0.010766428895294666 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][30]
0.01026061736047268 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][30]
0.01026061736047268 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U11
0.01026061736047268 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U26
0.010294761508703232 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U14
0.010294761508703232 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U29
0.01083933375775814 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U17
0.01083933375775814 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U18
0.011534051969647408 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U35
0.011534051969647408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U15
0.011534051969647408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U20
0.011920321732759476 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U41
0.011347293853759766 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U44
0.011347293853759766 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U57
0.01065425481647253 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U55
0.01065425481647253 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC449_s_apb_bus_paddr_18
0.010212975554168224 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][22]
0.010349435731768608 FE_OFC110_n1
0.010349435731768608 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U54
0.010349435731768608 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U38
0.011179016903042793 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][5]
0.011813044548034668 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][5]
0.011813044548034668 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][0]
0.012043509632349014 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][6]
0.012043509632349014 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][0]
0.011001046746969223 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][0]
0.011001046746969223 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][2]
0.010209618136286736 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][4]
0.010209618136286736 peripherals_i/apb_uart_i/UART_TXFF/U373
0.01061800867319107 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][1]
0.01061800867319107 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][3]
0.011303238570690155 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][5]
0.011303238570690155 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][3]
0.011893968097865582 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][7]
0.011893968097865582 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][5]
0.012022004462778568 peripherals_i/apb_uart_i/UART_TXFF/U491
0.011574978940188885 peripherals_i/apb_uart_i/UART_TXFF/U517
0.010881101712584496 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][3]
0.010312143713235855 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][7]
0.010312143713235855 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][3]
0.010233266279101372 peripherals_i/apb_uart_i/UART_TXFF/U131
0.010233266279101372 peripherals_i/apb_uart_i/UART_TXFF/U145
0.010233266279101372 peripherals_i/apb_uart_i/UART_TXFF/U146
0.010233266279101372 peripherals_i/apb_uart_i/UART_TXFF/U388
0.010233266279101372 peripherals_i/apb_uart_i/UART_TXFF/U431
0.010712951421737671 peripherals_i/apb_uart_i/UART_TXFF/U148
0.010712951421737671 peripherals_i/apb_uart_i/UART_TXFF/U149
0.010712951421737671 peripherals_i/apb_uart_i/UART_TXFF/U172
0.010712951421737671 peripherals_i/apb_uart_i/UART_TXFF/U175
0.010712951421737671 peripherals_i/apb_uart_i/UART_TXFF/U434
0.011409623548388481 peripherals_i/apb_uart_i/UART_TXFF/U134
0.011409623548388481 peripherals_i/apb_uart_i/UART_TXFF/U135
0.011409623548388481 peripherals_i/apb_uart_i/UART_TXFF/U173
0.011409623548388481 peripherals_i/apb_uart_i/UART_TXFF/U432
0.01195166539400816 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][7]
0.01195166539400816 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][2]
0.011979422532022 peripherals_i/apb_uart_i/UART_TXFF/U348
0.011979422532022 peripherals_i/apb_uart_i/UART_TXFF/U391
0.011469757184386253 peripherals_i/apb_uart_i/UART_TXFF/U217
0.011469757184386253 peripherals_i/apb_uart_i/UART_TXFF/U346
0.010774234309792519 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][5]
0.010774234309792519 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][3]
0.010264035314321518 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][5]
0.010264035314321518 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][1]
0.010290732607245445 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][3]
0.010831333696842194 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][6]
0.011526449583470821 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][6]
0.011526449583470821 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][4]
0.012004736810922623 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][4]
0.011924880556762218 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][5]
0.011924880556762218 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][3]
0.011924880556762218 peripherals_i/apb_uart_i/UART_TXFF/U257
0.011355474591255188 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][3]
0.011355474591255188 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][1]
0.010661683045327663 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][1]
0.010661683045327663 peripherals_i/apb_uart_i/UART_TXFF/U341
0.010661683045327663 peripherals_i/apb_uart_i/UART_TXFF/U384
0.010215278714895248 peripherals_i/apb_uart_i/UART_TXFF/U212
0.010344456881284714 peripherals_i/apb_uart_i/UART_TXFF/U213
0.010344456881284714 peripherals_i/apb_uart_i/UART_TXFF/U340
0.010344456881284714 peripherals_i/apb_uart_i/UART_TXFF/U386
0.010936670936644077 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][3]
0.001713337143883109 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1612
0.0024021905846893787 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U844
0.0024021905846893787 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U845
0.0024021905846893787 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U847
0.0024021905846893787 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U864
0.0024021905846893787 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1927
0.004388396628201008 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U820
0.004388396628201008 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U821
0.004388396628201008 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U851
0.004388396628201008 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1504
0.004388396628201008 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1505
0.004388396628201008 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1517
0.006654450669884682 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U825
0.006654450669884682 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1614
0.006654450669884682 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1616
0.006654450669884682 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1928
0.00847618281841278 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U824
0.00847618281841278 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1500
0.00847618281841278 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1925
0.00847618281841278 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1926
0.009852509945631027 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1476
0.009852509945631027 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1497
0.009852509945631027 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1929
0.009852509945631027 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1943
0.009852509945631027 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1948
0.010891787707805634 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U831
0.010891787707805634 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1944
0.011701889336109161 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U832
0.011701889336109161 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1620
0.012330712750554085 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U736
0.012330712750554085 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1495
0.012330712750554085 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1970
0.012330712750554085 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1971
0.012708710506558418 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U887
0.012708710506558418 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U888
0.012708710506558418 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U889
0.012708710506558418 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1664
0.012752714566886425 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC410_A_Q_5
0.012752714566886425 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U141
0.012752714566886425 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1520
0.012381741777062416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC443_n2103
0.012381741777062416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U176
0.012381741777062416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1856
0.011649701744318008 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC407_n2106
0.011649701744318008 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U6
0.011649701744318008 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U79
0.011649701744318008 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1843
0.011649701744318008 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1844
0.01082178670912981 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U7
0.01082178670912981 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1845
0.01082178670912981 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2259
0.01082178670912981 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2260
0.01082178670912981 core_region_i/instr_mem/U26
0.010181626304984093 core_region_i/instr_mem/U11
0.010181626304984093 core_region_i/instr_mem/U20
0.010005868040025234 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U210
0.010005868040025234 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2252
0.010005868040025234 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2279
0.010005868040025234 core_region_i/instr_mem/U22
0.010317733511328697 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2262
0.010317733511328697 core_region_i/instr_mem/U31
0.010821253061294556 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2237
0.010821253061294556 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2261
0.010821253061294556 core_region_i/instr_mem/U6
0.011200109496712685 core_region_i/instr_mem/U14
0.010683289729058743 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U133
0.011101935990154743 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U130
0.011101935990154743 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U140
0.011067250743508339 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U132
0.011067250743508339 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U136
0.011067250743508339 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U154
0.010645922273397446 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U129
0.010645922273397446 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U138
0.01013245340436697 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U119
0.01013245340436697 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U123
0.01013245340436697 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][25]
0.009825360961258411 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U121
0.009825360961258411 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U153
0.009982561692595482 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U127
0.009982561692595482 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U137
0.009982561692595482 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/FE_OFC49_n1
0.010498001240193844 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U131
0.010498001240193844 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][2]
0.011073624715209007 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][3]
0.011073624715209007 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][2]
0.011073624715209007 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U190
0.01140965148806572 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][3]
0.01140965148806572 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U198
0.011262323707342148 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U199
0.010772044770419598 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][4]
0.010772044770419598 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U200
0.010772044770419598 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U204
0.010240351781249046 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][5]
0.009969336912035942 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U209
0.010186085477471352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U185
0.010186085477471352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U188
0.010719230398535728 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][1]
0.011265595443546772 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U45
0.011265595443546772 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U49
0.011265595443546772 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U52
0.011265595443546772 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U59
0.011521920561790466 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U32
0.011521920561790466 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U34
0.011521920561790466 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U38
0.011521920561790466 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U40
0.011521920561790466 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U43
0.011282791383564472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U20
0.011282791383564472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U28
0.011282791383564472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U29
0.011282791383564472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U33
0.011282791383564472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U37
0.010748241096735 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U9
0.010748241096735 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U12
0.010748241096735 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U13
0.010748241096735 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U25
0.010748241096735 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U26
0.010748241096735 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U30
0.010223302990198135 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U6
0.010223302990198135 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U19
0.010223302990198135 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U3
0.010223302990198135 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U10
0.010223302990198135 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U12
0.010012976825237274 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U6
0.010012976825237274 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U7
0.010012976825237274 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U9
0.010012976825237274 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U11
0.010012976825237274 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U13
0.010297324508428574 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg[7]
0.010297324508428574 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg[7]
0.01085161417722702 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg[6]
0.011369273066520691 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg[1]
0.011369273066520691 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg[0]
0.011544100940227509 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg[2]
0.011544100940227509 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg[3]
0.01122524868696928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg[5]
0.010657908394932747 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg[4]
0.010657908394932747 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/cs_reg_reg[0]
0.010149462148547173 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/cs_reg_reg[1]
0.010909423232078552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[12]
0.010909423232078552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[14]
0.011390004307031631 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U58
0.011390004307031631 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U97
0.011390004307031631 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U110
0.011485017836093903 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U56
0.011485017836093903 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U93
0.011485017836093903 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U111
0.011485017836093903 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U116
0.011485017836093903 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U118
0.011111865751445293 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U103
0.01054387353360653 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U54
0.01054387353360653 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U83
0.01054387353360653 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U104
0.01054387353360653 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U113
0.01008675992488861 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U105
0.010039707645773888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][14]
0.010447682812809944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][14]
0.010447682812809944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U142
0.011025423184037209 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][14]
0.011025423184037209 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][14]
0.011465594172477722 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][14]
0.011465594172477722 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U144
0.011465594172477722 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U145
0.011472366750240326 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][14]
0.011472366750240326 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U143
0.011037847027182579 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][14]
0.011037847027182579 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][14]
0.01045563817024231 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][21]
0.010509056970477104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][21]
0.010509056970477104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][21]
0.011079906485974789 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U131
0.011079906485974789 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U135
0.01146734319627285 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U133
0.011392778716981411 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[11]
0.011392778716981411 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[10]
0.010922838002443314 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[18]
0.01035880483686924 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[31]
0.01035880483686924 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[26]
0.01000644639134407 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[20]
0.01000644639134407 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[17]
0.010131867602467537 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[19]
0.010631192475557327 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[25]
0.010631192475557327 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[9]
0.011199003085494041 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/CTS_cdb_buf_00294
0.011527858674526215 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[31]
0.011527858674526215 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[18]
0.011365177109837532 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U201
0.011365177109837532 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U14
0.01084885187447071 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[17]
0.01084885187447071 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U163
0.010286103934049606 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[1]
0.010179772973060608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[19]
0.010179772973060608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[17]
0.010702687315642834 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[20]
0.010702687315642834 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U182
0.010702687315642834 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U256
0.010702687315642834 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U257
0.011247385293245316 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U181
0.011247385293245316 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U183
0.011247385293245316 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U239
0.011507551185786724 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[18]
0.011507551185786724 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U179
0.011507551185786724 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U238
0.011271868832409382 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U161
0.011271868832409382 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U178
0.011271868832409382 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U202
0.011271868832409382 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U241
0.010736823081970215 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[22]
0.010736823081970215 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U201
0.010736823081970215 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U246
0.010736823081970215 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U255
0.010208304040133953 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[11]
0.010208304040133953 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U163
0.009992178529500961 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[10]
0.009992178529500961 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[9]
0.010273043997585773 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U162
0.010273043997585773 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U7
0.010273043997585773 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U8
0.010828625410795212 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U2
0.01111454889178276 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U29
0.010547761805355549 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U26
0.010547761805355549 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U31
0.010088246315717697 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U29
0.010088246315717697 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U32
0.010088246315717697 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U33
0.010088246315717697 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U24
0.010035943239927292 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U36
0.010035943239927292 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U13
0.010035943239927292 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U32
0.010441191494464874 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][35]
0.010441191494464874 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][35]
0.011019878089427948 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][28]
0.011019878089427948 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U53
0.011464482173323631 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][28]
0.011478174477815628 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][33]
0.011478174477815628 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U52
0.011047620326280594 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][33]
0.011047620326280594 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U57
0.011047620326280594 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U60
0.010465595871210098 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][32]
0.010465595871210098 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][32]
0.010040098801255226 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U56
0.010040098801255226 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U58
0.01006181351840496 FE_OFC97_n1
0.01006181351840496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U20
0.01006181351840496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U13
0.01006181351840496 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U16
0.010507172904908657 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U42
0.010507172904908657 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U36
0.011078924871981144 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U22
0.011078924871981144 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U16
0.011078924871981144 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U19
0.011078924871981144 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U21
0.011470668017864227 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][27]
0.011470668017864227 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U14
0.01140216551721096 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][27]
0.01140216551721096 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U43
0.01140216551721096 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U47
0.010934808291494846 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][23]
0.010934808291494846 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U50
0.010369570925831795 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][23]
0.010012377984821796 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][22]
0.010131366550922394 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U52
0.010131366550922394 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U56
0.011346973478794098 peripherals_i/apb_uart_i/UART_TXFF/U200
0.011535422876477242 peripherals_i/apb_uart_i/UART_TXFF/U286
0.011227013543248177 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][6]
0.011227013543248177 peripherals_i/apb_uart_i/UART_TXFF/U458
0.010662050917744637 peripherals_i/apb_uart_i/UART_TXFF/U157
0.010662050917744637 peripherals_i/apb_uart_i/UART_TXFF/U287
0.010662050917744637 peripherals_i/apb_uart_i/UART_TXFF/U290
0.010148534551262856 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][2]
0.010148534551262856 peripherals_i/apb_uart_i/UART_TXFF/U372
0.010148534551262856 peripherals_i/apb_uart_i/UART_TXFF/U459
0.010148534551262856 peripherals_i/apb_uart_i/UART_TXFF/U462
0.009993491694331169 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][6]
0.010325632989406586 peripherals_i/apb_uart_i/UART_TXFF/U415
0.010888705030083656 peripherals_i/apb_uart_i/UART_TXFF/U204
0.010888705030083656 peripherals_i/apb_uart_i/UART_TXFF/U330
0.011376302689313889 peripherals_i/apb_uart_i/UART_TXFF/U201
0.011376302689313889 peripherals_i/apb_uart_i/UART_TXFF/U416
0.011376302689313889 peripherals_i/apb_uart_i/UART_TXFF/U419
0.011484621092677116 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][7]
0.011484621092677116 peripherals_i/apb_uart_i/UART_TXFF/U97
0.011120650917291641 peripherals_i/apb_uart_i/UART_TXFF/U100
0.011120650917291641 peripherals_i/apb_uart_i/UART_TXFF/U102
0.011120650917291641 peripherals_i/apb_uart_i/UART_TXFF/U105
0.011120650917291641 peripherals_i/apb_uart_i/UART_TXFF/U107
0.011120650917291641 peripherals_i/apb_uart_i/UART_TXFF/U563
0.010554423555731773 peripherals_i/apb_uart_i/UART_TXFF/U106
0.010554423555731773 peripherals_i/apb_uart_i/UART_TXFF/U561
0.010033447295427322 peripherals_i/apb_uart_i/UART_TXFF/U345
0.010033447295427322 peripherals_i/apb_uart_i/UART_TXFF/U435
0.010033447295427322 peripherals_i/apb_uart_i/UART_TXFF/U479
0.01043482031673193 peripherals_i/apb_uart_i/UART_TXFF/U221
0.01043482031673193 peripherals_i/apb_uart_i/UART_TXFF/U306
0.011013250797986984 peripherals_i/apb_uart_i/UART_TXFF/U220
0.011013250797986984 peripherals_i/apb_uart_i/UART_TXFF/U478
0.01105416938662529 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][3]
0.010472137480974197 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][5]
0.010472137480974197 peripherals_i/apb_uart_i/UART_TXFF/U547
0.010043011046946049 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][0]
0.010043011046946049 peripherals_i/apb_uart_i/UART_TXFF/U546
0.01005855668336153 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][0]
0.010500611737370491 peripherals_i/apb_uart_i/UART_TXFF/U470
0.011072663590312004 peripherals_i/apb_uart_i/UART_TXFF/U471
0.011468308977782726 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][4]
0.011468308977782726 peripherals_i/apb_uart_i/UART_TXFF/U255
0.010014204308390617 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][3]
0.010014204308390617 peripherals_i/apb_uart_i/UART_TXFF/U343
0.010127196088433266 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][5]
0.010127196088433266 peripherals_i/apb_uart_i/UART_TXFF/U342
0.01062086597084999 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][5]
0.011190293356776237 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][3]
0.002111356006935239 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1961
0.0029000756330788136 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U727
0.0029000756330788136 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U866
0.0029000756330788136 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1502
0.0029000756330788136 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1968
0.004942707717418671 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U740
0.004942707717418671 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U790
0.004942707717418671 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U857
0.004942707717418671 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1511
0.004942707717418671 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1962
0.004942707717418671 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1963
0.0071917008608579636 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U726
0.0071917008608579636 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U819
0.0071917008608579636 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1487
0.008919402956962585 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U768
0.008919402956962585 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U871
0.008919402956962585 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1480
0.008919402956962585 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1488
0.008919402956962585 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1946
0.010186719708144665 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U818
0.010186719708144665 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U853
0.010186719708144665 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1633
0.010186719708144665 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1635
0.011173909530043602 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U720
0.011173909530043602 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1949
0.011173909530043602 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1950
0.012060288339853287 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U714
0.012060288339853287 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U816
0.012060288339853287 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U817
0.012060288339853287 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1941
0.012908297590911388 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U873
0.012908297590911388 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U886
0.012908297590911388 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1636
0.012908297590911388 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1945
0.013551542535424232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1969
0.013797075487673283 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC266_n2146
0.013797075487673283 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1490
0.013797075487673283 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1800
0.013797075487673283 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1803
0.013797075487673283 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1804
0.013455526903271675 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1770
0.013455526903271675 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1776
0.013455526903271675 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1783
0.013455526903271675 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1860
0.013455526903271675 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2270
0.012558337301015854 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1785
0.012558337301015854 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1819
0.012558337301015854 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1894
0.012558337301015854 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2189
0.012558337301015854 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2233
0.011482806876301765 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1805
0.011482806876301765 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1827
0.011482806876301765 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1858
0.011482806876301765 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2258
0.010636415332555771 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1782
0.010636415332555771 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1786
0.010636415332555771 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1816
0.010636415332555771 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1836
0.010636415332555771 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2256
0.01041683554649353 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1841
0.01041683554649353 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1853
0.01041683554649353 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2278
0.01041683554649353 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2280
0.010865792632102966 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2230
0.010865792632102966 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2235
0.010865792632102966 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2236
0.010865792632102966 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2275
0.011576703749597073 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1854
0.011576703749597073 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2231
0.011576703749597073 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2276
0.012114398181438446 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1855
0.01193840429186821 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[19]
0.011876281350851059 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[25]
0.011288568377494812 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[18]
0.010577606037259102 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[8]
0.010577606037259102 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U128
0.01015120092779398 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[12]
0.01015120092779398 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U134
0.010361573658883572 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[16]
0.010361573658883572 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[20]
0.011062592267990112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U126
0.011062592267990112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U193
0.011062592267990112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U194
0.012086844071745872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][4]
0.011404501274228096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U202
0.011404501274228096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U203
0.01066554430872202 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/FE_OFC173_n55
0.010285167023539543 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][5]
0.010285167023539543 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U208
0.010575629770755768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U189
0.01130236778408289 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][1]
0.012049926444888115 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][6]
0.012402734719216824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U24
0.012402734719216824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U35
0.012402734719216824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U36
0.012402734719216824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U46
0.012079104781150818 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U16
0.012079104781150818 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U21
0.012079104781150818 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U23
0.011352118104696274 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U17
0.011352118104696274 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U18
0.010638528503477573 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U10
0.010638528503477573 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U11
0.010638528503477573 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U8
0.010638528503477573 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U8
0.010638528503477573 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U9
0.010355040431022644 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U12
0.010355040431022644 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U21
0.010747455060482025 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U18
0.010747455060482025 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U22
0.011507832445204258 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg[6]
0.01123134233057499 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/FE_PHC26_spi_cs_i
0.011566860601305962 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U59
0.011566860601305962 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U61
0.012227018363773823 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U60
0.012227018363773823 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U91
0.012227018363773823 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U102
0.012227018363773823 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U109
0.012227018363773823 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U115
0.012360814027488232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[25]
0.012360814027488232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U107
0.011854764074087143 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[19]
0.011854764074087143 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[21]
0.011082321405410767 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U81
0.011082321405410767 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U95
0.011082321405410767 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U96
0.010461261495947838 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[22]
0.010461261495947838 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U87
0.010400412604212761 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U85
0.010400412604212761 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U88
0.010960875079035759 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U152
0.012353107333183289 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U141
0.012353107333183289 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U155
0.01235905196517706 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][30]
0.01235905196517706 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U153
0.010957401245832443 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][21]
0.010957401245832443 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U132
0.010375108569860458 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][21]
0.010409771464765072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][21]
0.010409771464765072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U134
0.011022127233445644 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U190
0.011804377660155296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][21]
0.011804377660155296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][23]
0.012337149120867252 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][21]
0.010354500263929367 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[24]
0.010354500263929367 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[21]
0.01052880845963955 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[22]
0.011989753693342209 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/CTS_cdb_buf_00295
0.011989753693342209 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[28]
0.012210429646074772 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[30]
0.012210429646074772 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U200
0.01149839535355568 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U72
0.0107228122651577 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[1]
0.0107228122651577 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U54
0.010306164622306824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[2]
0.011285990476608276 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[21]
0.011285990476608276 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U194
0.012032927945256233 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[25]
0.012032927945256233 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U184
0.012032927945256233 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U193
0.012391939759254456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U209
0.012391939759254456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U258
0.012391939759254456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U259
0.012073483318090439 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U186
0.012073483318090439 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U187
0.012073483318090439 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U189
0.012073483318090439 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U240
0.011345858685672283 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U247
0.011345858685672283 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U252
0.0106270220130682 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U158
0.0106270220130682 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U160
0.010334901511669159 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U157
0.010721560567617416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U4
0.010721560567617416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U6
0.010721560567617416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U9
0.01077783852815628 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U20
0.012215517461299896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U15
0.012215517461299896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U22
0.011859435588121414 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U27
0.011088421568274498 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U32
0.011088421568274498 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U34
0.011088421568274498 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U28
0.01046385895460844 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U37
0.01046385895460844 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U25
0.01046385895460844 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U33
0.010395560413599014 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U30
0.010395560413599014 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U34
0.010395560413599014 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U30
0.010951962321996689 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U31
0.012350913137197495 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U50
0.012350913137197495 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U54
0.012366113252937794 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][34]
0.011771876364946365 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][34]
0.011771876364946365 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U55
0.010969934985041618 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][31]
0.0103828813880682 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][31]
0.0103828813880682 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U51
0.010409580543637276 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U30
0.010409580543637276 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U30
0.010409580543637276 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U31
0.010409580543637276 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U33
0.011018134653568268 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U25
0.011018134653568268 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U33
0.011018134653568268 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U34
0.011801495216786861 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U48
0.011801495216786861 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U39
0.011801495216786861 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U40
0.01234007254242897 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U44
0.01234007254242897 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U46
0.01234007254242897 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U49
0.012250068597495556 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U45
0.012250068597495556 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U49
0.012250068597495556 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U48
0.011614985764026642 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U51
0.011614985764026642 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U52
0.011614985764026642 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U31
0.010846048593521118 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][32]
0.010846048593521118 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U54
0.010361255146563053 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.010361255146563053 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][32]
0.01052691787481308 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.01052691787481308 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][30]
0.011207465082406998 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][30]
0.011473501101136208 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][3]
0.012190863490104675 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][3]
0.012190863490104675 peripherals_i/apb_uart_i/UART_TXFF/U329
0.01244588103145361 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][2]
0.01244588103145361 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][2]
0.012019192799925804 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][4]
0.012019192799925804 peripherals_i/apb_uart_i/UART_TXFF/U156
0.011240621097385883 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][4]
0.011240621097385883 peripherals_i/apb_uart_i/UART_TXFF/U243
0.010532760061323643 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][1]
0.010316871106624603 peripherals_i/apb_uart_i/UART_TXFF/CTS_ccl_a_buf_00087
0.010316871106624603 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][1]
0.010769794695079327 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][7]
0.010769794695079327 peripherals_i/apb_uart_i/UART_TXFF/U333
0.011540680192410946 peripherals_i/apb_uart_i/UART_TXFF/U417
0.012209935113787651 peripherals_i/apb_uart_i/UART_TXFF/U533
0.012361518107354641 peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[2]
0.012361518107354641 peripherals_i/apb_uart_i/UART_TXFF/U94
0.011867735534906387 peripherals_i/apb_uart_i/UART_TXFF/U50
0.011867735534906387 peripherals_i/apb_uart_i/UART_TXFF/U64
0.011867735534906387 peripherals_i/apb_uart_i/UART_TXFF/U66
0.011867735534906387 peripherals_i/apb_uart_i/UART_TXFF/U95
0.011867735534906387 peripherals_i/apb_uart_i/UART_TXFF/U99
0.011867735534906387 peripherals_i/apb_uart_i/UART_TXFF/U101
0.011867735534906387 peripherals_i/apb_uart_i/UART_TXFF/U109
0.011867735534906387 peripherals_i/apb_uart_i/UART_TXFF/U110
0.011097485199570656 peripherals_i/apb_uart_i/UART_TXFF/U49
0.011097485199570656 peripherals_i/apb_uart_i/UART_TXFF/U52
0.011097485199570656 peripherals_i/apb_uart_i/UART_TXFF/U65
0.011097485199570656 peripherals_i/apb_uart_i/UART_TXFF/U92
0.011097485199570656 peripherals_i/apb_uart_i/UART_TXFF/U96
0.01046876609325409 peripherals_i/apb_uart_i/UART_TXFF/U40
0.01046876609325409 peripherals_i/apb_uart_i/UART_TXFF/U53
0.01046876609325409 peripherals_i/apb_uart_i/UART_TXFF/U486
0.01046876609325409 peripherals_i/apb_uart_i/UART_TXFF/U495
0.010392115451395512 peripherals_i/apb_uart_i/UART_TXFF/U177
0.010392115451395512 peripherals_i/apb_uart_i/UART_TXFF/U392
0.010392115451395512 peripherals_i/apb_uart_i/UART_TXFF/U393
0.010392115451395512 peripherals_i/apb_uart_i/UART_TXFF/U436
0.010943235829472542 peripherals_i/apb_uart_i/UART_TXFF/U178
0.010943235829472542 peripherals_i/apb_uart_i/UART_TXFF/U264
0.010943235829472542 peripherals_i/apb_uart_i/UART_TXFF/U307
0.010943235829472542 peripherals_i/apb_uart_i/UART_TXFF/U350
0.01173502579331398 peripherals_i/apb_uart_i/UART_TXFF/U137
0.01173502579331398 peripherals_i/apb_uart_i/UART_TXFF/U138
0.01173502579331398 peripherals_i/apb_uart_i/UART_TXFF/U151
0.01173502579331398 peripherals_i/apb_uart_i/UART_TXFF/U349
0.012346483767032623 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][7]
0.012346483767032623 peripherals_i/apb_uart_i/UART_TXFF/U152
0.012346483767032623 peripherals_i/apb_uart_i/UART_TXFF/U261
0.012346483767032623 peripherals_i/apb_uart_i/UART_TXFF/U433
0.012346483767032623 peripherals_i/apb_uart_i/UART_TXFF/U476
0.01237019244581461 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][6]
0.01237019244581461 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][4]
0.011780913919210434 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][2]
0.011780913919210434 peripherals_i/apb_uart_i/UART_TXFF/U174
0.011780913919210434 peripherals_i/apb_uart_i/UART_TXFF/U347
0.010978959500789642 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][1]
0.010978959500789642 peripherals_i/apb_uart_i/UART_TXFF/U565
0.010386924259364605 peripherals_i/apb_uart_i/UART_TXFF/U557
0.010405154898762703 peripherals_i/apb_uart_i/UART_TXFF/U299
0.011009162291884422 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][0]
0.01179291121661663 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][6]
0.01179291121661663 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][6]
0.012336811982095242 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][4]
0.012336811982095242 peripherals_i/apb_uart_i/UART_TXFF/U256
0.012255111709237099 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][7]
0.012255111709237099 peripherals_i/apb_uart_i/UART_TXFF/U428
0.011624086648225784 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][7]
0.011624086648225784 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][2]
0.010854290798306465 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][2]
0.010854290798306465 peripherals_i/apb_uart_i/UART_TXFF/U169
0.01036372035741806 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][1]
0.010521193966269493 peripherals_i/apb_uart_i/UART_TXFF/U385
0.011198099702596664 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][1]
0.0028250208124518394 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1960
0.003791283816099167 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U758
0.003791283816099167 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U759
0.003791283816099167 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U784
0.003791283816099167 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U849
0.003791283816099167 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U865
0.005933842156082392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U757
0.005933842156082392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U785
0.005933842156082392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1483
0.005933842156082392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1484
0.008152201771736145 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U756
0.008152201771736145 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U766
0.008152201771736145 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U783
0.008152201771736145 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U826
0.008152201771736145 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U848
0.009712820872664452 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U765
0.009712820872664452 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U770
0.009712820872664452 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U778
0.009712820872664452 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1481
0.009712820872664452 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1485
0.010786715894937515 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U711
0.010786715894937515 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U867
0.010786715894937515 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U868
0.010786715894937515 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U872
0.010786715894937515 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1479
0.010786715894937515 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1613
0.011681805364787579 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U719
0.011681805364787579 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U744
0.011681805364787579 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U869
0.011681805364787579 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U870
0.012704260647296906 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U743
0.012704260647296906 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U751
0.012704260647296906 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U752
0.012704260647296906 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U813
0.012704260647296906 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U859
0.013942069374024868 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U858
0.013942069374024868 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1486
0.013942069374024868 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1662
0.015056036412715912 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1624
0.015056036412715912 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1641
0.015056036412715912 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1663
0.01565740257501602 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1777
0.01565740257501602 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1812
0.01565740257501602 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2232
0.015363472513854504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1769
0.015363472513854504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1778
0.015363472513854504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1871
0.015363472513854504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2253
0.014165777713060379 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1781
0.014165777713060379 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1807
0.014165777713060379 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2180
0.014165777713060379 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2191
0.014165777713060379 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2213
0.014165777713060379 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2223
0.012642009183764458 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1874
0.012642009183764458 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2190
0.012642009183764458 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2234
0.011421002447605133 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1792
0.011421002447605133 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1890
0.011421002447605133 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1891
0.011421002447605133 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2255
0.011421002447605133 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2257
0.011116759851574898 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1793
0.011116759851574898 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1809
0.011116759851574898 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1852
0.011116759851574898 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2281
0.011116759851574898 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2282
0.011804718524217606 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2228
0.011804718524217606 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2283
0.011804718524217606 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2284
0.011804718524217606 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2285
0.012882016599178314 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1798
0.012882016599178314 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1799
0.012882016599178314 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1806
0.012882016599178314 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1895
0.012882016599178314 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2217
0.01370253786444664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1775
0.01370253786444664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1779
0.01370253786444664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1824
0.01370253786444664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1825
0.013645813800394535 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1826
0.012646932154893875 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[22]
0.01344900019466877 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[29]
0.013336414471268654 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[21]
0.013336414471268654 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[27]
0.01244696881622076 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[23]
0.011377664282917976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U52
0.011377664282917976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[17]
0.010733598843216896 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U31
0.010733598843216896 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[26]
0.011037287302315235 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U25
0.012070957571268082 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[15]
0.012070957571268082 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[31]
0.013226328417658806 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[10]
0.013226328417658806 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U142
0.013226328417658806 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U192
0.013891605660319328 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][2]
0.013891605660319328 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][2]
0.013569444417953491 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][3]
0.013569444417953491 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U197
0.012547271326184273 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][3]
0.011441688984632492 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][4]
0.011441688984632492 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][4]
0.010870423167943954 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][5]
0.010870423167943954 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U207
0.011298097670078278 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][5]
0.011298097670078278 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][1]
0.011298097670078278 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U187
0.012375947088003159 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][1]
0.013486141338944435 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][6]
0.013486141338944435 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U57
0.013530504889786243 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U15
0.012450972571969032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg[6]
0.012450972571969032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg[7]
0.0113909300416708 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U2
0.0113909300416708 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U3
0.0113909300416708 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U6
0.010969152674078941 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U4
0.010969152674078941 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U7
0.011550694704055786 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U5
0.011550694704055786 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U15
0.012678533792495728 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg[0]
0.013729454018175602 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg[1]
0.014080985449254513 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg[2]
0.014080985449254513 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg[3]
0.013426882214844227 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg[5]
0.013426882214844227 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg[4]
0.011625165119767189 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[11]
0.012773944064974785 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[10]
0.012773944064974785 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U106
0.013756714761257172 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U101
0.013756714761257172 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U114
0.01395726390182972 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[9]
0.013206837698817253 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U53
0.013206837698817253 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U82
0.012059989385306835 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U50
0.012059989385306835 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U52
0.012059989385306835 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U75
0.011137101799249649 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U84
0.011137101799249649 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U86
0.01104528084397316 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[24]
0.01104528084397316 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U79
0.01104528084397316 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][30]
0.011875474825501442 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][30]
0.013048123568296432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][30]
0.013048123568296432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][30]
0.01393885537981987 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][30]
0.01393885537981987 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U151
0.013946707360446453 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U154
0.013056461699306965 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][30]
0.013056461699306965 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][30]
0.011866245418787003 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][23]
0.011866245418787003 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][23]
0.011003115214407444 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][23]
0.011003115214407444 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U187
0.011056611314415932 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][23]
0.011056611314415932 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U189
0.01196818333119154 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][23]
0.01196818333119154 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U186
0.013131972402334213 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U188
0.01392493024468422 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][23]
0.013780155219137669 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][23]
0.013780155219137669 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[3]
0.012832130305469036 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[6]
0.011692112311720848 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[7]
0.011692112311720848 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[1]
0.011237049475312233 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[30]
0.011237049475312233 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[25]
0.012250648811459541 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[26]
0.012250648811459541 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[23]
0.013400930911302567 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[17]
0.013400930911302567 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[16]
0.014063450507819653 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[19]
0.013725348748266697 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[23]
0.013725348748266697 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[19]
0.013725348748266697 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U203
0.01266799308359623 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[18]
0.011517152190208435 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[20]
0.011517152190208435 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U234
0.0108999814838171 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U232
0.0108999814838171 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U233
0.0108999814838171 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U264
0.0108999814838171 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U265
0.01129467785358429 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[30]
0.01129467785358429 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U229
0.01129467785358429 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U231
0.012359118089079857 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U212
0.013470316305756569 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U211
0.013470316305756569 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U224
0.014005040749907494 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U190
0.014005040749907494 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U221
0.014005040749907494 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U222
0.014005040749907494 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U260
0.013533070683479309 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[23]
0.012452729046344757 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[7]
0.012452729046344757 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U195
0.012452729046344757 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U253
0.011384611949324608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[24]
0.011384611949324608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U208
0.010949274525046349 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[8]
0.010949274525046349 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[6]
0.011521095409989357 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U3
0.011521095409989357 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U5
0.012270549312233925 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.01122572086751461 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.010918994434177876 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U3
0.010918994434177876 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U9
0.011602857150137424 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U13
0.011602857150137424 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U5
0.012751555070281029 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U10
0.012751555070281029 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U25
0.012751555070281029 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U12
0.013741754926741123 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U27
0.01207004114985466 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U24
0.011141673661768436 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U27
0.011141673661768436 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U30
0.011141673661768436 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U23
0.01103845052421093 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U33
0.01103845052421093 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U35
0.01103845052421093 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U26
0.01103845052421093 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U29
0.011862194165587425 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][36]
0.01303581427782774 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][36]
0.01303581427782774 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][29]
0.013934699818491936 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][29]
0.013955987989902496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U2
0.013955987989902496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U10
0.013955987989902496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U15
0.013073421083390713 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U11
0.013073421083390713 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U12
0.011883340775966644 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U17
0.011883340775966644 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U19
0.011013049632310867 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U27
0.011013049632310867 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U29
0.011013049632310867 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U18
0.011013049632310867 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U21
0.011054612696170807 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U38
0.011054612696170807 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U32
0.011054612696170807 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U22
0.011054612696170807 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U23
0.011960415169596672 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U31
0.011960415169596672 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U36
0.011960415169596672 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U26
0.013125740922987461 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][28]
0.013125740922987461 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U32
0.013927247375249863 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][28]
0.013927247375249863 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U48
0.013794753700494766 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][35]
0.013794753700494766 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][35]
0.01285211555659771 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][34]
0.01285211555659771 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][34]
0.011709921061992645 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][31]
0.011709921061992645 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U47
0.010988816618919373 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][31]
0.011232741177082062 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/CTS_cdb_buf_00347
0.012240724638104439 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U24
0.013392830267548561 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/Push_Pointer_CS_reg[0]
0.013440612703561783 peripherals_i/apb_uart_i/UART_TXFF/U158
0.013440612703561783 peripherals_i/apb_uart_i/UART_TXFF/U160
0.013440612703561783 peripherals_i/apb_uart_i/UART_TXFF/U288
0.01228494755923748 peripherals_i/apb_uart_i/UART_TXFF/U245
0.01228494755923748 peripherals_i/apb_uart_i/UART_TXFF/U247
0.011235054582357407 peripherals_i/apb_uart_i/UART_TXFF/U374
0.011235054582357407 peripherals_i/apb_uart_i/UART_TXFF/U376
0.011235054582357407 peripherals_i/apb_uart_i/UART_TXFF/U460
0.010916255414485931 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][1]
0.011590911075472832 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][7]
0.011590911075472832 peripherals_i/apb_uart_i/UART_TXFF/U331
0.0127377575263381 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][7]
0.0127377575263381 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][3]
0.013733453117311 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][5]
0.013733453117311 peripherals_i/apb_uart_i/UART_TXFF/U202
0.013959928415715694 peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[4]
0.013959928415715694 peripherals_i/apb_uart_i/UART_TXFF/U47
0.013959928415715694 peripherals_i/apb_uart_i/UART_TXFF/U501
0.013227368704974651 peripherals_i/apb_uart_i/UART_TXFF/U51
0.013227368704974651 peripherals_i/apb_uart_i/UART_TXFF/U58
0.013227368704974651 peripherals_i/apb_uart_i/UART_TXFF/U67
0.012083500623703003 peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[2]
0.012083500623703003 peripherals_i/apb_uart_i/UART_TXFF/U70
0.012083500623703003 peripherals_i/apb_uart_i/UART_TXFF/U76
0.011148970574140549 peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[1]
0.011148970574140549 peripherals_i/apb_uart_i/UART_TXFF/U54
0.011148970574140549 peripherals_i/apb_uart_i/UART_TXFF/U56
0.011148970574140549 peripherals_i/apb_uart_i/UART_TXFF/U499
0.011033358052372932 peripherals_i/apb_uart_i/UART_TXFF/U113
0.011033358052372932 peripherals_i/apb_uart_i/UART_TXFF/U117
0.011033358052372932 peripherals_i/apb_uart_i/UART_TXFF/U127
0.011033358052372932 peripherals_i/apb_uart_i/UART_TXFF/U141
0.011849267408251762 peripherals_i/apb_uart_i/UART_TXFF/U114
0.011849267408251762 peripherals_i/apb_uart_i/UART_TXFF/U115
0.011849267408251762 peripherals_i/apb_uart_i/UART_TXFF/U118
0.011849267408251762 peripherals_i/apb_uart_i/UART_TXFF/U176
0.013022402301430702 peripherals_i/apb_uart_i/UART_TXFF/CTS_ccl_a_buf_00081
0.013022402301430702 peripherals_i/apb_uart_i/UART_TXFF/U120
0.013022402301430702 peripherals_i/apb_uart_i/UART_TXFF/U121
0.013022402301430702 peripherals_i/apb_uart_i/UART_TXFF/U123
0.013022402301430702 peripherals_i/apb_uart_i/UART_TXFF/U263
0.013928152620792389 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][7]
0.013928152620792389 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][4]
0.013962062075734138 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][6]
0.01308684516698122 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][3]
0.01308684516698122 peripherals_i/apb_uart_i/UART_TXFF/U304
0.011896735988557339 peripherals_i/apb_uart_i/UART_TXFF/U218
0.011896735988557339 peripherals_i/apb_uart_i/UART_TXFF/U390
0.01104801893234253 peripherals_i/apb_uart_i/UART_TXFF/U566
0.0034660238306969404 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U774
0.0034660238306969404 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1615
0.0034660238306969404 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1653
0.004591412842273712 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U776
0.004591412842273712 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U837
0.004591412842273712 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U842
0.004591412842273712 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1637
0.006823374889791012 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U850
0.006823374889791012 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U862
0.006823374889791012 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1514
0.006823374889791012 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1516
0.009014058858156204 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U863
0.009014058858156204 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U874
0.009014058858156204 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1512
0.009014058858156204 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1622
0.010424708016216755 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U771
0.010424708016216755 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U782
0.010424708016216755 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U856
0.010424708016216755 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1623
0.011325012892484665 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U707
0.011325012892484665 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U746
0.011325012892484665 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U841
0.011325012892484665 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U855
0.011325012892484665 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1482
0.012137291952967644 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U814
0.012137291952967644 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U827
0.012137291952967644 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U854
0.012137291952967644 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1656
0.013281378895044327 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U712
0.013281378895044327 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U796
0.013281378895044327 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U846
0.013281378895044327 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U860
0.014868119731545448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U798
0.014868119731545448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1494
0.01640336960554123 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U97
0.01640336960554123 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U708
0.01640336960554123 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1621
0.01732279360294342 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1831
0.01707034558057785 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1869
0.01707034558057785 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1904
0.01707034558057785 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2224
0.015601815655827522 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1893
0.015601815655827522 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2192
0.013674700632691383 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2241
0.013674700632691383 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2242
0.012116439640522003 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1851
0.012116439640522003 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1872
0.012116439640522003 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1887
0.012116439640522003 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2254
0.011735131032764912 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1808
0.011735131032764912 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1838
0.011735131032764912 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2229
0.011735131032764912 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2244
0.012636546045541763 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1821
0.012636546045541763 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1822
0.012636546045541763 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2171
0.014041893184185028 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1797
0.014041893184185028 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2193
0.014041893184185028 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2238
0.015115980990231037 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1865
0.015115980990231037 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2272
0.015115980990231037 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2273
0.015115980990231037 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2274
0.01505672000348568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1861
0.014805592596530914 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[18]
0.014805592596530914 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U40
0.014805592596530914 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U74
0.014805592596530914 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U75
0.01464746706187725 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U37
0.01464746706187725 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U38
0.01464746706187725 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U57
0.013486091047525406 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[19]
0.013486091047525406 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[20]
0.012093801982700825 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U41
0.012093801982700825 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U53
0.01125338114798069 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[16]
0.01125338114798069 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U32
0.01125338114798069 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U36
0.01125338114798069 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U39
0.01125338114798069 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U51
0.011640746146440506 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U13
0.011640746146440506 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U26
0.01446487009525299 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[13]
0.01446487009525299 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U30
0.015322031453251839 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U117
0.015322031453251839 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U118
0.015322031453251839 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U124
0.014901336282491684 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[13]
0.014901336282491684 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[24]
0.013574894517660141 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[14]
0.013574894517660141 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U125
0.012140986509621143 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U135
0.011399351060390472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U120
0.011399351060390472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U139
0.011399351060390472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U141
0.011951499618589878 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U17
0.011951499618589878 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U122
0.013345833867788315 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/state_reg[1]
0.013345833867788315 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/state_reg[2]
0.01478239893913269 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/ctrl_data_tx_ready_reg
0.015461008995771408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/state_reg[0]
0.013440916314721107 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg[0]
0.012067563831806183 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg[5]
0.012067563831806183 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg[1]
0.011519724503159523 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg[3]
0.011519724503159523 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg[4]
0.012269934639334679 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg[2]
0.012269934639334679 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U23
0.013727260753512383 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/clk_gate_state_reg/latch
0.013196948915719986 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[2]
0.013196948915719986 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U119
0.01185525767505169 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[3]
0.01185525767505169 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U67
0.011476967483758926 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[4]
0.011476967483758926 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[5]
0.012374971061944962 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U99
0.012374971061944962 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U121
0.013863600790500641 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U122
0.013863600790500641 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U123
0.015136726200580597 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[7]
0.015136726200580597 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[8]
0.015136726200580597 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U63
0.015396816655993462 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U100
0.01442543976008892 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[23]
0.01442543976008892 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[28]
0.012940265238285065 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U48
0.012940265238285065 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U71
0.012940265238285065 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U72
0.012940265238285065 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U77
0.012940265238285065 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U78
0.011744165793061256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[27]
0.011744165793061256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U76
0.011622833088040352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U74
0.012694279663264751 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][6]
0.012694279663264751 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][6]
0.014209173619747162 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U222
0.014209173619747162 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U227
0.015360215678811073 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][6]
0.015360215678811073 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U226
0.015370376408100128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][6]
0.014219991862773895 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][29]
0.014219991862773895 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][29]
0.011568581685423851 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][29]
0.011568581685423851 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U167
0.011640626937150955 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][29]
0.011640626937150955 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U169
0.012822496704757214 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U166
0.012822496704757214 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U170
0.01433008722960949 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][29]
0.01433008722960949 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][29]
0.015357067808508873 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][29]
0.015357067808508873 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U168
0.015169757418334484 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][29]
0.013942177407443523 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[0]
0.011542107909917831 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[28]
0.011542107909917831 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[27]
0.011871112510561943 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[29]
0.011871112510561943 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[8]
0.013179536908864975 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[24]
0.015521178022027016 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[24]
0.015521178022027016 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U202
0.015521178022027016 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U213
0.01508396491408348 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U212
0.013717526569962502 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[29]
0.01223098672926426 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[21]
0.011435264721512794 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[31]
0.011435264721512794 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U266
0.011948581784963608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U145
0.011948581784963608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U230
0.013328002765774727 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[29]
0.013328002765774727 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U225
0.014767272397875786 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[27]
0.014767272397875786 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U227
0.015459813177585602 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U226
0.015459813177585602 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U262
0.015459813177585602 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U263
0.014848833903670311 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[28]
0.014848833903670311 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U170
0.013449796475470066 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U196
0.013449796475470066 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U248
0.013449796475470066 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U249
0.012065814808011055 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U151
0.012065814808011055 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U154
0.012065814808011055 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U155
0.013692722655832767 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[23]
0.015060082077980042 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U42
0.015060082077980042 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U43
0.015060082077980042 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U44
0.015060082077980042 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/U5
0.015532134100794792 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.015532134100794792 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.014699971303343773 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.014699971303343773 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/U3
0.014699971303343773 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/U4
0.013203786686062813 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U4
0.013203786686062813 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U38
0.013203786686062813 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U40
0.011854653246700764 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.011854653246700764 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U41
0.011854653246700764 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U41
0.011460632085800171 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U8
0.011460632085800171 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U12
0.011460632085800171 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U14
0.011460632085800171 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U7
0.01234796829521656 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U6
0.01234796829521656 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U8
0.01234796829521656 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U25
0.013836197555065155 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U11
0.013836197555065155 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U17
0.015118630602955818 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U20
0.014436869882047176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U3
0.01535430271178484 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U24
0.015381647273898125 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U11
0.015381647273898125 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U19
0.015381647273898125 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U7
0.014241071417927742 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U20
0.014241071417927742 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U4
0.012703638523817062 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U21
0.012703638523817062 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/FE_RC_3_0
0.012703638523817062 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U16
0.011580441147089005 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U24
0.011580441147089005 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U28
0.011580441147089005 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U15
0.011636992916464806 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U37
0.011636992916464806 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U31
0.011636992916464806 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U15
0.012811332941055298 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U33
0.012811332941055298 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U27
0.012811332941055298 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U28
0.015358861535787582 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][29]
0.015187447890639305 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U49
0.013966880738735199 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U51
0.011551924981176853 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/Pop_Pointer_CS_reg[0]
0.011864660307765007 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/cg_cell/U3
0.011864660307765007 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U19
0.011864660307765007 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U20
0.011864660307765007 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U63
0.013165928423404694 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FE_OFC536_n16
0.013165928423404694 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U17
0.013165928423404694 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U22
0.013165928423404694 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U30
0.013165928423404694 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U59
0.014654206112027168 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/CS_reg[0]
0.015535173937678337 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][2]
0.015535173937678337 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][0]
0.014715565368533134 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][2]
0.013222374022006989 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][4]
0.013222374022006989 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][4]
0.011866697110235691 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][6]
0.011866697110235691 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][6]
0.012332495301961899 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][3]
0.01381833478808403 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][7]
0.01381833478808403 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][5]
0.015107881277799606 peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[1]
0.015401260927319527 peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[0]
0.015401260927319527 peripherals_i/apb_uart_i/UART_TXFF/U48
0.01445281133055687 peripherals_i/apb_uart_i/UART_TXFF/U38
0.01445281133055687 peripherals_i/apb_uart_i/UART_TXFF/U59
0.01445281133055687 peripherals_i/apb_uart_i/UART_TXFF/U73
0.01445281133055687 peripherals_i/apb_uart_i/UART_TXFF/U77
0.01445281133055687 peripherals_i/apb_uart_i/UART_TXFF/U78
0.012971337884664536 peripherals_i/apb_uart_i/UART_TXFF/U71
0.011760015040636063 peripherals_i/apb_uart_i/UART_TXFF/U37
0.011760015040636063 peripherals_i/apb_uart_i/UART_TXFF/U42
0.011760015040636063 peripherals_i/apb_uart_i/UART_TXFF/U492
0.011607695370912552 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][6]
0.012660401873290539 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][6]
0.014175642281770706 peripherals_i/apb_uart_i/UART_TXFF/U124
0.014175642281770706 peripherals_i/apb_uart_i/UART_TXFF/U442
0.015345845371484756 peripherals_i/apb_uart_i/UART_TXFF/U444
0.015389501117169857 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][3]
0.01425842009484768 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][2]
0.01272093877196312 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][5]
0.01158815436065197 peripherals_i/apb_uart_i/UART_TXFF/FE_OFC109_n1
0.01158815436065197 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][0]
0.011628426611423492 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][1]
0.0036475034430623055 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U789
0.0036475034430623055 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U792
0.0036475034430623055 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1638
0.004817866254597902 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U794
0.004817866254597902 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U840
0.004817866254597902 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U843
0.004817866254597902 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1510
0.007074885535985231 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U795
0.007074885535985231 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1515
0.007074885535985231 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1645
0.007074885535985231 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1966
0.009257320314645767 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U781
0.009257320314645767 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1509
0.009257320314645767 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1646
0.010624943301081657 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U761
0.010624943301081657 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U773
0.010624943301081657 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1513
0.010624943301081657 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1626
0.010624943301081657 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1957
0.011475352570414543 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U729
0.011475352570414543 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1639
0.011475352570414543 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1657
0.011475352570414543 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1931
0.011475352570414543 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1951
0.012263217940926552 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U815
0.012263217940926552 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U883
0.012263217940926552 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1640
0.012263217940926552 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1933
0.012263217940926552 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1959
0.013440527021884918 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1625
0.013440527021884918 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1642
0.013440527021884918 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1953
0.013440527021884918 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1954
0.015124645084142685 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U799
0.015124645084142685 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1936
0.015124645084142685 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1952
0.016777776181697845 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U800
0.016777776181697845 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1801
0.017786111682653427 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1813
0.017786111682653427 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1830
0.017786111682653427 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1846
0.017786111682653427 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1913
0.017786111682653427 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2186
0.017544765025377274 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1790
0.017544765025377274 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1849
0.015999486669898033 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2181
0.015999486669898033 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2182
0.015999486669898033 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2221
0.015999486669898033 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2225
0.013958514668047428 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2220
0.013958514668047428 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2240
0.013958514668047428 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2243
0.012305338867008686 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1802
0.012305338867008686 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1850
0.012305338867008686 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2219
0.01190282590687275 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1835
0.01190282590687275 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1870
0.01190282590687275 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2216
0.01190282590687275 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2271
0.012865171767771244 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1818
0.012865171767771244 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2154
0.012865171767771244 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2157
0.01436363160610199 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1862
0.01436363160610199 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1866
0.01436363160610199 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1896
0.01436363160610199 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2156
0.015509337186813354 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1876
0.015509337186813354 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2174
0.015509337186813354 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2175
0.014094823971390724 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[21]
0.014094823971390724 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[22]
0.015183139592409134 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U73
0.015183139592409134 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U99
0.015012232586741447 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U56
0.015012232586741447 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U58
0.015012232586741447 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U104
0.015012232586741447 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U106
0.01377327460795641 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U85
0.01377327460795641 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U92
0.01377327460795641 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U105
0.012288825586438179 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[17]
0.012288825586438179 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U84
0.012288825586438179 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U86
0.012288825586438179 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U94
0.011392571032047272 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[15]
0.011804372072219849 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U10
0.011804372072219849 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U11
0.011804372072219849 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U12
0.011804372072219849 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U14
0.011804372072219849 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U24
0.013223674148321152 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[12]
0.013223674148321152 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[14]
0.014811650849878788 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U6
0.014811650849878788 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U8
0.014811650849878788 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U19
0.015724627301096916 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U7
0.015724627301096916 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U16
0.015724627301096916 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U116
0.012337232939898968 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[28]
0.011547408066689968 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[11]
0.01213533990085125 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U22
0.01213533990085125 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U29
0.01213533990085125 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U143
0.013620108366012573 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U86
0.013620108366012573 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U88
0.015149804763495922 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U67
0.015149804763495922 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U83
0.015872284770011902 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U72
0.015872284770011902 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U94
0.015209641307592392 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/clk_gate_cmd_reg_reg/latch
0.015209641307592392 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/cmd_reg_reg[7]
0.013720312155783176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/cmd_reg_reg[6]
0.012257028371095657 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/cmd_reg_reg[3]
0.0124696996062994 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/FE_OFC134_spi_clk_i
0.01401993166655302 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/cmd_reg_reg[2]
0.015049637295305729 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[1]
0.013455206528306007 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U66
0.013455206528306007 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U69
0.013455206528306007 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U128
0.012028118595480919 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U124
0.012028118595480919 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U125
0.011627004481852055 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U64
0.011627004481852055 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U65
0.011627004481852055 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U127
0.011627004481852055 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U130
0.01258479617536068 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[6]
0.01258479617536068 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U120
0.014171238988637924 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U3
0.014171238988637924 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U62
0.015527823939919472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U4
0.015527823939919472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U108
0.015805190429091454 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[26]
0.014770685695111752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[29]
0.014770685695111752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U49
0.014770685695111752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U51
0.013188540935516357 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U73
0.013188540935516357 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U80
0.013188540935516357 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U142
0.011913720518350601 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U89
0.011913720518350601 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U90
0.011782901361584663 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[30]
0.011782901361584663 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][6]
0.012921939603984356 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][7]
0.014533312059938908 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][7]
0.014533312059938908 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U230
0.015757780522108078 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][7]
0.015757780522108078 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U221
0.015768323093652725 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][7]
0.015768323093652725 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U225
0.014544053003191948 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][7]
0.012908201664686203 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][8]
0.012908201664686203 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][8]
0.01172381266951561 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U217
0.011802258901298046 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][8]
0.011802258901298046 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][8]
0.013062292709946632 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U216
0.013062292709946632 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U219
0.013062292709946632 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U220
0.014668848365545273 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][8]
0.014668848365545273 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][8]
0.015763189643621445 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][8]
0.015563961118459702 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[2]
0.014256434515118599 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[5]
0.012682965025305748 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[31]
0.012682965025305748 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[26]
0.011698462069034576 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[7]
0.012046962976455688 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U65
0.013438237830996513 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[27]
0.015018661506474018 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[23]
0.015018661506474018 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U209
0.015018661506474018 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U211
0.015928952023386955 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U204
0.015928952023386955 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U210
0.015463387593626976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[25]
0.015463387593626976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[20]
0.015463387593626976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U223
0.014009257778525352 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[24]
0.012427818030118942 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[23]
0.01158223021775484 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[19]
0.012130496092140675 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[22]
0.012130496092140675 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[18]
0.013600792735815048 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[22]
0.015134464018046856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U147
0.015134464018046856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U261
0.015872515738010406 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[26]
0.015221959911286831 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[2]
0.015221959911286831 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U171
0.013731686398386955 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[5]
0.013731686398386955 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U198
0.013731686398386955 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U250
0.012256920337677002 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U152
0.012256920337677002 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U197
0.011652830988168716 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[4]
0.011652830988168716 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[3]
0.012435579672455788 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[21]
0.012435579672455788 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[18]
0.01255626231431961 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U17
0.01255626231431961 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U22
0.01255626231431961 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U23
0.014142310246825218 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U16
0.014142310246825218 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U24
0.015508824959397316 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U6
0.015508824959397316 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U9
0.015804873779416084 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U7
0.015804873779416084 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U8
0.014783130027353764 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U5
0.013203321024775505 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U4
0.015780163928866386 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U16
0.015780163928866386 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U18
0.015780163928866386 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U3
0.015780163928866386 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U9
0.014566296711564064 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U13
0.014566296711564064 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U5
0.012930527329444885 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U14
0.012930527329444885 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U22
0.011736204847693443 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U25
0.011736204847693443 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U14
0.011798141524195671 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U16
0.011798141524195671 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U18
0.013050146400928497 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U34
0.013050146400928497 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U12
0.013050146400928497 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U13
0.013050146400928497 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U17
0.014658750966191292 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][36]
0.015764832496643066 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][36]
0.015764832496643066 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U50
0.015582540072500706 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][29]
0.015582540072500706 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U46
0.014282498508691788 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][33]
0.014282498508691788 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U53
0.012706131674349308 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FE_OFC470_Pop_Pointer_CS_0
0.012706131674349308 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][33]
0.012039927765727043 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/cg_cell/clk_en_reg
0.012039927765727043 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U24
0.012039927765727043 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U25
0.012039927765727043 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U61
0.012039927765727043 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U62
0.013423606753349304 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U6
0.013423606753349304 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U7
0.013423606753349304 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U21
0.013423606753349304 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U28
0.013423606753349304 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U29
0.015071231871843338 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][0]
0.013482378795742989 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][4]
0.011605974286794662 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][1]
0.011605974286794662 peripherals_i/apb_uart_i/UART_TXFF/U332
0.015497364103794098 peripherals_i/apb_uart_i/UART_TXFF/clk_gate_iRDAddr_reg/latch
0.015497364103794098 peripherals_i/apb_uart_i/UART_TXFF/U534
0.01581019163131714 peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[3]
0.01581019163131714 peripherals_i/apb_uart_i/UART_TXFF/U554
0.014800101518630981 peripherals_i/apb_uart_i/UART_TXFF/U60
0.014800101518630981 peripherals_i/apb_uart_i/UART_TXFF/U74
0.014800101518630981 peripherals_i/apb_uart_i/UART_TXFF/U75
0.014800101518630981 peripherals_i/apb_uart_i/UART_TXFF/U489
0.014800101518630981 peripherals_i/apb_uart_i/UART_TXFF/U513
0.014800101518630981 peripherals_i/apb_uart_i/UART_TXFF/U529
0.013221880421042442 peripherals_i/apb_uart_i/UART_TXFF/FE_OFC107_n1
0.013221880421042442 peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[0]
0.013221880421042442 peripherals_i/apb_uart_i/UART_TXFF/U506
0.013221880421042442 peripherals_i/apb_uart_i/UART_TXFF/U520
0.011930817738175392 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][7]
0.011930817738175392 peripherals_i/apb_uart_i/UART_TXFF/U509
0.011930817738175392 peripherals_i/apb_uart_i/UART_TXFF/U535
0.01176694966852665 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][3]
0.012885957956314087 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][5]
0.012885957956314087 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][5]
0.014497608877718449 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][3]
0.015742389485239983 peripherals_i/apb_uart_i/UART_TXFF/U446
0.015742389485239983 peripherals_i/apb_uart_i/UART_TXFF/U511
0.015788521617650986 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][6]
0.014584753662347794 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][6]
0.014584753662347794 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][3]
0.012948925606906414 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][5]
0.012948925606906414 peripherals_i/apb_uart_i/UART_TXFF/U532
0.011744389310479164 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][5]
0.003213876858353615 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1654
0.0042765638791024685 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U833
0.0042765638791024685 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1629
0.0042765638791024685 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1655
0.0042765638791024685 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1661
0.0042765638791024685 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1932
0.006472672335803509 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U764
0.006472672335803509 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1659
0.006472672335803509 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1660
0.006472672335803509 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1967
0.008672952651977539 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1650
0.008672952651977539 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1651
0.008672952651977539 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1964
0.008672952651977539 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1965
0.010140681639313698 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U780
0.010140681639313698 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U822
0.010140681639313698 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1630
0.010140681639313698 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1958
0.011106740683317184 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U769
0.011106740683317184 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U779
0.011106740683317184 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U788
0.011106740683317184 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1631
0.011106740683317184 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1632
0.011106740683317184 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1930
0.01194845326244831 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1644
0.01194845326244831 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1652
0.01194845326244831 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1934
0.01194845326244831 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1935
0.013040953315794468 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U732
0.013040953315794468 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U762
0.013040953315794468 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U839
0.013040953315794468 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1628
0.014486303552985191 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U710
0.014486303552985191 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U723
0.014486303552985191 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U880
0.015851914882659912 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2161
0.015851914882659912 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2204
0.015851914882659912 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2207
0.016643166542053223 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1898
0.016643166542053223 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2162
0.016643166542053223 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2205
0.016643166542053223 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2209
0.016643166542053223 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2210
0.01637284830212593 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1864
0.01637284830212593 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1907
0.01637284830212593 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1908
0.01637284830212593 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1911
0.015011020004749298 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1811
0.015011020004749298 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1905
0.015011020004749298 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2265
0.013244007714092731 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1883
0.013244007714092731 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1886
0.013244007714092731 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2160
0.013244007714092731 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2218
0.01182061992585659 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1875
0.01182061992585659 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1877
0.01182061992585659 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2188
0.01182061992585659 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2226
0.011472094804048538 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1884
0.011472094804048538 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1909
0.011472094804048538 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2173
0.011472094804048538 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2198
0.012291708961129189 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1829
0.012291708961129189 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1882
0.012291708961129189 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2158
0.012291708961129189 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2178
0.012291708961129189 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2286
0.012291708961129189 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2287
0.013569239526987076 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1867
0.013569239526987076 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1885
0.013569239526987076 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2199
0.013569239526987076 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2227
0.014543228782713413 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1868
0.014543228782713413 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1897
0.014543228782713413 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1922
0.014543228782713413 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1923
0.014482435770332813 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1924
0.014482435770332813 core_region_i/instr_mem/U25
0.014250567182898521 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[25]
0.014250567182898521 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U101
0.014250567182898521 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U113
0.01411082036793232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[26]
0.01411082036793232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U100
0.01411082036793232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U122
0.01411082036793232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U124
0.01305485051125288 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[24]
0.01305485051125288 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U108
0.01305485051125288 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U109
0.01305485051125288 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U110
0.011787744238972664 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[23]
0.011787744238972664 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U5
0.011787744238972664 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U93
0.011787744238972664 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U107
0.011024133302271366 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[8]
0.011024133302271366 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U28
0.011381100863218307 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U9
0.011381100863218307 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U15
0.011381100863218307 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U17
0.011381100863218307 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U29
0.012601224705576897 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[11]
0.013965772464871407 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[9]
0.013965772464871407 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U20
0.013965772464871407 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U23
0.014751864597201347 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[10]
0.014751864597201347 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U22
0.014371809549629688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_valid_reg
0.013164898380637169 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[9]
0.013164898380637169 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[30]
0.011859249323606491 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg
0.011859249323606491 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U99
0.01118430681526661 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U95
0.01118430681526661 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U97
0.01118430681526661 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U98
0.01168874278664589 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U4
0.01168874278664589 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U6
0.01168874278664589 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U16
0.01168874278664589 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U34
0.01168874278664589 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U117
0.012960826978087425 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U8
0.012960826978087425 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U19
0.012960826978087425 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U77
0.012960826978087425 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U87
0.012960826978087425 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U116
0.014271130785346031 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U78
0.014271130785346031 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U81
0.014271130785346031 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U82
0.014271130785346031 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U96
0.014890028163790703 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U35
0.014890028163790703 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U60
0.014890028163790703 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U66
0.014890028163790703 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U70
0.014890028163790703 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U71
0.014890028163790703 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U84
0.014322701841592789 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U4
0.014322701841592789 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U21
0.014322701841592789 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U65
0.014322701841592789 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U108
0.014322701841592789 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U118
0.013047341257333755 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U107
0.013047341257333755 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U109
0.011794120073318481 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U7
0.011794120073318481 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U111
0.011794120073318481 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U112
0.011293129995465279 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/cmd_reg_reg[0]
0.011975258588790894 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/FE_OFC194_n88
0.011975258588790894 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/cmd_reg_reg[1]
0.014952040277421474 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[0]
0.014952040277421474 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/running_reg
0.014180891215801239 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U129
0.014180891215801239 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U131
0.014180891215801239 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U132
0.012814775109291077 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U68
0.011592352762818336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U126
0.011592352762818336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/ctrl_addr_valid_reg
0.011249085888266563 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/FE_OFC191_net21866
0.011249085888266563 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/clk_gate_counter_reg/latch
0.01207010168582201 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/clk_gate_addr_reg_reg/latch
0.01459253579378128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][3]
0.014830765314400196 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][3]
0.013945052400231361 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][3]
0.013945052400231361 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U244
0.012589950114488602 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][3]
0.012589950114488602 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U243
0.011497736908495426 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[31]
0.011497736908495426 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U245
0.012359676882624626 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][6]
0.012359676882624626 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U229
0.013738742098212242 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][6]
0.013738742098212242 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][6]
0.014786428771913052 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U228
0.014794531278312206 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U223
0.013745276257395744 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/FE_OFC45_n1
0.013745276257395744 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][7]
0.012343848124146461 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][26]
0.012343848124146461 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][26]
0.011329535394906998 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][26]
0.011329535394906998 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U157
0.011397355236113071 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U159
0.01247761957347393 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/CTS_ccl_a_buf_00103
0.01247761957347393 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][26]
0.013854846358299255 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][26]
0.013854846358299255 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U160
0.014793275855481625 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U218
0.014623433351516724 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[5]
0.014623433351516724 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][8]
0.014623433351516724 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U43
0.013503926806151867 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[2]
0.013503926806151867 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/clk_gate_curr_data_rx_reg/latch
0.012156260199844837 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[4]
0.0113126952201128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[4]
0.011610537767410278 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[6]
0.011610537767410278 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[3]
0.01280129887163639 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[22]
0.01280129887163639 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U25
0.01280129887163639 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U59
0.0141539815813303 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U206
0.0141539815813303 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U207
0.0141539815813303 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U208
0.014932735823094845 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U205
0.014932735823094845 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U214
0.014932735823094845 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U215
0.014533238485455513 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U222
0.013287304900586605 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[30]
0.013287304900586605 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[22]
0.01193268969655037 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[20]
0.01193268969655037 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U224
0.01193268969655037 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U225
0.011208785697817802 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/clk_gate_curr_addr_reg/latch
0.011679219081997871 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[31]
0.011679219081997871 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U226
0.01293969713151455 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[31]
0.01293969713151455 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[29]
0.014254527166485786 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[17]
0.014887725934386253 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[27]
0.014331189915537834 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[28]
0.013055022805929184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U251
0.011273875832557678 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[19]
0.011232709512114525 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/FE_DBTC21_ID_int_3
0.012044331058859825 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U18
0.0134040005505085 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U10
0.014805041253566742 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U12
0.012467727065086365 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U19
0.013526834547519684 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][2]
0.013526834547519684 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.012176667340099812 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][2]
0.012176667340099812 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U14
0.011322017759084702 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][3]
0.01160499919205904 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][3]
0.012789200991392136 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U16
0.012789200991392136 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U23
0.012789200991392136 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U26
0.012789200991392136 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U27
0.014144093729555607 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/CS_reg[1]
0.014933637343347073 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/cg_cell/U2
0.01166887953877449 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/U4
0.01166887953877449 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U26
0.012924267910420895 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Push_Pointer_CS_reg[2]
0.01424277015030384 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Push_Pointer_CS_reg[0]
0.014888293109834194 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Push_Pointer_CS_reg[1]
0.014344505965709686 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00238
0.014945324510335922 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][0]
0.014197386801242828 peripherals_i/apb_uart_i/UART_TXFF/U159
0.014197386801242828 peripherals_i/apb_uart_i/UART_TXFF/U289
0.012836110778152943 peripherals_i/apb_uart_i/UART_TXFF/U461
0.01160105038434267 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][6]
0.01160105038434267 peripherals_i/apb_uart_i/UART_TXFF/U246
0.01160105038434267 peripherals_i/apb_uart_i/UART_TXFF/U375
0.011229423806071281 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][1]
0.012030178681015968 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][5]
0.013387667015194893 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][7]
0.014565790072083473 peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[5]
0.014565790072083473 peripherals_i/apb_uart_i/UART_TXFF/U418
0.014834677800536156 peripherals_i/apb_uart_i/UART_TXFF/U84
0.014834677800536156 peripherals_i/apb_uart_i/UART_TXFF/U85
0.014834677800536156 peripherals_i/apb_uart_i/UART_TXFF/U519
0.014834677800536156 peripherals_i/apb_uart_i/UART_TXFF/U527
0.01397006306797266 peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[3]
0.01397006306797266 peripherals_i/apb_uart_i/UART_TXFF/U62
0.01397006306797266 peripherals_i/apb_uart_i/UART_TXFF/U63
0.01397006306797266 peripherals_i/apb_uart_i/UART_TXFF/U553
0.01151239313185215 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][7]
0.011371451430022717 peripherals_i/apb_uart_i/UART_TXFF/U403
0.012329026125371456 peripherals_i/apb_uart_i/UART_TXFF/U184
0.012329026125371456 peripherals_i/apb_uart_i/UART_TXFF/U313
0.013708412647247314 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][2]
0.014773566275835037 peripherals_i/apb_uart_i/UART_TXFF/U188
0.014773566275835037 peripherals_i/apb_uart_i/UART_TXFF/U317
0.014812200330197811 peripherals_i/apb_uart_i/UART_TXFF/U401
0.013780536130070686 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][7]
0.013780536130070686 peripherals_i/apb_uart_i/UART_TXFF/U315
0.012379147112369537 peripherals_i/apb_uart_i/UART_TXFF/U186
0.011347591876983643 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][1]
0.011386442929506302 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][1]
0.0033762569073587656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1648
0.005471145734190941 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U787
0.005471145734190941 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U834
0.005471145734190941 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U835
0.007701552473008633 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U878
0.007701552473008633 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1647
0.007701552473008633 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1649
0.009336639195680618 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U750
0.009336639195680618 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U809
0.009336639195680618 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U879
0.009336639195680618 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1956
0.01049619261175394 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U745
0.01049619261175394 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U760
0.01049619261175394 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U777
0.01049619261175394 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1627
0.01049619261175394 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1643
0.01049619261175394 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1955
0.011428739875555038 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U742
0.011428739875555038 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U767
0.011428739875555038 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U786
0.011428739875555038 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U805
0.011428739875555038 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U884
0.01238144189119339 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U327
0.01238144189119339 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U730
0.01238144189119339 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U885
0.01343076303601265 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC459_A_Q_1
0.01343076303601265 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U724
0.01343076303601265 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U881
0.01343076303601265 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U882
0.01431896910071373 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1916
0.01431896910071373 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2184
0.01431896910071373 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2206
0.01431896910071373 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2208
0.014749549329280853 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1881
0.014749549329280853 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1914
0.014749549329280853 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2185
0.014430886134505272 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1815
0.014430886134505272 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1915
0.014430886134505272 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1919
0.014430886134505272 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1920
0.01337345689535141 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1903
0.01337345689535141 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2167
0.01337345689535141 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2168
0.01337345689535141 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2266
0.01206091046333313 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1880
0.01206091046333313 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1921
0.01206091046333313 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2247
0.01206091046333313 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2267
0.011018184944987297 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1889
0.011018184944987297 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2245
0.011018184944987297 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2246
0.011018184944987297 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2248
0.010757720097899437 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1878
0.010757720097899437 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1879
0.010757720097899437 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2176
0.010757720097899437 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2196
0.010757720097899437 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2197
0.011338278651237488 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2194
0.011338278651237488 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2249
0.011338278651237488 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2288
0.012247237376868725 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2200
0.012247237376868725 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2201
0.012935532256960869 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2183
0.012935532256960869 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2202
0.010995641350746155 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U130
0.012016771361231804 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[29]
0.012708902359008789 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U114
0.012708902359008789 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U115
0.011869026347994804 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U112
0.011869026347994804 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U120
0.011869026347994804 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U121
0.011869026347994804 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U123
0.010963408276438713 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[27]
0.010963408276438713 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U111
0.010420000180602074 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[7]
0.010684611275792122 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U27
0.010684611275792122 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U35
0.011571783572435379 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[5]
0.011571783572435379 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[6]
0.012563060969114304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U18
0.012563060969114304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U21
0.012563060969114304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U43
0.012563060969114304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U44
0.013136990368366241 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U34
0.013136990368366241 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[4]
0.012869592756032944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[5]
0.012869592756032944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[7]
0.01200525276362896 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[6]
0.01200525276362896 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U92
0.011068702675402164 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U93
0.011068702675402164 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U102
0.010585635900497437 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U15
0.010585635900497437 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U25
0.010585635900497437 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U28
0.010585635900497437 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U103
0.010585635900497437 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U105
0.010951485484838486 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U9
0.010951485484838486 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U26
0.010951485484838486 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U45
0.010951485484838486 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U101
0.010951485484838486 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U104
0.010951485484838486 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U115
0.011869657784700394 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U23
0.011869657784700394 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U31
0.011869657784700394 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U50
0.012814648449420929 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U24
0.012814648449420929 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U27
0.012814648449420929 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U30
0.012814648449420929 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U49
0.012814648449420929 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U51
0.012814648449420929 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U76
0.012814648449420929 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U80
0.013260802254080772 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U30
0.013260802254080772 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U42
0.013260802254080772 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U48
0.013260802254080772 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U58
0.013260802254080772 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U68
0.012851676903665066 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U5
0.012851676903665066 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U15
0.012851676903665066 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U29
0.012851676903665066 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U31
0.012851676903665066 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U32
0.012851676903665066 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U85
0.011931989341974258 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U20
0.011931989341974258 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U21
0.011931989341974258 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U23
0.011931989341974258 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U26
0.011931989341974258 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U27
0.011028042063117027 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U6
0.011028042063117027 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U8
0.011028042063117027 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U10
0.011028042063117027 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U11
0.011028042063117027 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U113
0.010666077956557274 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/cmd_reg_reg[4]
0.010666077956557274 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U110
0.010666077956557274 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U114
0.011156696826219559 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/cmd_reg_reg[5]
0.012111810967326164 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/rdwr_reg_reg[0]
0.013002084568142891 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U70
0.013002084568142891 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/rdwr_reg_reg[1]
0.013298812322318554 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U47
0.012742001563310623 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_reg[6]
0.012742001563310623 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_reg[5]
0.011756662279367447 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/valid_reg_reg[1]
0.010875370353460312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/valid_reg_reg[0]
0.010875370353460312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/valid_reg_reg[2]
0.010628394782543182 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/U3
0.010628394782543182 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/U2
0.011221231892704964 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U21
0.012202544137835503 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U144
0.012202544137835503 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U35
0.013213973492383957 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][5]
0.013213973492383957 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U239
0.012575281783938408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][5]
0.012575281783938408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][3]
0.011597705073654652 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][3]
0.011597705073654652 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U242
0.010809320025146008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][3]
0.010809320025146008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U241
0.010809320025146008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U23
0.010726912878453732 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][2]
0.010726912878453732 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][3]
0.011428361758589745 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][2]
0.012421388179063797 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][0]
0.012421388179063797 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U214
0.013175608590245247 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][0]
0.013175608590245247 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U204
0.013175608590245247 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U224
0.013180531561374664 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][7]
0.013180531561374664 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][7]
0.01242345105856657 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][4]
0.01242345105856657 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][4]
0.011412890627980232 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U63
0.011512139812111855 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U114
0.0125066377222538 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][26]
0.0125066377222538 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U156
0.0131845036521554 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][26]
0.0131845036521554 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U158
0.013062713667750359 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/FE_OFC193_net21787
0.013062713667750359 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][26]
0.013062713667750359 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U75
0.012255582958459854 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U71
0.011283468455076218 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U55
0.010888282209634781 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U23
0.012720143422484398 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U219
0.013280807062983513 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[21]
0.013280807062983513 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U220
0.012992188334465027 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[29]
0.011117124930024147 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[25]
0.010595891624689102 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[13]
0.01093633659183979 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U227
0.012796225026249886 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[30]
0.012796225026249886 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U479
0.012853065505623817 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[25]
0.01193278469145298 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[26]
0.01193278469145298 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[24]
0.011021354235708714 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[31]
0.011021354235708714 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[29]
0.01064705103635788 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[30]
0.012273238971829414 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U4
0.011299275793135166 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.011299275793135166 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U7
0.010682228021323681 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U12
0.010885218158364296 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U7
0.011737915687263012 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U10
0.011737915687263012 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U16
0.012713713571429253 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/CS_reg
0.01210800465196371 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/U3
0.011128737591207027 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CS_reg[1]
0.011128737591207027 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CS_reg[0]
0.01059858687222004 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U4
0.01059858687222004 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U55
0.01059858687222004 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U58
0.010929007083177567 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U6
0.010929007083177567 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U27
0.010929007083177567 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U54
0.011835708282887936 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U5
0.011835708282887936 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U28
0.011835708282887936 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U42
0.012787885963916779 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U12
0.012787885963916779 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U13
0.013254446908831596 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U7
0.013254446908831596 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U17
0.013254446908831596 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U18
0.01286283042281866 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U33
0.01286283042281866 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U47
0.01286283042281866 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U48
0.01194547489285469 FE_OFC93_n1
0.01194547489285469 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][4]
0.01194547489285469 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U101
0.011030726134777069 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][3]
0.011030726134777069 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U94
0.011030726134777069 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U95
0.010646920651197433 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][4]
0.010646920651197433 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][0]
0.011119871400296688 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][3]
0.012750321999192238 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][2]
0.012750321999192238 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][2]
0.011768613010644913 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][4]
0.011768613010644913 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][0]
0.010878384113311768 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][6]
0.010878384113311768 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][1]
0.010611271485686302 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][3]
0.011189994402229786 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][3]
0.011189994402229786 peripherals_i/apb_uart_i/UART_TXFF/U203
0.0121703390032053 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][7]
0.0121703390032053 peripherals_i/apb_uart_i/UART_TXFF/U87
0.013021212071180344 peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[6]
0.013021212071180344 peripherals_i/apb_uart_i/UART_TXFF/U86
0.013216009363532066 peripherals_i/apb_uart_i/UART_TXFF/U488
0.012592854909598827 peripherals_i/apb_uart_i/UART_TXFF/U72
0.012592854909598827 peripherals_i/apb_uart_i/UART_TXFF/U81
0.012592854909598827 peripherals_i/apb_uart_i/UART_TXFF/U505
0.012592854909598827 peripherals_i/apb_uart_i/UART_TXFF/U551
0.011617997661232948 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][1]
0.011617997661232948 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][0]
0.011617997661232948 peripherals_i/apb_uart_i/UART_TXFF/U82
0.010819795541465282 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][1]
0.010717187076807022 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][0]
0.010717187076807022 peripherals_i/apb_uart_i/UART_TXFF/U360
0.010717187076807022 peripherals_i/apb_uart_i/UART_TXFF/U399
0.011406502686440945 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][2]
0.011406502686440945 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][4]
0.012399939820170403 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][2]
0.013166915625333786 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][7]
0.013166915625333786 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][4]
0.013193972408771515 peripherals_i/apb_uart_i/UART_TXFF/U229
0.01244964636862278 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][2]
0.011439160443842411 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][4]
0.011439160443842411 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][0]
0.011439160443842411 peripherals_i/apb_uart_i/UART_TXFF/U358
0.010695837438106537 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][0]
0.008644926361739635 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U214
0.008644926361739635 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U234
0.00997187476605177 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U310
0.00997187476605177 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U311
0.00997187476605177 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1454
0.010983314365148544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U309
0.010983314365148544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U338
0.010983314365148544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U339
0.011815886944532394 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U265
0.011815886944532394 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U334
0.012523835524916649 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1757
0.01300007477402687 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U383
0.01300007477402687 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1787
0.01311880350112915 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1674
0.01311880350112915 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1873
0.01311880350112915 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1900
0.01311880350112915 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2165
0.01311880350112915 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2166
0.012756945565342903 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1837
0.012756945565342903 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1901
0.012756945565342903 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1902
0.012756945565342903 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1906
0.012756945565342903 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2163
0.011959847062826157 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1795
0.011959847062826157 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1917
0.011959847062826157 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2164
0.011959847062826157 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2169
0.011036649346351624 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2170
0.011036649346351624 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2268
0.011036649346351624 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2269
0.010319514200091362 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2211
0.010319514200091362 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2212
0.010319514200091362 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2214
0.010319514200091362 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2263
0.010132480412721634 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2195
0.010132480412721634 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2215
0.010132480412721634 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2264
0.010504866018891335 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2159
0.010504866018891335 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2250
0.010504866018891335 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2277
0.010504866018891335 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2289
0.011094785295426846 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2239
0.011094785295426846 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2251
0.011094785295426846 core_region_i/instr_mem/U35
0.01153668574988842 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2203
0.01153668574988842 core_region_i/instr_mem/U34
0.011479627341032028 core_region_i/instr_mem/U33
0.010198082774877548 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/FE_RC_13_0
0.010198082774877548 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U131
0.010198082774877548 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U132
0.011344103142619133 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[28]
0.011344103142619133 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[30]
0.010853298008441925 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U119
0.01008635200560093 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[4]
0.01008635200560093 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U33
0.010686613619327545 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U42
0.010686613619327545 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U45
0.010686613619327545 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U47
0.011356791481375694 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U46
0.011356791481375694 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U48
0.011356791481375694 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U50
0.01174876093864441 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U49
0.010394074022769928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U5
0.01007787510752678 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U14
0.01007787510752678 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U106
0.010326115414500237 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U37
0.010326115414500237 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U73
0.010326115414500237 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U75
0.010326115414500237 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U100
0.010941004380583763 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U36
0.010941004380583763 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U38
0.010941004380583763 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U46
0.010941004380583763 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U47
0.010941004380583763 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U74
0.011572189629077911 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U32
0.011572189629077911 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U39
0.011572189629077911 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U52
0.011572189629077911 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U53
0.011572189629077911 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U54
0.011869225651025772 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U3
0.011869225651025772 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U43
0.011869225651025772 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U44
0.011869225651025772 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U56
0.011594565585255623 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U137
0.011594565585255623 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U9
0.011594565585255623 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U55
0.010978504084050655 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U14
0.010978504084050655 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U17
0.010978504084050655 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U24
0.010372494347393513 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U135
0.010372494347393513 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U13
0.010372494347393513 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U19
0.010372494347393513 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U22
0.01012794766575098 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U6
0.010452402755618095 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg[1]
0.011087246239185333 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/clk_gate_counter_trgt_reg/latch
0.011087246239185333 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U13
0.011087246239185333 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U17
0.011679623275995255 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U18
0.011679623275995255 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U46
0.01187710091471672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_reg[7]
0.01187710091471672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U15
0.01187710091471672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U28
0.01187710091471672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U44
0.011506356298923492 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U16
0.010850655846297741 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U39
0.010850655846297741 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U41
0.010850655846297741 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U42
0.010102707892656326 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U118
0.010500609874725342 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U117
0.011717863380908966 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][1]
0.01183217391371727 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][1]
0.01183217391371727 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U209
0.010748779401183128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][5]
0.010748779401183128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U240
0.010219397023320198 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][1]
0.010219397023320198 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U208
0.010161204263567924 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][2]
0.010161204263567924 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U210
0.010626561939716339 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U213
0.010626561939716339 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U215
0.011287219822406769 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][0]
0.011789492331445217 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][0]
0.011789492331445217 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U203
0.011792957782745361 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/FE_OFC196_net21740
0.011792957782745361 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U205
0.010616942308843136 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][31]
0.010616942308843136 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U234
0.010131902992725372 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][31]
0.010131902992725372 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U112
0.010168088600039482 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][31]
0.010168088600039482 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][31]
0.010691467672586441 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][31]
0.010691467672586441 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U88
0.011357123032212257 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][31]
0.011357123032212257 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U111
0.011357123032212257 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U113
0.011357123032212257 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U115
0.011187892407178879 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U146
0.011187892407178879 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U37
0.010266895405948162 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U20
0.01083698496222496 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[26]
0.011485825292766094 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[27]
0.011485825292766094 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U216
0.011485825292766094 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U217
0.011859651654958725 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[28]
0.011859651654958725 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U218
0.011667933315038681 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U49
0.011667933315038681 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U221
0.01107020489871502 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[27]
0.01107020489871502 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[26]
0.010421166196465492 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[28]
0.010421166196465492 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U450
0.010306475684046745 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/sel_reg_reg[3]
0.010306475684046745 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/sel_reg_reg[2]
0.010916582308709621 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[32]
0.011551965028047562 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U162
0.011551965028047562 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U468
0.011857833713293076 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[29]
0.011857833713293076 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[32]
0.011589239351451397 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_OFC139_trstn_i
0.011589239351451397 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_OFC136_trstn_i
0.01097279042005539 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U23
0.010133394971489906 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U38
0.010265970602631569 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U44
0.010265970602631569 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U8
0.010832689702510834 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.010832689702510834 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U9
0.010832689702510834 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U15
0.011861130595207214 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U45
0.011080162599682808 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U5
0.011080162599682808 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.011080162599682808 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U10
0.010429156944155693 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U9
0.01007826253771782 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/U2
0.01007826253771782 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U14
0.01007826253771782 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U21
0.01030171848833561 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U16
0.01030171848833561 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U53
0.010909381322562695 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[2]
0.011546570807695389 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U30
0.011546570807695389 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U52
0.011546570807695389 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U56
0.011858412995934486 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U34
0.011858412995934486 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U35
0.011858412995934486 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U37
0.011858412995934486 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U41
0.011858412995934486 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U50
0.011858412995934486 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U51
0.011595978401601315 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00239
0.011595978401601315 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U9
0.011595978401601315 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U36
0.011595978401601315 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U40
0.011595978401601315 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U43
0.011595978401601315 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U46
0.011595978401601315 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U49
0.010981480590999126 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_Push_Pointer_CS_reg/latch
0.010981480590999126 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U70
0.010981480590999126 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U71
0.010981480590999126 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U102
0.01036805659532547 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U87
0.010421724990010262 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][1]
0.011054854840040207 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][2]
0.011054854840040207 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][2]
0.01165437139570713 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][1]
0.010087710805237293 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][5]
0.010476795956492424 peripherals_i/apb_uart_i/UART_TXFF/Q_reg[3]
0.011133383959531784 peripherals_i/apb_uart_i/UART_TXFF/U90
0.011133383959531784 peripherals_i/apb_uart_i/UART_TXFF/U91
0.011702598072588444 peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[6]
0.011702598072588444 peripherals_i/apb_uart_i/UART_TXFF/U68
0.011832566000521183 peripherals_i/apb_uart_i/UART_TXFF/U89
0.011415155604481697 peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[5]
0.011415155604481697 peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[4]
0.011415155604481697 peripherals_i/apb_uart_i/UART_TXFF/U88
0.010762005113065243 peripherals_i/apb_uart_i/UART_TXFF/U524
0.01022625807672739 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][1]
0.010154768824577332 peripherals_i/apb_uart_i/UART_TXFF/U270
0.010154768824577332 peripherals_i/apb_uart_i/UART_TXFF/U356
0.010612241923809052 peripherals_i/apb_uart_i/UART_TXFF/U116
0.010612241923809052 peripherals_i/apb_uart_i/UART_TXFF/U227
0.011273389682173729 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][4]
0.011273389682173729 peripherals_i/apb_uart_i/UART_TXFF/U126
0.011784360744059086 peripherals_i/apb_uart_i/UART_TXFF/U122
0.011784360744059086 peripherals_i/apb_uart_i/UART_TXFF/U274
0.011802725493907928 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][2]
0.011802725493907928 peripherals_i/apb_uart_i/UART_TXFF/U445
0.011307458393275738 peripherals_i/apb_uart_i/UART_TXFF/U526
0.010635403916239738 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][6]
0.010635403916239738 peripherals_i/apb_uart_i/UART_TXFF/U272
0.010142147541046143 peripherals_i/apb_uart_i/UART_TXFF/U273
0.010142147541046143 peripherals_i/apb_uart_i/UART_TXFF/U359
0.010164505802094936 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][1]
0.002431361936032772 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U217
0.002431361936032772 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U252
0.0044187516905367374 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U279
0.006680882535874844 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U347
0.008493547327816486 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U222
0.008493547327816486 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U313
0.009858831763267517 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1455
0.010888750664889812 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U694
0.011694813147187233 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U695
0.012325948104262352 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC457_n1764
0.012325948104262352 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U253
0.012708563357591629 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U224
0.012708563357591629 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U404
0.012754845432937145 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1899
0.012379230931401253 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC528_n1441
0.012379230931401253 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1689
0.011634964495897293 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1772
0.011634964495897293 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1794
0.010792713612318039 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U409
0.010792713612318039 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1690
0.010142111219465733 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1691
0.009965656325221062 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U346
0.009965656325221062 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1684
0.010286752134561539 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1677
0.010286752134561539 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1685
0.010802476666867733 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1680
0.010802476666867733 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2034
0.01118909940123558 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1732
0.011135846376419067 core_region_i/instr_mem/U23
0.011112110689282417 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[31]
0.009954235516488552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[1]
0.009954235516488552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[3]
0.01109306886792183 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U54
0.011447662487626076 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U59
0.011447662487626076 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U127
0.011447662487626076 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[3]
0.01130283810198307 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U90
0.01130283810198307 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U91
0.010803144425153732 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[0]
0.010803144425153732 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[1]
0.010259745642542839 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_done_reg_reg
0.00998436938971281 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U13
0.00998436938971281 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U89
0.010211322456598282 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg1_reg[2]
0.010211322456598282 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg1_reg[0]
0.010763571597635746 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg1_reg[1]
0.010763571597635746 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U10
0.010763571597635746 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U11
0.011328013613820076 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U40
0.011328013613820076 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U41
0.011591456830501556 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg1_reg[4]
0.011591456830501556 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U12
0.011341743171215057 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U18
0.011341743171215057 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg1_reg[3]
0.010785365477204323 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U136
0.010785365477204323 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U138
0.010785365477204323 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U141
0.010785365477204323 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U61
0.01023723091930151 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg[0]
0.01023723091930151 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U133
0.010012215003371239 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg[4]
0.010296603664755821 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg[5]
0.010860050097107887 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U8
0.011387981474399567 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U14
0.011387981474399567 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U20
0.011387981474399567 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U27
0.011387981474399567 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U45
0.01156620029360056 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U31
0.01156620029360056 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U32
0.01156620029360056 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U43
0.011239977553486824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_reg[1]
0.010661105625331402 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U11
0.010661105625331402 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U37
0.010661105625331402 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U38
0.010145213454961777 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_reg[4]
0.011166744865477085 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][5]
0.011166744865477085 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][1]
0.010575022548437119 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U238
0.010095354169607162 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U207
0.010037189349532127 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U206
0.010037189349532127 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U236
0.01044810377061367 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][2]
0.01044810377061367 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U212
0.011035499162971973 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U211
0.011490197852253914 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/FE_OFC195_net21734
0.011490197852253914 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][0]
0.011490197852253914 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U201
0.011045978404581547 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/FE_OFC197_net21745
0.011045978404581547 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][4]
0.011045978404581547 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][4]
0.010452833026647568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U232
0.010452833026647568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U233
0.010452833026647568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U235
0.010026812553405762 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][4]
0.010026812553405762 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U231
0.010064966976642609 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][4]
0.010536178946495056 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U76
0.010536178946495056 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U85
0.01113218255341053 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U81
0.01113218255341053 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U82
0.011536016128957272 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][31]
0.011536016128957272 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][31]
0.011459305882453918 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U53
0.010634610429406166 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[10]
0.010634610429406166 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[7]
0.011212395504117012 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U40
0.011547327041625977 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U58
0.011380292475223541 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U25
0.011380292475223541 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U37
0.010852927342057228 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U31
0.010852927342057228 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U53
0.010852927342057228 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U57
0.010852927342057228 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U449
0.01028064638376236 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U448
0.01028064638376236 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U451
0.009979570284485817 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[25]
0.010190382599830627 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[26]
0.010190382599830627 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U458
0.010190382599830627 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U461
0.010738363489508629 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U460
0.010738363489508629 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U462
0.010738363489508629 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U463
0.011306573636829853 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[27]
0.011306573636829853 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U465
0.011306573636829853 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U467
0.011577941477298737 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U469
0.011577941477298737 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U470
0.011333700269460678 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/FE_DBTC22_ID_int_3
0.011553546413779259 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U16
0.011232955381274223 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][3]
0.010655440390110016 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][3]
0.010655440390110016 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U11
0.010137195698916912 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][2]
0.009993237443268299 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][2]
0.010393522679805756 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U4
0.010393522679805756 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U6
0.01001628115773201 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/FE_RC_10_0
0.01001628115773201 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U40
0.01001628115773201 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U41
0.010128982365131378 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U47
0.010128982365131378 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.010631116107106209 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U46
0.010631116107106209 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/U3
0.011209562420845032 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.011209562420845032 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/U4
0.011548826470971107 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.01138732023537159 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/U5
0.010287774726748466 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U8
0.010186132043600082 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[0]
0.010186132043600082 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U22
0.011301824823021889 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00236
0.011301824823021889 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U25
0.011301824823021889 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U44
0.011301824823021889 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U62
0.011578570120036602 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U8
0.011578570120036602 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U10
0.011578570120036602 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U24
0.011578570120036602 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U61
0.011578570120036602 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U66
0.011339858174324036 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U32
0.011339858174324036 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U38
0.011339858174324036 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U67
0.011339858174324036 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U68
0.011339858174324036 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U69
0.01078495942056179 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U29
0.01078495942056179 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U31
0.01078495942056179 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U74
0.01023030560463667 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U72
0.01023030560463667 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U73
0.01023030560463667 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U80
0.01023030560463667 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U81
0.01023030560463667 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U88
0.009992318227887154 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.010266563855111599 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[6]/latch
0.010266563855111599 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][0]
0.00999170821160078 peripherals_i/apb_uart_i/UART_TXFF/Q_reg[1]
0.01093255914747715 peripherals_i/apb_uart_i/UART_TXFF/Q_reg[2]
0.01144089549779892 peripherals_i/apb_uart_i/UART_TXFF/U69
0.010031472891569138 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][6]
0.010031472891569138 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][4]
0.010435406118631363 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][5]
0.010435406118631363 peripherals_i/apb_uart_i/UART_TXFF/U228
0.011023290455341339 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][5]
0.011023290455341339 peripherals_i/apb_uart_i/UART_TXFF/U185
0.011023290455341339 peripherals_i/apb_uart_i/UART_TXFF/U443
0.011479625478386879 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][6]
0.011479625478386879 peripherals_i/apb_uart_i/UART_TXFF/U231
0.011499082669615746 peripherals_i/apb_uart_i/UART_TXFF/U125
0.01106252521276474 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][2]
0.01106252521276474 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][5]
0.010469479486346245 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][0]
0.010036158375442028 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][0]
0.010062046349048615 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][1]
0.005056590307503939 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U677
0.007299371063709259 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U275
0.007299371063709259 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U276
0.009007100015878677 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U273
0.009007100015878677 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U362
0.010251495987176895 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U227
0.010251495987176895 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U231
0.010251495987176895 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U232
0.011225230991840363 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U324
0.011225230991840363 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U325
0.011225230991840363 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1458
0.012119956314563751 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1457
0.013000193983316422 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U308
0.013000193983316422 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U340
0.01368155237287283 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U122
0.01368155237287283 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U215
0.013950763270258904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U367
0.013950763270258904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U399
0.013598401099443436 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U400
0.012652374804019928 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U415
0.012652374804019928 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U423
0.012652374804019928 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1716
0.011512339115142822 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U422
0.011512339115142822 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U513
0.01061038114130497 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1676
0.01036824844777584 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1670
0.01036824844777584 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1686
0.01083228550851345 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1687
0.01083228550851345 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2030
0.012142837047576904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1698
0.012142837047576904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2033
0.012094292789697647 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1705
0.012094292789697647 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1731
0.011421836912631989 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1699
0.012117506936192513 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[7]
0.012046496383845806 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U98
0.010395528748631477 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_reg[0]
0.010395528748631477 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_reg[0]
0.01114623062312603 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[2]
0.01114623062312603 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U55
0.011989076621830463 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[0]
0.012483883649110794 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[2]
0.01156015694141388 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg0_reg[3]
0.01156015694141388 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg0_reg[1]
0.010787717998027802 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U16
0.01072060689330101 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U13
0.011505741626024246 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U24
0.011505741626024246 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U27
0.012307198718190193 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U4
0.012307198718190193 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U30
0.012679439969360828 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U33
0.012679439969360828 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U36
0.012320704758167267 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg0_reg[0]
0.012320704758167267 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg1_reg[5]
0.011524991132318974 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U63
0.01074058748781681 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U134
0.01074058748781681 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U140
0.010415731929242611 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg[3]
0.010415731929242611 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg[2]
0.010815909132361412 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U7
0.010815909132361412 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U9
0.011614490300416946 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U26
0.012365143746137619 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U23
0.012365143746137619 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U25
0.012622066773474216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U12
0.012622066773474216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U24
0.011351300403475761 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U36
0.010626332834362984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_reg[3]
0.010435144416987896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U73
0.012630574405193329 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][5]
0.012075417675077915 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][1]
0.011229867115616798 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U237
0.010543563403189182 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][5]
0.01045658253133297 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][5]
0.011870209127664566 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][2]
0.012508684769272804 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][0]
0.012508684769272804 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U202
0.012522045522928238 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/CTS_ccl_a_buf_00098
0.012522045522928238 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][0]
0.011898376047611237 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/FE_OFC198_net21750
0.011064039543271065 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/FE_OFC200_net21760
0.011064039543271065 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/FE_OFC199_net21755
0.011064039543271065 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][4]
0.0104660764336586 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/FE_OFC202_net21770
0.0104660764336586 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][4]
0.010524616576731205 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U69
0.010524616576731205 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U79
0.01119499932974577 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U68
0.01119499932974577 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U74
0.012040040455758572 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U70
0.012040040455758572 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U73
0.012610232457518578 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U60
0.012610232457518578 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U72
0.012496668845415115 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U59
0.012496668845415115 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U71
0.012121891602873802 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[2]
0.012121891602873802 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U16
0.012599610723555088 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U84
0.01236768439412117 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U18
0.01236768439412117 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U45
0.011626133695244789 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U34
0.011626133695244789 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U39
0.010821091011166573 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U437
0.010399682447314262 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U28
0.010399682447314262 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[24]
0.010702199302613735 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U459
0.010702199302613735 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U466
0.012285392731428146 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U475
0.012666931375861168 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U474
0.012315139174461365 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U472
0.011585623025894165 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[3]
0.012341923080384731 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[2]
0.010420232079923153 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][10]
0.010928945615887642 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]
0.010928945615887642 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U69
0.011765716597437859 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U60
0.012480804696679115 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][13]
0.012480804696679115 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][13]
0.012628762051463127 core_region_i/instr_ram_mux_i/U37
0.010429741814732552 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/U6
0.010429741814732552 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/U7
0.010585554875433445 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U34
0.01083076186478138 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U107
0.01040182076394558 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][4]
0.01040182076394558 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U100
0.01069592498242855 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[1]
0.01069592498242855 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][3]
0.012278459966182709 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00237
0.012667636387050152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U60
0.012667636387050152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U64
0.012667636387050152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U65
0.012323707342147827 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U98
0.012323707342147827 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U103
0.012323707342147827 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U106
0.01153022050857544 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U84
0.01153022050857544 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U99
0.010394204407930374 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U97
0.010779861360788345 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][3]
0.011576066724956036 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][4]
0.010920202359557152 peripherals_i/apb_uart_i/CTS_ccl_a_buf_00093
0.010920202359557152 peripherals_i/apb_uart_i/UART_TXFF/Q_reg[4]
0.011755729094147682 peripherals_i/apb_uart_i/UART_TXFF/Q_reg[5]
0.012474875897169113 peripherals_i/apb_uart_i/UART_TXFF/Q_reg[0]
0.012631703168153763 peripherals_i/apb_uart_i/UART_TXFF/Q_reg[6]
0.012089994736015797 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][1]
0.012089994736015797 peripherals_i/apb_uart_i/UART_TXFF/U564
0.011246928945183754 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][0]
0.010552426800131798 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][0]
0.010552426800131798 peripherals_i/apb_uart_i/UART_TXFF/U357
0.010448426939547062 peripherals_i/apb_uart_i/UART_TXFF/U271
0.011018754914402962 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][4]
0.01250150240957737 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]
0.01250150240957737 peripherals_i/apb_uart_i/UART_TXFF/U402
0.01253349706530571 peripherals_i/apb_uart_i/UART_TXFF/U187
0.011086264625191689 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][5]
0.011086264625191689 peripherals_i/apb_uart_i/UART_TXFF/U552
0.00980397965759039 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U246
0.00980397965759039 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U250
0.00980397965759039 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U260
0.010859537869691849 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U240
0.010859537869691849 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U331
0.011745274998247623 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U343
0.011745274998247623 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1453
0.012777981348335743 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1459
0.012777981348335743 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1461
0.014046739786863327 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U254
0.014046739786863327 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U255
0.015194804407656193 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U396
0.01581370085477829 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U403
0.01581370085477829 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U500
0.01581370085477829 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2008
0.01550128124654293 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U391
0.01550128124654293 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U418
0.01550128124654293 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1710
0.014245901256799698 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1711
0.014245901256799698 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2031
0.012647582218050957 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U419
0.012647582218050957 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U453
0.012647582218050957 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1681
0.01135971024632454 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1679
0.01135971024632454 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1695
0.011020341888070107 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1694
0.011020341888070107 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1749
0.011020341888070107 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1750
0.011710976250469685 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2032
0.012812144123017788 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1756
0.012812144123017788 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2029
0.013659682124853134 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1753
0.013659682124853134 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1754
0.013615766540169716 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1737
0.013615766540169716 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2028
0.012665504589676857 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1701
0.011426564306020737 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1702
0.011426564306020737 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1744
0.01366758719086647 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U97
0.011462356895208359 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg[2]
0.010773299261927605 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg[1]
0.011082622222602367 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_reg[3]
0.01216370239853859 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/clk_gate_counter_trgt_reg/latch
0.013379527255892754 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/clk_gate_counter_reg/latch
0.013379527255892754 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U126
0.014089390635490417 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U125
0.013772163540124893 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U31
0.011595498770475388 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U25
0.011595498770475388 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U34
0.011022645980119705 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U19
0.011491667479276657 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U14
0.011491667479276657 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U15
0.012634625658392906 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U21
0.013801897875964642 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U11
0.013801897875964642 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U12
0.014343680813908577 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U18
0.013819832354784012 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U9
0.012658968567848206 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg1_reg[7]
0.011514699086546898 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U62
0.011040559969842434 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U139
0.011623706668615341 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg[7]
0.011623706668615341 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg[6]
0.013883762061595917 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U21
0.013883762061595917 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U22
0.014260674826800823 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U19
0.014260674826800823 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U33
0.013598436489701271 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_reg[2]
0.013598436489701271 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U34
0.012415396049618721 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_reg[0]
0.012415396049618721 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U29
0.011361625976860523 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U47
0.011361625976860523 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U51
0.011084374971687794 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U33
0.011084374971687794 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U49
0.011832491494715214 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U21
0.014080123044550419 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U29
0.012235390953719616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][5]
0.012235390953719616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][1]
0.011234906502068043 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][1]
0.011108050122857094 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][1]
0.011954223737120628 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][2]
0.011954223737120628 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][2]
0.013169004581868649 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][2]
0.014100935310125351 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][0]
0.014122910797595978 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/clk_gate_data_reg[7]/latch
0.014122910797595978 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/clk_gate_data_reg[6]/latch
0.013217268511652946 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/clk_gate_data_reg[5]/latch
0.013217268511652946 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/clk_gate_data_reg[4]/latch
0.012004501186311245 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/clk_gate_data_reg[3]/latch
0.012004501186311245 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/clk_gate_data_reg[2]/latch
0.011135203763842583 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/clk_gate_data_reg[1]/latch
0.011135203763842583 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/clk_gate_data_reg[0]/latch
0.01122080534696579 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/FE_OFC201_net21765
0.01122080534696579 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U62
0.01122080534696579 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U64
0.012196263298392296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U61
0.013425242155790329 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U65
0.013425242155790329 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U67
0.014085793867707253 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U51
0.014234057627618313 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U43
0.011650288477540016 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U430
0.011650288477540016 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U432
0.011650288477540016 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U438
0.012610234320163727 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[28]
0.013780325651168823 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[30]
0.014333689585328102 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[31]
0.014333689585328102 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U473
0.012753525748848915 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U45
0.013856559991836548 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U17
0.0142478346824646 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][3]
0.01359645463526249 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][3]
0.012415747158229351 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]
0.012415747158229351 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U14
0.011356553062796593 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]
0.01180755253881216 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][10]
0.013024624437093735 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][13]
0.011295821517705917 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/U5
0.011468535289168358 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[7]/latch
0.012596487998962402 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][3]
0.013770001009106636 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_Pop_Pointer_CS_reg/latch
0.013770001009106636 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][4]
0.013831332325935364 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00339
0.013831332325935364 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/U3
0.013831332325935364 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][4]
0.013831332325935364 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U85
0.012673772871494293 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U96
0.012673772871494293 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U105
0.011517236940562725 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][4]
0.011517236940562725 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U83
0.011017153039574623 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.011017153039574623 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U104
0.012739458121359348 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][3]
0.011064119637012482 peripherals_i/apb_uart_i/iTSR_reg[3]
0.011064119637012482 peripherals_i/apb_uart_i/iTSR_reg[1]
0.01301012746989727 peripherals_i/apb_uart_i/iTSR_reg[4]
0.01301012746989727 peripherals_i/apb_uart_i/iTSR_reg[2]
0.014055324718356133 peripherals_i/apb_uart_i/UART_TXFF/Q_reg[7]
0.014281395822763443 peripherals_i/apb_uart_i/UART_TXFF/U79
0.013490291312336922 peripherals_i/apb_uart_i/UART_TXFF/FE_OFC108_n1
0.013490291312336922 peripherals_i/apb_uart_i/UART_TXFF/U480
0.012260669842362404 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][7]
0.011247990652918816 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][7]
0.011247990652918816 peripherals_i/apb_uart_i/UART_TXFF/U400
0.011096085421741009 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][3]
0.011096085421741009 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][2]
0.011927107349038124 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]
0.01314215362071991 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][2]
0.01314215362071991 peripherals_i/apb_uart_i/UART_TXFF/U314
0.014089501462876797 peripherals_i/apb_uart_i/UART_TXFF/U316
0.014138403348624706 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][7]
0.014138403348624706 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][3]
0.013248237781226635 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][3]
0.012035469524562359 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][7]
0.011150971986353397 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][4]
0.011150971986353397 peripherals_i/apb_uart_i/UART_TXFF/U230
0.011211133562028408 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][4]
0.004625373985618353 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U680
0.006855435203760862 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U298
0.010454552248120308 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U225
0.010454552248120308 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U245
0.01135612465441227 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U332
0.01217031478881836 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U335
0.01217031478881836 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2109
0.013316166587173939 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U316
0.013316166587173939 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U326
0.014902857132256031 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U238
0.014902857132256031 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1462
0.016432862728834152 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U402
0.01733826845884323 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U474
0.017059512436389923 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U497
0.015552608296275139 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U390
0.015552608296275139 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U394
0.015552608296275139 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U420
0.015552608296275139 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U443
0.01358112320303917 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U398
0.01358112320303917 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1671
0.011561134830117226 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1672
0.012437412515282631 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U471
0.012437412515282631 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1682
0.012437412515282631 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1683
0.013830810785293579 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U395
0.013830810785293579 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U406
0.013830810785293579 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2019
0.014907646924257278 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1697
0.01486724242568016 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1755
0.01486724242568016 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2027
0.013689490035176277 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2018
0.013689490035176277 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2020
0.013886267319321632 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[6]
0.01493263989686966 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U95
0.014765242114663124 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U65
0.014765242114663124 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U90
0.014765242114663124 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U96
0.013570157811045647 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U64
0.01213680487126112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U63
0.011265231296420097 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg[0]
0.011646642349660397 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg[4]
0.011646642349660397 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg[3]
0.012996464967727661 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/FE_OFC192_net21843
0.014515403658151627 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U102
0.015399529598653316 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U103
0.015399529598653316 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg2_reg[2]
0.014995001256465912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg0_reg[2]
0.014995001256465912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U28
0.013677088543772697 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg0_reg[5]
0.012252727523446083 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U37
0.011530334129929543 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg0_reg[4]
0.011530334129929543 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U22
0.012117056176066399 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg0_reg[7]
0.012117056176066399 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg0_reg[6]
0.013550791889429092 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/clk_gate_reg2_reg/latch
0.013550791889429092 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U7
0.0150157380849123 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U5
0.015695864334702492 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/clk_gate_reg0_reg/latch
0.015695864334702492 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U6
0.015038399957120419 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/clk_gate_reg1_reg/latch
0.015038399957120419 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U10
0.013581434264779091 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/clk_gate_reg3_reg/latch
0.013581434264779091 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg1_reg[6]
0.012145566754043102 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/clk_inv_i/U1
0.012145566754043102 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/clk_mux_i/U2
0.011551301926374435 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][5]
0.013748113065958023 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][25]
0.015124892815947533 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][31]
0.015599316917359829 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][30]
0.014768821187317371 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][30]
0.014768821187317371 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][21]
0.013284051790833473 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][21]
0.013284051790833473 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]
0.011961040087044239 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U27
0.01161226537078619 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][32]
0.012550204992294312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][28]
0.012550204992294312 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U17
0.01407611183822155 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]
0.01407611183822155 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U69
0.01536925695836544 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][13]
0.015617679804563522 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][24]
0.012704748660326004 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U18
0.014231130480766296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/latched_full_s_reg
0.015430859290063381 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U34
0.015430859290063381 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U41
0.014294564723968506 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U38
0.014294564723968506 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U40
0.012772221118211746 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U31
0.012772221118211746 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U36
0.012772221118211746 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U37
0.01168043352663517 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U39
0.011786659248173237 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U42
0.011786659248173237 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U43
0.013009436428546906 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U44
0.013009436428546906 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U45
0.013009436428546906 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U66
0.014550380408763885 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U53
0.014550380408763885 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U56
0.01558859832584858 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U49
0.01558859832584858 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U57
0.015377385541796684 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U52
0.015377385541796684 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/read_tr/clk_gate_state_reg/CTS_cdb_buf_00354
0.014096882194280624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U15
0.011580699123442173 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U34
0.01319168321788311 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[15]
0.014693137258291245 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[9]
0.015569714829325676 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[3]
0.015149161219596863 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[8]
0.015149161219596863 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[21]
0.013796582818031311 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[23]
0.013796582818031311 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U433
0.012326906435191631 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U431
0.011556874960660934 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[22]
0.011556874960660934 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U423
0.011556874960660934 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U424
0.01210810523480177 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/sel_reg_reg[0]
0.01210810523480177 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U14
0.013527661561965942 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/sel_reg_reg[1]
0.014994701370596886 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U165
0.015688059851527214 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_OFC178_net21996
0.013584215193986893 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U29
0.011526467278599739 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U28
0.012246702797710896 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U85
0.012246702797710896 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U86
0.013708836399018764 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U82
0.013708836399018764 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U94
0.015094680711627007 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U47
0.015586817637085915 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U39
0.01328776404261589 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][9]
0.011957751587033272 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][11]
0.011957751587033272 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]
0.011593569070100784 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][10]
0.011593569070100784 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U75
0.01252116821706295 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][11]
0.015350032597780228 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][14]
0.015350032597780228 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][14]
0.015616574324667454 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][15]
0.015616574324667454 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]
0.014612041413784027 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]
0.012580156326293945 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/FIFO_REGISTERS_reg[0][5]
0.01317800022661686 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U7
0.014681776985526085 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/Push_Pointer_CS_reg[0]
0.015570221468806267 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U14
0.012343831360340118 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U93
0.011560248211026192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][0]
0.012096213176846504 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][2]
0.012096213176846504 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][1]
0.013510283082723618 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][2]
0.014981607906520367 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][1]
0.01568889245390892 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[5]/latch
0.01568889245390892 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][0]
0.01568889245390892 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U77
0.01568889245390892 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U91
0.015056829899549484 FE_OFC92_n1
0.015056829899549484 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/clk_en_reg
0.015056829899549484 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][3]
0.013604015111923218 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[4]/latch
0.013604015111923218 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][3]
0.013604015111923218 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U92
0.012153025716543198 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.012153025716543198 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U78
0.011526424437761307 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][4]
0.011526424437761307 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U76
0.012232964858412743 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.012232964858412743 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][1]
0.01508253999054432 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][1]
0.01508253999054432 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][0]
0.012505261227488518 peripherals_i/apb_uart_i/iTSR_reg[6]
0.012505261227488518 peripherals_i/apb_uart_i/iTSR_reg[0]
0.014028914272785187 peripherals_i/apb_uart_i/iTSR_reg[7]
0.015339277684688568 peripherals_i/apb_uart_i/iTSR_reg[5]
0.015622023493051529 peripherals_i/apb_uart_i/UART_TXFF/U44
0.015622023493051529 peripherals_i/apb_uart_i/UART_TXFF/U562
0.014628743752837181 peripherals_i/apb_uart_i/UART_TXFF/U515
0.013085669837892056 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][0]
0.013085669837892056 peripherals_i/apb_uart_i/UART_TXFF/U531
0.011815398931503296 peripherals_i/apb_uart_i/UART_TXFF/U498
0.011625935323536396 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][4]
0.012670448049902916 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][4]
0.012670448049902916 peripherals_i/apb_uart_i/UART_TXFF/U119
0.014197003096342087 peripherals_i/apb_uart_i/UART_TXFF/U249
0.014197003096342087 peripherals_i/apb_uart_i/UART_TXFF/U252
0.014197003096342087 peripherals_i/apb_uart_i/UART_TXFF/U528
0.015387370251119137 peripherals_i/apb_uart_i/UART_TXFF/U337
0.0154496431350708 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][3]
0.0154496431350708 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][3]
0.01433271449059248 peripherals_i/apb_uart_i/UART_TXFF/U494
0.01433271449059248 peripherals_i/apb_uart_i/UART_TXFF/U556
0.012810330837965012 peripherals_i/apb_uart_i/UART_TXFF/U518
0.011699431575834751 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][4]
0.011699431575834751 peripherals_i/apb_uart_i/UART_TXFF/U251
0.003573354333639145 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U295
0.003573354333639145 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U683
0.006956984754651785 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U299
0.006956984754651785 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U684
0.00914307776838541 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U686
0.00914307776838541 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U687
0.010537560097873211 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U263
0.010537560097873211 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U292
0.010537560097873211 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U366
0.01142079196870327 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U304
0.01142079196870327 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U364
0.01142079196870327 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U666
0.012227203696966171 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U228
0.012227203696966171 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U314
0.012227203696966171 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U341
0.01338865701109171 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2110
0.01338865701109171 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2111
0.015016769990324974 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2112
0.016596149653196335 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U688
0.016596149653196335 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1759
0.017538662999868393 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U499
0.017538662999868393 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2010
0.017264775931835175 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U510
0.017264775931835175 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1669
0.015726363286376 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U392
0.015726363286376 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U429
0.015726363286376 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2022
0.013707653619349003 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U454
0.013707653619349003 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2037
0.012065501883625984 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1721
0.012065501883625984 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2014
0.011636843904852867 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U470
0.011636843904852867 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U498
0.011636843904852867 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U512
0.011636843904852867 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1665
0.012535631656646729 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U451
0.012535631656646729 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U452
0.012535631656646729 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1708
0.01396523229777813 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U407
0.01396523229777813 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U507
0.015070950612425804 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U450
0.015070950612425804 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1709
0.015031917952001095 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U520
0.015031917952001095 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1715
0.015031917952001095 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2015
0.013827194459736347 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1688
0.013827194459736347 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1745
0.013827194459736347 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2021
0.012248138897120953 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1703
0.012248138897120953 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1704
0.014028565026819706 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[5]
0.015099111944437027 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[4]
0.015099111944437027 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U91
0.01492614671587944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U87
0.013700390234589577 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U62
0.012230588123202324 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U70
0.012230588123202324 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U71
0.011336380615830421 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U68
0.011336380615830421 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U69
0.014662284404039383 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
0.015566508285701275 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U82
0.015566508285701275 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U83
0.015150271356105804 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U48
0.015150271356105804 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U84
0.01379824336618185 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg2_reg[3]
0.01379824336618185 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg2_reg[1]
0.01233743131160736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg2_reg[5]
0.01233743131160736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg2_reg[4]
0.011596357449889183 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg2_reg[0]
0.012197265401482582 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg2_reg[7]
0.012197265401482582 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg2_reg[6]
0.01366649754345417 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg3_reg[1]
0.01366649754345417 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg3_reg[0]
0.015167878940701485 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg3_reg[7]
0.015167878940701485 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg3_reg[2]
0.015865003690123558 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg3_reg[4]
0.015865003690123558 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg3_reg[3]
0.015191301703453064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg3_reg[5]
0.013698341324925423 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg3_reg[6]
0.012227258644998074 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/clk_mux_i/U1
0.01237201876938343 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]
0.01237201876938343 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U96
0.013873282819986343 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][31]
0.013873282819986343 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][25]
0.015285552479326725 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U75
0.015772491693496704 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U81
0.014921322464942932 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U108
0.013399018906056881 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U54
0.012042112648487091 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][9]
0.011683488264679909 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][32]
0.012643571943044662 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][28]
0.014206364750862122 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][8]
0.014206364750862122 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U135
0.015530843287706375 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][13]
0.01578497514128685 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]
0.014742727391421795 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][24]
0.014742727391421795 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U138
0.013157653622329235 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][12]
0.013157653622329235 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][12]
0.011872457340359688 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][19]
0.011711913160979748 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][19]
0.011711913160979748 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U117
0.012803612276911736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/U1
0.012803612276911736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/U10
0.014369489625096321 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/full_synch/d_out_reg[0]
0.014369489625096321 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U3
0.015570951625704765 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/full_synch/d_middle_reg[0]
0.015600750222802162 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U28
0.015600750222802162 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U29
0.014435967430472374 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U32
0.014435967430472374 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U33
0.01287497766315937 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U6
0.01287497766315937 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U30
0.011754889041185379 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U22
0.011754889041185379 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U35
0.011862445622682571 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U15
0.011862445622682571 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U16
0.011862445622682571 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U17
0.01311432383954525 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U55
0.01311432383954525 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U11
0.014692433178424835 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U48
0.014692433178424835 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U54
0.014692433178424835 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U2
0.015755608677864075 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U46
0.015755608677864075 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U47
0.015755608677864075 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U5
0.01553871389478445 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U4
0.014226414263248444 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/read_tr/state_reg[1]
0.012649012729525566 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/read_tr/state_reg[2]
0.012649012729525566 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/read_tr/state_reg[3]
0.011649146676063538 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/read_tr/state_reg[4]
0.014843424782156944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[11]
0.014843424782156944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[5]
0.015742793679237366 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[1]
0.015312029048800468 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[12]
0.015312029048800468 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[0]
0.013925367034971714 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[6]
0.012418199330568314 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U413
0.012418199330568314 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U416
0.011627782136201859 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U415
0.012191379442811012 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[21]
0.013644951395690441 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U13
0.013644951395690441 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U46
0.01514738891273737 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U20
0.01585724763572216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U10
0.015194470062851906 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/CS_reg[1]
0.013701014220714569 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/CS_reg[0]
0.012219849042594433 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U87
0.012219849042594433 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U93
0.011593887582421303 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U92
0.01233353279531002 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U91
0.013833615928888321 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U44
0.013833615928888321 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U50
0.015255270525813103 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U46
0.015255270525813103 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U49
0.014923039823770523 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]
0.013403570279479027 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][8]
0.013403570279479027 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][7]
0.013403570279479027 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U63
0.01203942857682705 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.011664904654026031 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.011664904654026031 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]
0.012614240869879723 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.012614240869879723 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][12]
0.014176872558891773 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U66
0.015511240810155869 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][13]
0.015783818438649178 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U78
0.014754191040992737 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][16]
0.01187875121831894 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U50
0.01170259341597557 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][16]
0.01170259341597557 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]
0.012785290367901325 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U77
0.01435212790966034 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][15]
0.01435212790966034 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][15]
0.015564216300845146 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U49
0.015611776150763035 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]
0.015611776150763035 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U76
0.014457115903496742 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][16]
0.014457115903496742 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]
0.012896215543150902 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][15]
0.015557557344436646 FE_OFC91_n1
0.015557557344436646 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/CTS_cdb_buf_00341
0.015557557344436646 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/CTS_cdb_buf_00342
0.014252637512981892 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.014252637512981892 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/FIFO_REGISTERS_reg[1][5]
0.012672350741922855 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.012672350741922855 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/FIFO_REGISTERS_reg[0][6]
0.01165972463786602 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/FIFO_REGISTERS_reg[1][6]
0.01328902319073677 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U4
0.01328902319073677 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U6
0.01328902319073677 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U11
0.01328902319073677 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U23
0.01483166217803955 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U3
0.01483166217803955 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U8
0.01483166217803955 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U25
0.015743209049105644 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/CS_reg[1]
0.0153278149664402 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U12
0.0153278149664402 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U13
0.012179149314761162 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U86
0.013627107255160809 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U79
0.015133939683437347 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][1]
0.015858076512813568 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][2]
0.015858076512813568 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][0]
0.015210016630589962 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U89
0.01372127328068018 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][1]
0.01372127328068018 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U82
0.012234866619110107 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][2]
0.011593801900744438 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][0]
0.011593801900744438 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][0]
0.011593801900744438 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U90
0.012319408357143402 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][2]
0.013815371319651604 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][2]
0.011660853400826454 peripherals_i/apb_uart_i/UART_TX/U61
0.011660853400826454 peripherals_i/apb_uart_i/UART_TX/U62
0.01415825355798006 peripherals_i/apb_uart_i/iTXFIFORead_reg
0.015500219538807869 peripherals_i/apb_uart_i/UART_TXFF/U43
0.015500219538807869 peripherals_i/apb_uart_i/UART_TXFF/U485
0.015789400786161423 peripherals_i/apb_uart_i/UART_TXFF/iEMPTY_reg
0.014771299436688423 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][0]
0.014771299436688423 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][1]
0.013190208002924919 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][7]
0.011889164336025715 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][3]
0.01169625110924244 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][3]
0.012768303975462914 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][2]
0.014334369450807571 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][6]
0.015555541962385178 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][6]
0.015555541962385178 peripherals_i/apb_uart_i/UART_TXFF/U338
0.015619896352291107 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][2]
0.014474976807832718 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][2]
0.014474976807832718 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][7]
0.012913953512907028 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][4]
0.012913953512907028 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][5]
0.011774281039834023 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][0]
0.011849058791995049 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][1]
0.004317283630371094 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U679
0.0030711540021002293 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U294
0.0030711540021002293 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U656
0.004091388080269098 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U300
0.004091388080269098 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U682
0.004091388080269098 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U685
0.006262600421905518 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U219
0.006262600421905518 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1464
0.00847049243748188 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U305
0.00847049243748188 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U655
0.00847049243748188 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2105
0.009981220588088036 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U380
0.009981220588088036 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U690
0.009981220588088036 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U691
0.009981220588088036 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2099
0.010998768731951714 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U370
0.010998768731951714 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U378
0.010998768731951714 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U664
0.010998768731951714 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U665
0.011869069188833237 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U333
0.011869069188833237 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U371
0.011869069188833237 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U382
0.012936046347022057 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U307
0.012936046347022057 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U344
0.012936046347022057 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U696
0.014293881133198738 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U328
0.014293881133198738 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U386
0.01554777193814516 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U385
0.01554777193814516 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2009
0.016246188431978226 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U476
0.016246188431978226 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U478
0.016246188431978226 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U481
0.016246188431978226 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2011
0.01594446785748005 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U475
0.01594446785748005 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1761
0.014622137881815434 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1722
0.014622137881815434 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1760
0.014622137881815434 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2007
0.012923141941428185 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U421
0.012923141941428185 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U424
0.012923141941428185 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1667
0.011549396440386772 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U414
0.011549396440386772 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U437
0.011549396440386772 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U444
0.011549396440386772 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2038
0.011186405085027218 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U459
0.011186405085027218 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U495
0.011186405085027218 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U514
0.011186405085027218 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1692
0.011923912912607193 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U496
0.011923912912607193 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U515
0.011923912912607193 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1738
0.013101314194500446 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U417
0.013101314194500446 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U506
0.013101314194500446 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1739
0.013101314194500446 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1751
0.014010163024067879 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1740
0.014010163024067879 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1741
0.013970072381198406 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U508
0.013970072381198406 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U521
0.013970072381198406 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1718
0.012964224442839622 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U448
0.011649634689092636 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U516
0.014027779921889305 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U66
0.013891607522964478 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U88
0.012882052920758724 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U82
0.011669214814901352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U76
0.011669214814901352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U77
0.011669214814901352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U78
0.011669214814901352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U79
0.011669214814901352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U80
0.010932227596640587 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U72
0.01444590650498867 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U87
0.01444590650498867 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U89
0.01444590650498867 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U93
0.014103330671787262 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U85
0.014103330671787262 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U88
0.01298561878502369 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U49
0.01298561878502369 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U50
0.01298561878502369 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U77
0.01298561878502369 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U81
0.011165360920131207 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U52
0.011165360920131207 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U53
0.011165360920131207 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U72
0.012881722301244736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U60
0.012881722301244736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U61
0.012881722301244736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U101
0.014125584624707699 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U62
0.014125584624707699 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U63
0.014125584624707699 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U71
0.01470308005809784 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U64
0.01470308005809784 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U65
0.01470308005809784 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U66
0.014145059511065483 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U69
0.014145059511065483 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U70
0.012908553704619408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U116
0.011187583208084106 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U66
0.013926862739026546 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U67
0.012664664536714554 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U19
0.011539099738001823 FE_OFC44_n1
0.011539099738001823 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U72
0.011240413412451744 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U87
0.012034262530505657 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U57
0.014633690938353539 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U99
0.012167786248028278 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U77
0.014463186264038086 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/clk_gate_state_reg/latch
0.01448820810765028 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U27
0.013522680848836899 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U15
0.013522680848836899 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U16
0.013522680848836899 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U19
0.013522680848836899 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U24
0.013522680848836899 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U26
0.012228293344378471 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U20
0.012228293344378471 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U21
0.011298846453428268 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U7
0.011298846453428268 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U8
0.011298846453428268 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U23
0.011298846453428268 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U25
0.011298846453428268 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U6
0.011386401951313019 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U8
0.011386401951313019 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U14
0.012422120198607445 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U7
0.012422120198607445 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U12
0.014608333818614483 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U3
0.014608333818614483 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U7
0.014428280293941498 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/read_tr/state_reg[0]
0.014428280293941498 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U6
0.011207889765501022 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U39
0.011467689648270607 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U57
0.014605779200792313 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U72
0.011849803850054741 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U61
0.011849803850054741 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U399
0.011193497106432915 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U398
0.011193497106432915 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U414
0.011658946052193642 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U397
0.01286186184734106 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U60
0.014105524867773056 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U19
0.011680375784635544 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U31
0.011680375784635544 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U33
0.011163098737597466 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U30
0.011163098737597466 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U88
0.011777614243328571 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U43
0.011777614243328571 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U84
0.013022210448980331 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U89
0.014201512560248375 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/cg_cell/U2
0.014201512560248375 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U41
0.014201512560248375 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U48
0.01392686739563942 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U72
0.012667115777730942 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U54
0.01200886070728302 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/CTS_cdb_buf_00363
0.01200886070728302 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U70
0.013302218168973923 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.013302218168973923 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U57
0.013302218168973923 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U61
0.013779028318822384 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U51
0.01205499842762947 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/cg_cell/U3
0.01205499842762947 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U26
0.01121719554066658 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U28
0.011462753638625145 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U12
0.011462753638625145 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U15
0.01257045567035675 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U19
0.013850131072103977 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U22
0.013850131072103977 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U24
0.012923522852361202 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U75
0.013940006494522095 peripherals_i/apb_uart_i/UART_TX/U11
0.012682771310210228 peripherals_i/apb_uart_i/UART_TX/U20
0.011545617133378983 peripherals_i/apb_uart_i/UART_TX/U69
0.011545617133378983 peripherals_i/apb_uart_i/UART_TX/U70
0.011220432817935944 peripherals_i/apb_uart_i/UART_TX/U52
0.011995341628789902 peripherals_i/apb_uart_i/UART_TX/U60
0.011995341628789902 peripherals_i/apb_uart_i/UART_TX/U63
0.014397632330656052 peripherals_i/apb_uart_i/UART_TXFF/U483
0.01463669165968895 peripherals_i/apb_uart_i/UART_TXFF/U481
0.01463669165968895 peripherals_i/apb_uart_i/UART_TXFF/U484
0.012483758851885796 peripherals_i/apb_uart_i/UART_TXFF/U335
0.01140683889389038 peripherals_i/apb_uart_i/UART_TXFF/U292
0.01140683889389038 peripherals_i/apb_uart_i/UART_TXFF/U421
0.01213843934237957 peripherals_i/apb_uart_i/UART_TXFF/U162
0.01213843934237957 peripherals_i/apb_uart_i/UART_TXFF/U206
0.013437635265290737 peripherals_i/apb_uart_i/UART_TXFF/U165
0.014450646005570889 peripherals_i/apb_uart_i/UART_TXFF/U164
0.01450442522764206 peripherals_i/apb_uart_i/UART_TXFF/U423
0.003799197031185031 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U257
0.003799197031185031 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1468
0.0023504914715886116 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U258
0.0023504914715886116 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1469
0.003194016870111227 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U375
0.003194016870111227 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U692
0.003194016870111227 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1450
0.005266404710710049 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U374
0.005266404710710049 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1445
0.005266404710710049 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1465
0.005266404710710049 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2104
0.007505243644118309 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U354
0.007505243644118309 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U657
0.007505243644118309 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U659
0.009182020090520382 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U264
0.009182020090520382 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U379
0.009182020090520382 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2098
0.010391302406787872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U381
0.010391302406787872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U693
0.011352229863405228 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U241
0.011352229863405228 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U360
0.011352229863405228 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U658
0.011352229863405228 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1470
0.011352229863405228 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2090
0.012282753363251686 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1466
0.012282753363251686 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1471
0.013252170756459236 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U662
0.013252170756459236 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1472
0.013252170756459236 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1473
0.014038754627108574 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U384
0.014038754627108574 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U485
0.014387000352144241 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U480
0.014387000352144241 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U484
0.014045791700482368 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U489
0.014045791700482368 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1723
0.013034327886998653 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1668
0.013034327886998653 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1763
0.011795230209827423 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U413
0.011795230209827423 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U483
0.011795230209827423 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1678
0.011795230209827423 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1762
0.010808057151734829 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U411
0.010540984570980072 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U433
0.010540984570980072 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1706
0.010540984570980072 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2036
0.011048778891563416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U438
0.011048778891563416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1707
0.011865520849823952 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U502
0.011865520849823952 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1764
0.012492098845541477 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1730
0.012492098845541477 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1742
0.012449209578335285 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2016
0.012449209578335285 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2025
0.012449209578335285 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2026
0.011726104654371738 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U522
0.011726104654371738 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1719
0.011726104654371738 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1720
0.010787833482027054 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1714
0.012399915605783463 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[3]
0.01170075312256813 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[2]
0.01170075312256813 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U83
0.010856853798031807 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U60
0.010856853798031807 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U61
0.010345976799726486 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[1]
0.010345976799726486 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U67
0.010580934584140778 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[0]
0.012835772708058357 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U91
0.012835772708058357 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U92
0.012598760426044464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U94
0.012598760426044464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U95
0.011816490441560745 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U51
0.011816490441560745 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U90
0.011816490441560745 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U96
0.010970158502459526 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U79
0.010970158502459526 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U97
0.010541836731135845 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U54
0.010541836731135845 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U76
0.010541836731135845 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U98
0.010893590748310089 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U55
0.010893590748310089 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U74
0.010893590748310089 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U100
0.01174994371831417 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U56
0.01174994371831417 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U57
0.01174994371831417 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U58
0.01174994371831417 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U59
0.01174994371831417 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U99
0.01174994371831417 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U108
0.01262451522052288 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U109
0.01262451522052288 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U110
0.013030795380473137 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U67
0.013030795380473137 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U107
0.012639319524168968 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U112
0.012639319524168968 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U113
0.011771399527788162 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U114
0.011771399527788162 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U115
0.011771399527788162 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U120
0.010916883125901222 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[15]
0.010916883125901222 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U25
0.010916883125901222 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U119
0.010565558448433876 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][3]
0.011007372289896011 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][5]
0.011007372289896011 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U67
0.011884774081408978 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][25]
0.011884774081408978 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][5]
0.012709308415651321 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][31]
0.012709308415651321 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][25]
0.012993103824555874 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][30]
0.012993103824555874 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][31]
0.012495376169681549 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][21]
0.012495376169681549 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][30]
0.0116052171215415 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][21]
0.0116052171215415 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][9]
0.01081063225865364 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][9]
0.010597500950098038 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][32]
0.010597500950098038 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][32]
0.01115303672850132 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][28]
0.01115303672850132 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][28]
0.01206042431294918 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][8]
0.0128299780189991 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][10]
0.0128299780189991 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][13]
0.012977249920368195 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][13]
0.012370659969747066 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][24]
0.012370659969747066 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][24]
0.011449025012552738 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][12]
0.011449025012552738 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U118
0.011449025012552738 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U139
0.010703077539801598 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][19]
0.010703077539801598 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][12]
0.010613096877932549 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][19]
0.01125294715166092 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FE_OFC43_n1
0.012887819670140743 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U12
0.012207036837935448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U11
0.012207036837935448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U17
0.011294052004814148 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U9
0.011294052004814148 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U10
0.011294052004814148 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U13
0.011294052004814148 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/U7
0.010637342929840088 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/U2
0.010637342929840088 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/U3
0.010637342929840088 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/U5
0.01069602556526661 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U4
0.01069602556526661 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U5
0.01069602556526661 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U13
0.01069602556526661 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/U9
0.011422039940953255 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U9
0.011422039940953255 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U10
0.011422039940953255 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U15
0.01233900897204876 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U12
0.01233900897204876 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U18
0.01233900897204876 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U22
0.012957108207046986 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U8
0.012957108207046986 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U21
0.01283078920096159 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U9
0.012067615985870361 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/read_tr/state_reg[6]
0.012067615985870361 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/read_tr/state_reg[7]
0.01115113403648138 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/read_tr/state_reg[5]
0.01115113403648138 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U36
0.010572077706456184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U23
0.010757781565189362 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U7
0.010757781565189362 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U45
0.011544173583388329 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U6
0.011544173583388329 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CTS_cdb_buf_00228
0.012445032596588135 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U41
0.012970900163054466 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U64
0.012970900163054466 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U74
0.012970900163054466 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U76
0.012970900163054466 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U11
0.01271951012313366 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U68
0.01271951012313366 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U78
0.01190923247486353 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[14]
0.01190923247486353 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[4]
0.010563056915998459 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[18]
0.010563056915998459 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U396
0.010563056915998459 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U408
0.010887733660638332 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/FE_OFC182_net22045
0.010887733660638332 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[19]
0.011731602251529694 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[17]
0.012604877352714539 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[13]
0.012604877352714539 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U373
0.012604877352714539 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U402
0.012604877352714539 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U403
0.013017576187849045 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[12]
0.013017576187849045 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U400
0.013017576187849045 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U404
0.012631931342184544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[20]
0.012631931342184544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[11]
0.011763576418161392 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]
0.010903430171310902 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U35
0.010542385280132294 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U37
0.010977482423186302 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U7
0.010977482423186302 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U90
0.011855395510792732 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/Push_Pointer_CS_reg[0]
0.011855395510792732 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U9
0.011855395510792732 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U12
0.011855395510792732 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U36
0.012686559930443764 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/Push_Pointer_CS_reg[1]
0.012686559930443764 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U40
0.012981872074306011 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][8]
0.012492691166698933 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][8]
0.012492691166698933 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][7]
0.011604422703385353 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]
0.010805751197040081 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][9]
0.010805751197040081 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][9]
0.010583538562059402 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][12]
0.010583538562059402 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][11]
0.011133145540952682 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/cg_cell/U3
0.011133145540952682 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][12]
0.012816620990633965 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][14]
0.012975024059414864 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][16]
0.012975024059414864 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][15]
0.012376083992421627 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]
0.010705988854169846 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U56
0.010607201606035233 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][12]
0.010607201606035233 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][12]
0.011242147535085678 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][13]
0.011242147535085678 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U59
0.01215866394340992 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][13]
0.01215866394340992 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U58
0.012867171317338943 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][13]
0.012895079329609871 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][13]
0.012895079329609871 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U55
0.01222037523984909 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][12]
0.01130756363272667 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/FE_RC_1_0
0.01130756363272667 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/FE_RC_0_0
0.010645341128110886 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U30
0.012334897182881832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U20
0.012334897182881832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U27
0.012334897182881832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U28
0.01208442635834217 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.01208442635834217 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/FE_RC_5_0
0.011166178621351719 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/cg_cell/clk_en_reg
0.011166178621351719 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/U3
0.011166178621351719 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/U4
0.010579562745988369 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/Pop_Pointer_CS_reg[0]
0.010579562745988369 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.010579562745988369 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/U5
0.010755143128335476 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U20
0.010755143128335476 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U21
0.011536922305822372 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U10
0.012438995763659477 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U14
0.012438995763659477 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U17
0.012971783056855202 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U16
0.011037822812795639 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U8
0.010565155185759068 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U9
0.010880700312554836 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U21
0.012597196735441685 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[0]
0.013018243946135044 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[2]
0.012641175650060177 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[1]
0.012501955032348633 peripherals_i/apb_uart_i/UART_TX/CState_reg[0]
0.011615448631346226 peripherals_i/apb_uart_i/UART_TX/U15
0.011615448631346226 peripherals_i/apb_uart_i/UART_TX/U19
0.011615448631346226 peripherals_i/apb_uart_i/UART_TX/U22
0.010812800377607346 peripherals_i/apb_uart_i/UART_TX/U18
0.010812800377607346 peripherals_i/apb_uart_i/UART_TX/U21
0.010581168346107006 peripherals_i/apb_uart_i/UART_TX/U51
0.011123636737465858 peripherals_i/apb_uart_i/UART_TX/U59
0.012030009180307388 peripherals_i/apb_uart_i/UART_TX/U64
0.012810196727514267 peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[0]
0.012978268787264824 peripherals_i/apb_uart_i/UART_TXFF/U39
0.012978268787264824 peripherals_i/apb_uart_i/UART_TXFF/U504
0.012386035174131393 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][1]
0.012386035174131393 peripherals_i/apb_uart_i/UART_TXFF/DP_OP_21J5_122_2544/U6
0.011466960422694683 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][7]
0.010712020099163055 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][2]
0.010603470727801323 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][6]
0.010603470727801323 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][5]
0.011232231743633747 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][5]
0.011232231743633747 peripherals_i/apb_uart_i/UART_TXFF/U295
0.012148326262831688 peripherals_i/apb_uart_i/UART_TXFF/U209
0.012148326262831688 peripherals_i/apb_uart_i/UART_TXFF/U464
0.012148326262831688 peripherals_i/apb_uart_i/UART_TXFF/U467
0.012862158939242363 peripherals_i/apb_uart_i/UART_TXFF/U466
0.012899883091449738 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][6]
0.012230867519974709 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][7]
0.012230867519974709 peripherals_i/apb_uart_i/UART_TXFF/U208
0.011317986994981766 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][5]
0.011317986994981766 peripherals_i/apb_uart_i/UART_TXFF/U294
0.010649953037500381 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][1]
0.010649953037500381 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][0]
0.010689626447856426 peripherals_i/apb_uart_i/UART_TXFF/U380
0.0017977252136915922 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U358
0.0017977252136915922 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2106
0.002506312681362033 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U681
0.002506312681362033 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U689
0.002506312681362033 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2107
0.004503348376601934 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U282
0.004503348376601934 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2113
0.006765841506421566 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2108
0.006765841506421566 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2116
0.008569225668907166 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U359
0.008569225668907166 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2117
0.009924555197358131 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U355
0.009924555197358131 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2114
0.01095422450453043 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U660
0.01095422450453043 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U669
0.011780055239796638 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U661
0.011780055239796638 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1448
0.012452498078346252 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1463
0.012452498078346252 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2103
0.012882275506854057 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2118
0.012882275506854057 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2119
0.01296389102935791 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U487
0.01296389102935791 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1726
0.01296389102935791 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2012
0.012594325467944145 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U488
0.012594325467944145 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2013
0.011823080480098724 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1724
0.01093856617808342 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U479
0.01093856617808342 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1727
0.010250037536025047 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U405
0.010250037536025047 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1728
0.010059201158583164 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U428
0.01039372943341732 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U439
0.01039372943341732 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1729
0.010936155915260315 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U458
0.010936155915260315 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1713
0.010936155915260315 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2039
0.011347005143761635 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1666
0.011347005143761635 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1712
0.011347005143761635 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1765
0.01130033377557993 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U503
0.01130033377557993 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1743
0.01130033377557993 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1747
0.01079014502465725 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U519
0.01079014502465725 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U523
0.010135341435670853 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1746
0.011236831545829773 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U34
0.011600115336477757 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U32
0.011600115336477757 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U141
0.011442681774497032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[2]
0.011442681774497032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U35
0.010915854945778847 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[3]
0.010915854945778847 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U31
0.010915854945778847 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U143
0.010344844311475754 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U134
0.010344844311475754 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U135
0.010055463761091232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[7]
0.010055463761091232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U29
0.010292509570717812 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U102
0.010292509570717812 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U138
0.010870382189750671 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U103
0.010870382189750671 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U104
0.011461116373538971 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U105
0.011736651882529259 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U26
0.011736651882529259 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U68
0.011736651882529259 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U142
0.011474845930933952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U46
0.010892435908317566 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U121
0.010892435908317566 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U126
0.010892435908317566 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U127
0.010319821536540985 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U78
0.010319821536540985 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/clk_gate_tx_counter_reg/latch
0.010087365284562111 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][3]
0.010390371084213257 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U97
0.010986545123159885 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]
0.010986545123159885 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][3]
0.011545130051672459 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U76
0.011735762469470501 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U82
0.011395515874028206 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U109
0.010245043784379959 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U55
0.010095253586769104 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U73
0.010466288775205612 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U88
0.01159578189253807 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U51
0.01159578189253807 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U136
0.01169627346098423 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U100
0.01128916721791029 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][15]
0.01128916721791029 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U130
0.010670477524399757 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/cg_cell/clk_en_reg
0.010670477524399757 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][15]
0.010171264410018921 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/cg_cell/U3
0.010171264410018921 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][15]
0.010115516372025013 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/CTS_cdb_buf_00362
0.010115516372025013 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]
0.010115516372025013 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U129
0.011174471117556095 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U61
0.011659891344606876 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg[5]
0.011195341125130653 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/U4
0.011195341125130653 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/U6
0.010572372935712337 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg[1]
0.010122350417077541 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg[0]
0.010122350417077541 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/U8
0.010122350417077541 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg[4]
0.01015675999224186 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg[7]
0.01015675999224186 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg[3]
0.01064375601708889 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg[7]
0.011261539533734322 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg[5]
0.011679212562739849 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg[5]
0.011595765128731728 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg[0]
0.011595765128731728 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg[0]
0.011083602905273438 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U37
0.011083602905273438 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U50
0.010468963533639908 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U9
0.010468963533639908 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U82
0.010468963533639908 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U83
0.01008293591439724 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U15
0.01008293591439724 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U86
0.010213746689260006 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U8
0.010213746689260006 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U87
0.010749772191047668 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/AW_CS_reg[1]
0.010749772191047668 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CTS_cdb_buf_00227
0.011361581273376942 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U4
0.011361581273376942 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U9
0.011717557907104492 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U48
0.011717557907104492 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U235
0.011545194312930107 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U56
0.011545194312930107 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U59
0.010992743074893951 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U52
0.010992743074893951 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U66
0.010992743074893951 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U70
0.010390900075435638 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[20]
0.010390900075435638 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U409
0.010071100667119026 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U391
0.010071100667119026 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U392
0.010285865515470505 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U382
0.010285865515470505 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U384
0.010285865515470505 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U385
0.010285865515470505 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U387
0.010853122919797897 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U12
0.010853122919797897 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U386
0.010853122919797897 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U395
0.011442006565630436 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC24_address_counter_1
0.011442006565630436 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U375
0.011442006565630436 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U393
0.011442006565630436 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U394
0.011442006565630436 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U405
0.011442006565630436 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U406
0.011721519753336906 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[9]
0.011721519753336906 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U401
0.011463424190878868 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[10]
0.010304238647222519 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U10
0.010065548121929169 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]
0.010364651679992676 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U83
0.010364651679992676 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U22
0.010364651679992676 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U28
0.010961983352899551 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U29
0.010961983352899551 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U30
0.010961983352899551 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U75
0.010961983352899551 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U79
0.011724922806024551 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U73
0.010785048827528954 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U55
0.010239128023386002 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U64
0.010239128023386002 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[4]
0.010083339177072048 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][11]
0.010083339177072048 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U76
0.010450625792145729 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/cg_cell/clk_en_reg
0.010450625792145729 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][12]
0.010450625792145729 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U58
0.011061612516641617 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][14]
0.011585225351154804 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][15]
0.011585225351154804 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U67
0.01169354934245348 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U52
0.01169354934245348 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U79
0.011291859671473503 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[5]
0.011291859671473503 core_region_i/instr_ram_mux_i/U42
0.010674483142793179 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[9]
0.010674483142793179 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[8]
0.010172664187848568 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[6]
0.010172664187848568 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U38
0.010111181065440178 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][10]
0.010111181065440178 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][10]
0.010545071214437485 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][14]
0.010545071214437485 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][11]
0.011167945340275764 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][11]
0.011167945340275764 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U67
0.011648112908005714 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][11]
0.011648112908005714 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]
0.01166540663689375 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][11]
0.01058237999677658 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][12]
0.01058237999677658 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U3
0.01058237999677658 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U23
0.01012871041893959 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U6
0.01012871041893959 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U32
0.011605380102992058 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U29
0.011096068657934666 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U34
0.011096068657934666 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/U6
0.011096068657934666 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/FE_RC_4_0
0.011096068657934666 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U22
0.010480182245373726 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.010480182245373726 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U46
0.010480182245373726 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U47
0.010088968090713024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.010088968090713024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U9
0.010088968090713024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U45
0.010212833061814308 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/U4
0.010212833061814308 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/U5
0.010212833061814308 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U8
0.010212833061814308 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U15
0.010745617561042309 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/cg_cell/U2
0.010745617561042309 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U27
0.010745617561042309 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U10
0.010745617561042309 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U16
0.011358121410012245 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U18
0.011718654073774815 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/CS_reg[0]
0.011001700535416603 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U5
0.010398034006357193 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U6
0.010398034006357193 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U20
0.010398034006357193 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U30
0.010072651319205761 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CS_reg[1]
0.010072651319205761 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U12
0.010072651319205761 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U57
0.01028121542185545 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Push_Pointer_CS_reg[2]
0.01028121542185545 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Push_Pointer_CS_reg[0]
0.01028121542185545 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U27
0.010846281424164772 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Push_Pointer_CS_reg[1]
0.011436939239501953 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00234
0.011436939239501953 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U13
0.011436939239501953 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U53
0.011722102761268616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U16
0.011722102761268616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U17
0.011722102761268616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U18
0.011722102761268616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U19
0.011722102761268616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U37
0.011722102761268616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U40
0.011469796299934387 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U15
0.011469796299934387 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U44
0.01172618381679058 peripherals_i/apb_uart_i/UART_TX/clk_gate_iTx2_reg/latch
0.01172618381679058 peripherals_i/apb_uart_i/UART_TX/iTx2_reg
0.011397166177630424 peripherals_i/apb_uart_i/UART_TX/U10
0.011397166177630424 peripherals_i/apb_uart_i/UART_TX/U25
0.011397166177630424 peripherals_i/apb_uart_i/UART_TX/U33
0.011397166177630424 peripherals_i/apb_uart_i/UART_TX/U49
0.010792579501867294 peripherals_i/genblk1[1].core_clock_gate/U3
0.010792579501867294 peripherals_i/apb_uart_i/UART_TX/U14
0.010792579501867294 peripherals_i/apb_uart_i/UART_TX/U16
0.010792579501867294 peripherals_i/apb_uart_i/UART_TX/U24
0.010792579501867294 peripherals_i/apb_uart_i/UART_TX/U26
0.010243957862257957 peripherals_i/apb_uart_i/UART_TX/U23
0.010243957862257957 peripherals_i/apb_uart_i/UART_TX/U29
0.010243957862257957 peripherals_i/apb_uart_i/UART_TX/U38
0.010243957862257957 peripherals_i/apb_uart_i/UART_TX/U53
0.010081786662340164 peripherals_i/apb_uart_i/UART_TX/U13
0.010081786662340164 peripherals_i/apb_uart_i/UART_TX/U28
0.010081786662340164 peripherals_i/apb_uart_i/UART_TX/U50
0.010444244369864464 peripherals_i/apb_uart_i/UART_TX/U55
0.010444244369864464 peripherals_i/apb_uart_i/UART_TX/U57
0.010444244369864464 peripherals_i/apb_uart_i/UART_TX/U58
0.011054320260882378 peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[2]
0.011580925434827805 peripherals_i/apb_uart_i/UART_TXFF/U569
0.011695772409439087 peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[1]
0.011695772409439087 peripherals_i/apb_uart_i/UART_TXFF/DP_OP_21J5_122_2544/U5
0.011298596858978271 peripherals_i/apb_uart_i/UART_TXFF/DP_OP_21J5_122_2544/U4
0.010681829415261745 peripherals_i/apb_uart_i/UART_IIC/U13
0.010681829415261745 peripherals_i/apb_uart_i/UART_TXFF/U378
0.010176729410886765 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][0]
0.010108660906553268 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][2]
0.010108660906553268 peripherals_i/apb_uart_i/UART_TXFF/U381
0.010108660906553268 peripherals_i/apb_uart_i/UART_TXFF/U424
0.010538404807448387 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][4]
0.011161036789417267 peripherals_i/apb_uart_i/UART_TXFF/U161
0.011161036789417267 peripherals_i/apb_uart_i/UART_TXFF/U248
0.011644851416349411 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][6]
0.011668817140161991 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][2]
0.010589591227471828 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][4]
0.010589591227471828 peripherals_i/apb_uart_i/UART_TXFF/U250
0.010589591227471828 peripherals_i/apb_uart_i/UART_TXFF/U379
0.010131975635886192 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][1]
0.0017857578350231051 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1451
0.0017857578350231051 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2100
0.00249303737655282 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U284
0.00249303737655282 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U376
0.00249303737655282 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1467
0.004489736631512642 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U271
0.004489736631512642 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U272
0.006752728018909693 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2115
0.008557143621146679 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1452
0.009913336485624313 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U377
0.009913336485624313 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2092
0.009913336485624313 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2093
0.01094293687492609 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U372
0.01094293687492609 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U668
0.01094293687492609 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2101
0.011767011135816574 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U267
0.011767011135816574 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2102
0.012436183169484138 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U676
0.012436183169484138 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1474
0.012863166630268097 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U702
0.012863166630268097 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U703
0.012944672256708145 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U442
0.01257985271513462 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2006
0.01257985271513462 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2023
0.011818484403192997 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2004
0.011818484403192997 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2005
0.010946275666356087 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U425
0.01026951801031828 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U469
0.01026951801031828 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U472
0.01026951801031828 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2024
0.010087004862725735 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U467
0.010087004862725735 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U468
0.010087004862725735 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1734
0.010425213724374771 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U460
0.01096765324473381 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U440
0.01096765324473381 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U457
0.01096765324473381 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U461
0.011375963687896729 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U504
0.011375963687896729 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1766
0.011325276456773281 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U509
0.011325276456773281 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1748
0.010809887200593948 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U465
0.010809887200593948 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U518
0.01121597271412611 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U128
0.01157285925000906 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[1]
0.01157285925000906 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U129
0.011413168162107468 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U36
0.010316504165530205 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[6]
0.010316504165530205 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U38
0.010253796353936195 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U40
0.010253796353936195 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U122
0.010821526870131493 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U28
0.010821526870131493 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U42
0.010821526870131493 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U137
0.011404240503907204 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[11]
0.011404240503907204 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[9]
0.011678352020680904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[13]
0.011678352020680904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U132
0.011424627155065536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[12]
0.010856205597519875 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U41
0.010856205597519875 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U55
0.010298209264874458 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U63
0.010298209264874458 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[14]
0.01007571630179882 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][6]
0.010380551218986511 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][6]
0.010380551218986511 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U79
0.010972785763442516 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][6]
0.010972785763442516 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U61
0.011525201611220837 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][7]
0.011525201611220837 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][3]
0.01171097531914711 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][16]
0.01171097531914711 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][6]
0.011369179002940655 FE_OFC120_n1
0.011369179002940655 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][18]
0.010217219591140747 FE_OFC119_n1
0.011025108397006989 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][8]
0.011025108397006989 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U58
0.011538310907781124 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][10]
0.011538310907781124 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U52
0.011640841141343117 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][10]
0.011244446970522404 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.010154731571674347 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][11]
0.010106176137924194 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U141
0.010542545467615128 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][11]
0.01115938276052475 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U31
0.011634763330221176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg[4]
0.011169319972395897 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg[3]
0.010546009987592697 FE_OFC42_n1
0.01120755635201931 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg[4]
0.011621516197919846 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg[7]
0.011543270200490952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U13
0.011543270200490952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U42
0.011043698526918888 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U14
0.011043698526918888 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U32
0.0104439165443182 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U51
0.0104439165443182 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U52
0.01006981823593378 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U33
0.010205002501606941 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U7
0.010205002501606941 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U81
0.010738486424088478 FE_OFC41_n1
0.011344349011778831 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/AW_CS_reg[0]
0.011344349011778831 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U5
0.011344349011778831 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U10
0.011694510467350483 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U55
0.011519461870193481 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U54
0.011519461870193481 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U320
0.010966585949063301 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U50
0.010364038869738579 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U51
0.010364038869738579 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U62
0.010364038869738579 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U289
0.010364038869738579 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U315
0.010364038869738579 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U324
0.010040709748864174 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[16]
0.010040709748864174 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U311
0.010040709748864174 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U312
0.010040709748864174 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U383
0.010247373953461647 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[14]
0.010247373953461647 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U389
0.010804649442434311 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U377
0.010804649442434311 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U378
0.010804649442434311 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U379
0.010804649442434311 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U388
0.011385880410671234 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[7]
0.011385880410671234 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U412
0.01166427880525589 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U371
0.01166427880525589 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U410
0.01166427880525589 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U411
0.01166427880525589 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U417
0.010845462791621685 FE_OFC2_n1
0.010845462791621685 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U34
0.01028360240161419 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U236
0.01028360240161419 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U237
0.01035559456795454 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U5
0.01035559456795454 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U9
0.01035559456795454 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U13
0.01035559456795454 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U21
0.01035559456795454 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U27
0.010948864743113518 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U14
0.010948864743113518 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U69
0.010948864743113518 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U70
0.010948864743113518 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U74
0.010948864743113518 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U77
0.011506441980600357 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CS_reg[0]
0.011506441980600357 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U78
0.011700501665472984 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[1]
0.011364744044840336 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/clk_gate_ARLEN_REG_reg/latch
0.011364744044840336 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[0]
0.011364744044840336 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U116
0.010758757591247559 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[2]
0.010758757591247559 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_1/U8
0.010211501270532608 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/clk_gate_CountBurst_CS_reg/latch
0.010211501270532608 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_1/U7
0.010050715878605843 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[3]
0.010050715878605843 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U121
0.010408816859126091 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[5]
0.011010117828845978 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[6]
0.011010117828845978 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U117
0.011527758091688156 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U118
0.011527758091688156 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U14
0.011527758091688156 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U20
0.011527758091688156 core_region_i/instr_ram_mux_i/U41
0.011637995950877666 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U15
0.011637995950877666 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U18
0.011637995950877666 core_region_i/instr_ram_mux_i/U45
0.011246955953538418 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U37
0.011246955953538418 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U12
0.011246955953538418 core_region_i/instr_ram_mux_i/U39
0.010644283145666122 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U45
0.010644283145666122 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U46
0.010156013071537018 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U68
0.010156013071537018 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[3]
0.010101798921823502 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U74
0.011152802035212517 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/CTS_cdb_buf_00364
0.011152802035212517 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/cg_cell/U3
0.011152802035212517 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][14]
0.011152802035212517 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U73
0.011626705527305603 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][14]
0.011640104465186596 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][14]
0.011178925633430481 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][9]
0.011178925633430481 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U5
0.011178925633430481 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U37
0.010555888526141644 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U24
0.010555888526141644 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U26
0.010555888526141644 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U34
0.010555888526141644 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U36
0.01009996049106121 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U31
0.01009996049106121 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U35
0.011055822484195232 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.011055822484195232 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U41
0.011055822484195232 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/U7
0.01045483723282814 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U44
0.01045483723282814 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.01045483723282814 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U38
0.01045483723282814 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U40
0.01045483723282814 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/U3
0.01045483723282814 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U3
0.010075651109218597 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.010075651109218597 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U4
0.010075651109218597 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U5
0.010075651109218597 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U5
0.010075651109218597 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U23
0.010204004123806953 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U7
0.010734308511018753 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U9
0.01134087797254324 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/Push_Pointer_CS_reg[1]
0.01134087797254324 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/CS_reg
0.010975486598908901 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CS_reg[0]
0.010371159762144089 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U31
0.010371159762144089 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U56
0.010371159762144089 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U59
0.010042313486337662 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/U2
0.010042313486337662 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U32
0.010042313486337662 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U55
0.010242835618555546 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U29
0.010242835618555546 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U46
0.01079791970551014 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U26
0.01079791970551014 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U34
0.01079791970551014 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U52
0.011380872689187527 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00235
0.011380872689187527 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U24
0.011380872689187527 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U28
0.011380872689187527 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U38
0.011380872689187527 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U50
0.011380872689187527 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U51
0.011380872689187527 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U54
0.011380872689187527 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U62
0.011664820834994316 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_Push_Pointer_CS_reg/latch
0.011664820834994316 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U22
0.011664820834994316 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U23
0.011664820834994316 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U36
0.011664820834994316 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U45
0.011664820834994316 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U49
0.011664820834994316 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U70
0.011420588940382004 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U35
0.011420588940382004 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U39
0.011420588940382004 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U41
0.011420588940382004 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U42
0.011420588940382004 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U69
0.011420588940382004 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U71
0.011420588940382004 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U72
0.010054806247353554 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][4]
0.011501746252179146 peripherals_i/apb_uart_i/UART_TX/CState_reg[3]
0.011701867915689945 peripherals_i/apb_uart_i/UART_TX/CState_reg[2]
0.011701867915689945 peripherals_i/apb_uart_i/UART_TX/CState_reg[1]
0.01137116551399231 peripherals_i/apb_uart_i/CTS_ccl_a_buf_00091
0.01137116551399231 peripherals_i/apb_uart_i/UART_TX/U41
0.01137116551399231 peripherals_i/apb_uart_i/UART_TX/U43
0.010766355320811272 peripherals_i/genblk1[1].core_clock_gate/clk_en_reg
0.010766355320811272 peripherals_i/apb_uart_i/UART_TX/U5
0.010766355320811272 peripherals_i/apb_uart_i/UART_TX/U39
0.010766355320811272 peripherals_i/apb_uart_i/UART_TX/U40
0.010766355320811272 peripherals_i/apb_uart_i/UART_TX/U42
0.010216426104307175 peripherals_i/apb_uart_i/UART_TX/U7
0.010216426104307175 peripherals_i/apb_uart_i/UART_TX/U30
0.010216426104307175 peripherals_i/apb_uart_i/UART_TX/U31
0.010216426104307175 peripherals_i/apb_uart_i/UART_TX/U35
0.010216426104307175 peripherals_i/apb_uart_i/UART_TX/U44
0.010216426104307175 peripherals_i/apb_uart_i/UART_TX/U71
0.010049320757389069 peripherals_i/apb_uart_i/UART_TX/U54
0.010049320757389069 peripherals_i/apb_uart_i/UART_TX/U67
0.010049320757389069 peripherals_i/apb_uart_i/UART_TX/U68
0.010049320757389069 peripherals_i/apb_uart_i/UART_TX/U72
0.010402641259133816 peripherals_i/apb_uart_i/UART_TX/U56
0.010402641259133816 peripherals_i/apb_uart_i/UART_TX/U65
0.010402641259133816 peripherals_i/apb_uart_i/UART_TX/U66
0.010402641259133816 peripherals_i/apb_uart_i/U204
0.011003034189343452 peripherals_i/apb_uart_i/U27
0.011003034189343452 peripherals_i/apb_uart_i/U32
0.011003034189343452 peripherals_i/apb_uart_i/U33
0.011003034189343452 peripherals_i/apb_uart_i/U203
0.011523617431521416 peripherals_i/apb_uart_i/UART_TXFF/clk_gate_iUSAGE_reg/latch
0.011523617431521416 peripherals_i/apb_uart_i/State_reg[0]
0.011640270240604877 peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[4]
0.011640270240604877 peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[3]
0.01065156701952219 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][7]
0.010160055011510849 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][3]
0.010099360719323158 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][4]
0.010099360719323158 peripherals_i/apb_uart_i/UART_TXFF/U291
0.01052863523364067 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][2]
0.011146137490868568 peripherals_i/apb_uart_i/UART_TXFF/U205
0.011146137490868568 peripherals_i/apb_uart_i/UART_TXFF/U422
0.011146137490868568 peripherals_i/apb_uart_i/UART_TXFF/U465
0.011623699218034744 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][3]
0.011643728241324425 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][7]
0.011643728241324425 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][3]
0.011643728241324425 peripherals_i/apb_uart_i/UART_TXFF/U207
0.011186364106833935 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][5]
0.011186364106833935 peripherals_i/apb_uart_i/UART_TXFF/U293
0.01010340079665184 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][0]
0.002330688526853919 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U698
0.0031740497797727585 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U285
0.0031740497797727585 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U697
0.0031740497797727585 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1444
0.005247488617897034 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U286
0.005247488617897034 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U301
0.005247488617897034 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1440
0.0074871378019452095 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U322
0.0074871378019452095 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1441
0.009163510985672474 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U230
0.009163510985672474 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U236
0.009163510985672474 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U329
0.01133027859032154 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U330
0.01133027859032154 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U670
0.01133027859032154 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1439
0.012258538044989109 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U671
0.013226470910012722 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U268
0.013226470910012722 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U387
0.014014557003974915 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/CTS_cdb_buf_00323
0.014014557003974915 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/CTS_cdb_buf_00324
0.014014557003974915 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U704
0.014369649812579155 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[6]
0.014369649812579155 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[5]
0.01404294278472662 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[0]
0.013053618371486664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U491
0.013053618371486664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U492
0.011840613558888435 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U494
0.011840613558888435 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2035
0.010879486799240112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U466
0.010879486799240112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U490
0.010634448379278183 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2041
0.011157536879181862 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U463
0.011157536879181862 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2040
0.011981677263975143 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U527
0.012606693431735039 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1736
0.012606693431735039 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1767
0.012552296742796898 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U525
0.012552296742796898 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U526
0.011808440089225769 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U511
0.011808440089225769 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U524
0.012790076434612274 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U136
0.012544387951493263 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[4]
0.012544387951493263 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[0]
0.01175711676478386 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U130
0.01175711676478386 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U131
0.010904942639172077 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[5]
0.010465412400662899 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[8]
0.010465412400662899 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U140
0.010797707363963127 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U123
0.010797707363963127 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U125
0.011632174253463745 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[10]
0.011632174253463745 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U124
0.012491142377257347 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U27
0.012896806001663208 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U44
0.012896806001663208 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U139
0.012525242753326893 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U38
0.012525242753326893 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U133
0.011690156534314156 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U34
0.011690156534314156 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U36
0.011690156534314156 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U42
0.01087038591504097 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U60
0.010544713586568832 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]
0.01099555566906929 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][7]
0.011869103647768497 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U64
0.01155050564557314 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][17]
0.010745345614850521 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]
0.010516012087464333 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][27]
0.011049972847104073 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][22]
0.011937491595745087 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][22]
0.012696783058345318 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][4]
0.012696783058345318 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][4]
0.012851202860474586 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][23]
0.012851202860474586 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][14]
0.012270266190171242 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][11]
0.012270266190171242 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U142
0.011383043602108955 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][11]
0.010669532231986523 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][20]
0.010599457658827305 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][0]
0.010599457658827305 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][0]
0.011243052780628204 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][20]
0.011243052780628204 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U27
0.012151602655649185 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U36
0.012151602655649185 core_region_i/instr_ram_mux_i/U4
0.012158943340182304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg[2]
0.011237189173698425 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg[3]
0.010568199679255486 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg[6]
0.010568199679255486 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg[2]
0.010608302429318428 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg[6]
0.010608302429318428 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg[1]
0.011312352493405342 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg[2]
0.012211708351969719 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg[6]
0.012211708351969719 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg[1]
0.01282442919909954 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[6]
0.01282442919909954 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U12
0.012712009251117706 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U41
0.012712009251117706 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U43
0.011978544294834137 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U49
0.011096971109509468 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U53
0.011096971109509468 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U67
0.010547270998358727 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U54
0.010547270998358727 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U84
0.010547270998358727 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U85
0.010747114196419716 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[8]
0.010747114196419716 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[7]
0.011532874777913094 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/clk_gate_outstanding_counter_reg/latch
0.011532874777913094 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]
0.012424282729625702 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/AW_CS_reg[2]
0.012937884777784348 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[16]
0.012676606886088848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U39
0.012676606886088848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U322
0.01185818761587143 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U323
0.010966968722641468 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U15
0.010966968722641468 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U16
0.010966968722641468 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U308
0.010966968722641468 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U328
0.010966968722641468 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U13
0.010488362982869148 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[13]
0.010488362982869148 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U314
0.010792531073093414 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[12]
0.010792531073093414 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U25
0.010792531073093414 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U313
0.01161491870880127 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[11]
0.01161491870880127 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U380
0.012473659589886665 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[15]
0.012886697426438332 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U418
0.012886697426438332 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U420
0.012886697426438332 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U421
0.012521281838417053 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[8]
0.012521281838417053 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U369
0.012521281838417053 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U419
0.012521281838417053 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U425
0.011685607023537159 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[6]
0.011685607023537159 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U27
0.01096775196492672 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U12
0.01096775196492672 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U25
0.01096775196492672 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U26
0.011841446161270142 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CS_reg[2]
0.011841446161270142 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U11
0.011841446161270142 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U71
0.011841446161270142 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U73
0.012661546468734741 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CS_reg[1]
0.012661546468734741 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U48
0.01294497400522232 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00317
0.01294497400522232 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U15
0.01294497400522232 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U72
0.01294497400522232 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U124
0.01294497400522232 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U125
0.012446854263544083 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U115
0.012446854263544083 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U122
0.012446854263544083 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U126
0.012446854263544083 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U129
0.01155038271099329 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U119
0.01155038271099329 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U13
0.01155038271099329 core_region_i/instr_ram_mux_i/U40
0.010741064324975014 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_1/U6
0.010741064324975014 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U19
0.01050259917974472 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U16
0.011030500754714012 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_1/U5
0.01191813312470913 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_1/U4
0.012683358043432236 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00314
0.012683358043432236 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00315
0.012683358043432236 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U120
0.012683358043432236 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U128
0.012683358043432236 core_region_i/instr_ram_mux_i/U47
0.012848636135458946 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U113
0.012848636135458946 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U21
0.012275228276848793 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U39
0.012275228276848793 core_region_i/instr_ram_mux_i/U48
0.011389670893549919 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[7]
0.011389670893549919 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[2]
0.011389670893549919 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U41
0.010593393817543983 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.010593393817543983 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U62
0.010593393817543983 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[4]
0.011232094839215279 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.011232094839215279 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][9]
0.011232094839215279 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U65
0.012141469866037369 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/cg_cell/clk_en_reg
0.012141469866037369 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U64
0.01285490207374096 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.01285490207374096 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][10]
0.012171866372227669 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][3]
0.012171866372227669 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U61
0.011250413954257965 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U24
0.011111248284578323 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U4
0.011111248284578323 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U6
0.011111248284578323 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U36
0.011111248284578323 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U37
0.010554214008152485 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U25
0.010554214008152485 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U30
0.010554214008152485 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U34
0.010554214008152485 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U35
0.010744184255599976 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U12
0.010744184255599976 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U6
0.011525469832122326 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/Push_Pointer_CS_reg[0]
0.011525469832122326 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U14
0.012418142519891262 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/cg_cell/U2
0.012418142519891262 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U15
0.012418142519891262 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U16
0.01293865591287613 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][5]
0.01268615759909153 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][6]
0.011870954185724258 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U108
0.010977271012961864 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][4]
0.010977271012961864 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][3]
0.01160486787557602 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U61
0.01160486787557602 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U63
0.01160486787557602 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U66
0.012466082349419594 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][4]
0.012466082349419594 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U48
0.012466082349419594 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U65
0.012466082349419594 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U67
0.012466082349419594 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U107
0.012887243181467056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_Pop_Pointer_CS_reg/latch
0.012887243181467056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U68
0.012887243181467056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U75
0.012530200183391571 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U33
0.012530200183391571 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U105
0.010868359357118607 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U102
0.010868359357118607 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U103
0.010959681123495102 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][3]
0.012456405907869339 peripherals_i/apb_uart_i/UART_TX/U34
0.012456405907869339 peripherals_i/apb_uart_i/UART_TX/U37
0.012456405907869339 peripherals_i/apb_uart_i/UART_TX/U46
0.011561693623661995 peripherals_i/apb_uart_i/UART_TX/U36
0.011561693623661995 peripherals_i/apb_uart_i/UART_TX/U45
0.011561693623661995 peripherals_i/apb_uart_i/UART_TX/U47
0.011561693623661995 peripherals_i/apb_uart_i/iLCR_reg[2]
0.010748443193733692 peripherals_i/apb_uart_i/UART_TX/U8
0.010748443193733692 peripherals_i/apb_uart_i/UART_TX/U48
0.01050066202878952 peripherals_i/apb_uart_i/UART_TX/iLast_reg
0.01050066202878952 peripherals_i/apb_uart_i/UART_TX/U9
0.01050066202878952 peripherals_i/apb_uart_i/iLCR_reg[6]
0.011021504178643227 peripherals_i/apb_uart_i/UART_TX/iFinished_reg
0.011021504178643227 peripherals_i/apb_uart_i/iTXStart_reg
0.011907786130905151 peripherals_i/apb_uart_i/State_reg[1]
0.011907786130905151 peripherals_i/apb_uart_i/U28
0.012677333317697048 peripherals_i/apb_uart_i/UART_TXFF/DP_OP_21J5_122_2544/U3
0.012677333317697048 peripherals_i/apb_uart_i/UART_TXFF/U571
0.01228516548871994 peripherals_i/apb_uart_i/UART_TXFF/U570
0.011400461196899414 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][1]
0.011400461196899414 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][0]
0.010678148828446865 peripherals_i/apb_uart_i/UART_TXFF/U334
0.010678148828446865 peripherals_i/apb_uart_i/UART_TXFF/U420
0.010589868761599064 peripherals_i/apb_uart_i/UART_TXFF/U377
0.011222617700695992 peripherals_i/apb_uart_i/UART_TXFF/U463
0.012131744995713234 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][6]
0.012833655811846256 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][7]
0.012833655811846256 peripherals_i/apb_uart_i/UART_TXFF/U163
0.012833655811846256 peripherals_i/apb_uart_i/UART_TXFF/U336
0.01286036055535078 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][5]
0.012182941660284996 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][1]
0.012182941660284996 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][0]
0.011261368170380592 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][4]
0.003063351381570101 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U699
0.004088816698640585 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1447
0.006264699622988701 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U352
0.006264699622988701 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1446
0.006264699622988701 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2089
0.00847287941724062 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U290
0.00847287941724062 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U291
0.00847287941724062 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2088
0.009977861307561398 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U323
0.009977861307561398 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U675
0.010987341403961182 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U320
0.010987341403961182 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U700
0.011851766146719456 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U667
0.011851766146719456 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U701
0.012919561937451363 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1442
0.012919561937451363 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2091
0.012919561937451363 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2097
0.014287212863564491 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/clk_gate_A_Q_reg/latch
0.014287212863564491 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1475
0.015557915903627872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[4]
0.015557915903627872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2120
0.015999237075448036 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[3]
0.01470097154378891 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[2]
0.013027431443333626 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[9]
0.011681336909532547 core_region_i/instr_mem/U19
0.011681336909532547 core_region_i/instr_mem/U30
0.011348895728588104 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1735
0.012116794474422932 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2042
0.013316633179783821 core_region_i/instr_mem/U28
0.011703422293066978 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U30
0.012737576849758625 core_region_i/instr_ram_mux_i/U12
0.012737576849758625 core_region_i/instr_ram_mux_i/U24
0.01396912056952715 core_region_i/instr_ram_mux_i/U13
0.014550982974469662 core_region_i/instr_ram_mux_i/U20
0.014550982974469662 core_region_i/instr_ram_mux_i/U33
0.014018120244145393 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U27
0.014018120244145393 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U54
0.01282019168138504 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U29
0.01282019168138504 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U45
0.011643743142485619 core_region_i/instr_mem/sp_ram_wrap_i/U2
0.011643743142485619 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U33
0.011643743142485619 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U48
0.011819714680314064 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][29]
0.011819714680314064 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][29]
0.013070285320281982 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][29]
0.013070285320281982 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][1]
0.014235733076930046 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][1]
0.014625661075115204 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][26]
0.014625661075115204 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][26]
0.013900404796004295 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]
0.013900404796004295 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U121
0.013900404796004295 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U127
0.012614396400749683 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][18]
0.012614396400749683 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U124
0.011462468653917313 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][17]
0.011462468653917313 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U112
0.01113644614815712 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]
0.01113644614815712 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U91
0.011904803104698658 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][27]
0.011904803104698658 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U106
0.013179821893572807 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U70
0.014270495623350143 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U133
0.0144931860268116 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][14]
0.013660662807524204 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][23]
0.013660662807524204 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U103
0.012388118542730808 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U115
0.012181215919554234 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/cg_cell/U2
0.012181215919554234 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U47
0.013481257483363152 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U40
0.013481257483363152 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U41
0.014468852430582047 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U7
0.014468852430582047 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U14
0.014468852430582047 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U38
0.014477535150945187 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]
0.014477535150945187 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/Push_Pointer_CS_reg[0]
0.013490432873368263 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U35
0.013490432873368263 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U37
0.012170872651040554 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]
0.01121426373720169 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/CS_reg[1]
0.01127440296113491 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/CS_reg[0]
0.013577692210674286 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[5]
0.014457573182880878 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U72
0.014297004789113998 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U38
0.014297004789113998 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U62
0.014297004789113998 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U71
0.013245152309536934 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U40
0.013245152309536934 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U47
0.013245152309536934 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U70
0.013245152309536934 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U78
0.011980071663856506 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U44
0.01118992269039154 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U114
0.011473569087684155 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[0]
0.011473569087684155 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U115
0.014606356620788574 core_region_i/instr_mem_axi_if/U1
0.014606356620788574 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC31_input_shift_reg_50
0.014231368899345398 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC30_input_shift_reg_49
0.014231368899345398 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[18]
0.014231368899345398 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U38
0.014231368899345398 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U48
0.013059016317129135 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[17]
0.013059016317129135 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U40
0.013059016317129135 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U47
0.011783231049776077 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[14]
0.011783231049776077 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U326
0.011783231049776077 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U327
0.011099489405751228 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U41
0.011099489405751228 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U42
0.011099489405751228 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U318
0.011538047343492508 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U26
0.011538047343492508 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U68
0.011538047343492508 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U69
0.011538047343492508 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U317
0.012719349935650826 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U19
0.012719349935650826 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U20
0.013952331617474556 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[4]
0.013952331617474556 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U21
0.013952331617474556 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U22
0.013952331617474556 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U299
0.01454565767198801 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[3]
0.014022087678313255 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U426
0.011787717230618 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U6
0.014210534282028675 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U5
0.014210534282028675 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U7
0.014210534282028675 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U8
0.014615576714277267 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U4
0.014615576714277267 core_region_i/instr_ram_mux_i/U3
0.014615576714277267 core_region_i/instr_ram_mux_i/U38
0.014615576714277267 core_region_i/instr_ram_mux_i/U49
0.013901706784963608 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U38
0.013901706784963608 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U39
0.013901706784963608 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U42
0.013901706784963608 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U64
0.013901706784963608 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U123
0.012617956846952438 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U37
0.012617956846952438 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U40
0.012617956846952438 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U41
0.012617956846952438 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U43
0.012617956846952438 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U45
0.012617956846952438 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U50
0.01145990937948227 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U131
0.01145990937948227 core_region_i/instr_ram_mux_i/U46
0.011120570823550224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U31
0.011120570823550224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U32
0.011120570823550224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U34
0.011120570823550224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U127
0.011120570823550224 core_region_i/instr_ram_mux_i/U43
0.011879850178956985 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U33
0.013154542073607445 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[7]
0.013154542073607445 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_1/U3
0.014253223314881325 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[8]
0.014253223314881325 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_1/U2
0.014491050504148006 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[9]
0.014491050504148006 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U112
0.014491050504148006 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U17
0.013668999075889587 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U36
0.013668999075889587 core_region_i/instr_ram_mux_i/U44
0.012398581951856613 FE_OFC30_n1
0.012398581951856613 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U40
0.012398581951856613 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U44
0.01136822160333395 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][7]
0.011252868920564651 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]
0.012165563181042671 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][8]
0.01346641406416893 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][8]
0.014462834224104881 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.014462834224104881 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]
0.014486348256468773 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][7]
0.013507853262126446 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]
0.013507853262126446 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]
0.012188611552119255 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/FE_OFC90_n1
0.012188611552119255 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][8]
0.011998975649476051 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U33
0.01119844801723957 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U32
0.011468105018138885 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U11
0.011468105018138885 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U55
0.011468105018138885 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U4
0.012585178017616272 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U9
0.012585178017616272 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U53
0.013862257823348045 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U5
0.013862257823348045 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U8
0.013862257823348045 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U18
0.013862257823348045 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U19
0.013862257823348045 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U31
0.013862257823348045 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U51
0.013862257823348045 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U52
0.01460675522685051 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U45
0.01424453780055046 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.013076961040496826 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][6]
0.013076961040496826 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][5]
0.011797781102359295 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.011797781102359295 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U101
0.011528220027685165 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][4]
0.011528220027685165 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][4]
0.012704804539680481 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U104
0.013941287994384766 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U99
0.013941287994384766 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U106
0.0145462267100811 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00232
0.0145462267100811 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00233
0.0145462267100811 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U100
0.014034654945135117 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][3]
0.014034654945135117 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U98
0.012839841656386852 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][4]
0.012839841656386852 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][4]
0.011650217697024345 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U88
0.011650217697024345 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U89
0.011650217697024345 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U95
0.011650217697024345 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U96
0.01115419715642929 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][4]
0.014618521556258202 peripherals_i/apb_uart_i/iLCR_reg[0]
0.013915397226810455 peripherals_i/apb_uart_i/iLCR_reg[1]
0.012634184211492538 peripherals_i/apb_uart_i/iLCR_reg[4]
0.011470514349639416 peripherals_i/apb_uart_i/iSCR_reg[2]
0.011117825284600258 peripherals_i/apb_uart_i/iSCR_reg[0]
0.011117825284600258 peripherals_i/apb_uart_i/U144
0.011866982094943523 peripherals_i/apb_uart_i/iSCR_reg[1]
0.011866982094943523 peripherals_i/apb_uart_i/U31
0.013139733113348484 peripherals_i/apb_uart_i/iTXRunning_reg
0.014244603924453259 peripherals_i/apb_uart_i/UART_IIC_THRE_ED/iDd_reg
0.014244603924453259 peripherals_i/apb_uart_i/UART_IIC_THRE_ED/U4
0.01449597254395485 peripherals_i/apb_uart_i/iFCR_TXFIFOReset_reg
0.01449597254395485 peripherals_i/apb_uart_i/iTHRInterrupt_reg
0.012414082884788513 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][1]
0.0113768819719553 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][7]
0.0113768819719553 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][3]
0.01124785840511322 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][6]
0.01124785840511322 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][5]
0.012152011506259441 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][6]
0.01345248892903328 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][5]
0.014494151808321476 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][2]
0.007002918981015682 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U350
0.007002918981015682 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U353
0.009188028052449226 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U288
0.01056843250989914 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U673
0.01056843250989914 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2094
0.011433692649006844 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U672
0.011433692649006844 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2095
0.012229172512888908 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U674
0.01339760422706604 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2096
0.017657652497291565 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[8]
0.017657652497291565 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[1]
0.01741340570151806 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[7]
0.013881932012736797 core_region_i/instr_mem/U5
0.01185967493802309 core_region_i/instr_mem/U7
0.01185967493802309 core_region_i/instr_mem/U10
0.012804806232452393 core_region_i/instr_mem/is_boot_q_reg
0.014276954345405102 core_region_i/instr_mem/U8
0.01540262158960104 core_region_i/instr_mem/U24
0.01208499539643526 core_region_i/instr_ram_mux_i/U14
0.013543471693992615 core_region_i/instr_ram_mux_i/U6
0.013543471693992615 core_region_i/instr_ram_mux_i/U31
0.015046189539134502 core_region_i/instr_ram_mux_i/U10
0.015046189539134502 core_region_i/instr_ram_mux_i/U17
0.015755994245409966 core_region_i/instr_ram_mux_i/U15
0.015755994245409966 core_region_i/instr_ram_mux_i/U21
0.015755994245409966 core_region_i/instr_ram_mux_i/U34
0.015105145052075386 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U31
0.015105145052075386 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U35
0.015105145052075386 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U52
0.013642300851643085 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U28
0.013642300851643085 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U30
0.012205233797430992 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U84
0.012205233797430992 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U26
0.011631621047854424 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][29]
0.013939747586846352 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U85
0.015360484831035137 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U94
0.015360484831035137 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U145
0.015836086124181747 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]
0.014952333644032478 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][18]
0.01338534988462925 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][17]
0.011982480064034462 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][17]
0.011982480064034462 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][2]
0.011587396264076233 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][27]
0.011587396264076233 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][2]
0.012527312152087688 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][27]
0.014084937050938606 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][22]
0.014084937050938606 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][22]
0.015416978858411312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][4]
0.015416978858411312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][4]
0.01568913273513317 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][14]
0.01568913273513317 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][14]
0.014672888442873955 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][23]
0.013118987902998924 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][23]
0.012859756126999855 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/Push_Pointer_CS_reg[1]
0.012859756126999855 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U160
0.01444375328719616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U45
0.01444375328719616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U49
0.01444375328719616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U50
0.015647385269403458 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U48
0.015647385269403458 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U147
0.015647385269403458 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U152
0.015657994896173477 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U11
0.015657994896173477 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U43
0.015657994896173477 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U44
0.01445501297712326 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U10
0.01445501297712326 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U148
0.01284729689359665 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U33
0.011682819575071335 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U29
0.011682819575071335 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U30
0.015647266060113907 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[4]
0.015647266060113907 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[3]
0.015451323240995407 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U31
0.015451323240995407 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U80
0.014167035929858685 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U11
0.014167035929858685 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U55
0.01262183953076601 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[2]
0.011655500158667564 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U65
0.011655500158667564 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U66
0.011655500158667564 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U76
0.01336665078997612 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[1]
0.015814965590834618 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U73
0.015814965590834618 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U75
0.015357731841504574 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC35_input_shift_reg_54
0.015357731841504574 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U77
0.0139289116486907 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC32_input_shift_reg_51
0.0139289116486907 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U67
0.0139289116486907 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U69
0.0139289116486907 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U37
0.0139289116486907 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U336
0.012374668382108212 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U330
0.012374668382108212 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U331
0.011543049477040768 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U319
0.011543049477040768 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U342
0.012080560438334942 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[10]
0.012080560438334942 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U298
0.012080560438334942 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U309
0.012080560438334942 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U310
0.013523854315280914 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[5]
0.013523854315280914 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U297
0.015029588714241982 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U27
0.015029588714241982 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U28
0.015029588714241982 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U300
0.015029588714241982 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U343
0.015754086896777153 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U429
0.015114948153495789 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[1]
0.015114948153495789 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[5]
0.013651321642100811 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U367
0.013651321642100811 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U428
0.012203248217701912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U427
0.01390267163515091 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/RR_FLAG_reg
0.01390267163515091 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U116
0.015332287177443504 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U50
0.015332287177443504 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U130
0.015332287177443504 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U10
0.015825824812054634 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/FE_DBTC16_grant_W
0.015825824812054634 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U76
0.015825824812054634 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U2
0.014955678954720497 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[1]
0.014955678954720497 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U51
0.014955678954720497 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U53
0.013391323387622833 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U35
0.013391323387622833 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U36
0.013391323387622833 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U49
0.013391323387622833 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U52
0.013391323387622833 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U54
0.011980932205915451 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[8]
0.011980932205915451 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U63
0.011980932205915451 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U132
0.011569528840482235 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U58
0.011569528840482235 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U60
0.011569528840482235 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U66
0.011569528840482235 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U67
0.012498226948082447 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[7]
0.014055266976356506 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U19
0.014055266976356506 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U19
0.015396879985928535 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U49
0.014683721587061882 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[0]
0.014683721587061882 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U6
0.014683721587061882 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U35
0.013132290914654732 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[1]
0.013132290914654732 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U25
0.013132290914654732 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U42
0.013132290914654732 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U43
0.011873116716742516 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][3]
0.011873116716742516 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U53
0.011729853227734566 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][3]
0.01284071709960699 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][9]
0.01284071709960699 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/clk_gate_AWLEN_REG_reg/latch
0.014425501227378845 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U52
0.015668269246816635 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][3]
0.015668269246816635 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U20
0.014475684612989426 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U70
0.015468893572688103 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/CS_reg[1]
0.015468893572688103 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U16
0.015468893572688103 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U25
0.01419205591082573 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/CS_reg[0]
0.01419205591082573 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U19
0.01419205591082573 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U20
0.01419205591082573 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U21
0.012644128873944283 FE_OFC33_n1
0.012644128873944283 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U18
0.011665195226669312 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U4
0.011665195226669312 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U34
0.01199156604707241 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U10
0.01199156604707241 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U39
0.01199156604707241 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U54
0.01199156604707241 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U56
0.013351842761039734 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U32
0.013351842761039734 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U33
0.013351842761039734 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U35
0.013351842761039734 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U43
0.013351842761039734 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U50
0.014907849952578545 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U22
0.014907849952578545 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U23
0.014907849952578545 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U25
0.014907849952578545 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U26
0.015815094113349915 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.015815094113349915 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U42
0.015815094113349915 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U48
0.013950608670711517 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/CTS_cdb_buf_00355
0.013950608670711517 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][0]
0.012392288073897362 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][2]
0.011546757072210312 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[7]/latch
0.011546757072210312 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][1]
0.012068493291735649 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[4]/latch
0.013506021350622177 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][3]
0.015016008168458939 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][0]
0.015016008168458939 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][0]
0.015754664316773415 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[5]/latch
0.015754664316773415 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][3]
0.015754664316773415 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U92
0.015130165964365005 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00338
0.015130165964365005 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][0]
0.013671228662133217 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.013671228662133217 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][3]
0.012217940762639046 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.012217940762639046 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][3]
0.011610373854637146 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.011610373854637146 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][1]
0.012366415932774544 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][2]
0.013884511776268482 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][0]
0.014972359873354435 peripherals_i/apb_uart_i/iLCR_reg[5]
0.014972359873354435 peripherals_i/apb_uart_i/iSCR_reg[3]
0.011993858963251114 peripherals_i/apb_uart_i/U161
0.011993858963251114 peripherals_i/apb_uart_i/U206
0.011566171422600746 peripherals_i/apb_uart_i/iSCR_reg[7]
0.012482522055506706 peripherals_i/apb_uart_i/U142
0.012482522055506706 peripherals_i/apb_uart_i/U143
0.012482522055506706 peripherals_i/apb_uart_i/U154
0.012482522055506706 peripherals_i/apb_uart_i/U193
0.012482522055506706 peripherals_i/apb_uart_i/U195
0.014037192799150944 peripherals_i/apb_uart_i/U94
0.014037192799150944 peripherals_i/apb_uart_i/U188
0.014037192799150944 peripherals_i/apb_uart_i/U190
0.014037192799150944 peripherals_i/apb_uart_i/U191
0.014037192799150944 peripherals_i/apb_uart_i/U207
0.01538635790348053 peripherals_i/apb_uart_i/U129
0.01538635790348053 peripherals_i/apb_uart_i/U134
0.01538635790348053 peripherals_i/apb_uart_i/U140
0.015693331137299538 peripherals_i/apb_uart_i/clk_gate_iIER_reg/latch
0.015693331137299538 peripherals_i/apb_uart_i/iIER_reg[1]
0.01470114290714264 peripherals_i/apb_uart_i/iDLM_reg[2]
0.013151220977306366 peripherals_i/apb_uart_i/iDLM_reg[7]
0.011883709579706192 peripherals_i/apb_uart_i/iDLM_reg[6]
0.011723766103386879 peripherals_i/apb_uart_i/UART_BG16/U23
0.011723766103386879 peripherals_i/apb_uart_i/iDLM_reg[4]
0.012824201956391335 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[12]
0.014408516697585583 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[14]
0.014408516697585583 peripherals_i/apb_uart_i/UART_BG16/U21
0.013814601115882397 core_region_i/instr_mem/U4
0.012046830728650093 core_region_i/instr_ram_mux_i/U30
0.013489093631505966 core_region_i/instr_ram_mux_i/U9
0.013489093631505966 core_region_i/instr_ram_mux_i/U26
0.013489093631505966 core_region_i/instr_ram_mux_i/U35
0.01497499831020832 core_region_i/instr_ram_mux_i/U8
0.01497499831020832 core_region_i/instr_ram_mux_i/U16
0.01497499831020832 core_region_i/instr_ram_mux_i/U23
0.01497499831020832 core_region_i/instr_ram_mux_i/U36
0.015676813200116158 core_region_i/instr_ram_mux_i/U5
0.015676813200116158 core_region_i/instr_ram_mux_i/U19
0.015676813200116158 core_region_i/instr_ram_mux_i/U27
0.015033183619379997 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U51
0.015033183619379997 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U57
0.015033183619379997 core_region_i/instr_ram_mux_i/U7
0.013586526736617088 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U37
0.013586526736617088 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U40
0.013586526736617088 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U46
0.013586526736617088 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U47
0.013586526736617088 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U56
0.012165110558271408 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U32
0.012165110558271408 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U44
0.011597111821174622 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][1]
0.011597111821174622 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U144
0.011597111821174622 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U50
0.011597111821174622 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U53
0.01237130630761385 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][1]
0.013876819983124733 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][26]
0.013876819983124733 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U93
0.01528046652674675 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][26]
0.01528046652674675 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U126
0.015750054270029068 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][16]
0.014876198023557663 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U120
0.01332731544971466 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][18]
0.01332731544971466 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U123
0.01155153289437294 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U111
0.012482063844799995 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U90
0.01402328908443451 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U105
0.015341239050030708 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U69
0.015610836446285248 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U132
0.014606054872274399 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U102
0.013069216161966324 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][20]
0.013069216161966324 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U114
0.011830775067210197 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][20]
0.011703429743647575 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][0]
0.01280945260077715 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][0]
0.01280945260077715 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U26
0.01437424123287201 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U46
0.01437424123287201 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U149
0.01556325051933527 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U150
0.015573225915431976 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U153
0.01438390463590622 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U151
0.01438390463590622 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U154
0.012794912792742252 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U31
0.012794912792742252 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U155
0.012794912792742252 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U156
0.011644548736512661 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U158
0.011720912531018257 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U6
0.011720912531018257 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U159
0.015375752002000809 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U59
0.015375752002000809 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U60
0.01410583220422268 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U56
0.01410583220422268 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U57
0.01410583220422268 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U79
0.012577472254633904 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U10
0.012577472254633904 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U30
0.012577472254633904 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U75
0.011621041223406792 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U64
0.011621041223406792 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U73
0.011959224008023739 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U68
0.011959224008023739 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U69
0.015728667378425598 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[19]
0.01527627743780613 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC33_input_shift_reg_52
0.01527627743780613 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U71
0.01527627743780613 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U36
0.01527627743780613 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U334
0.013863841071724892 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC34_input_shift_reg_53
0.013863841071724892 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U63
0.013863841071724892 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U35
0.013863841071724892 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U305
0.013863841071724892 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U335
0.01232786476612091 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC37_input_shift_reg_56
0.01232786476612091 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC36_input_shift_reg_55
0.01232786476612091 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U65
0.01232786476612091 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U63
0.01232786476612091 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U306
0.011506713926792145 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[23]
0.011506713926792145 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[9]
0.011506713926792145 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U62
0.01203947700560093 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[8]
0.01203947700560093 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U43
0.01203947700560093 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U307
0.01203947700560093 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U338
0.01203947700560093 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U341
0.013467843644320965 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U46
0.013467843644320965 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U345
0.014957773499190807 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[2]
0.014957773499190807 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U44
0.014957773499190807 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U71
0.014957773499190807 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U344
0.0156748965382576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[6]
0.0156748965382576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U70
0.015043210238218307 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_OFC137_trstn_i
0.015043210238218307 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[7]
0.013595813885331154 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[4]
0.013595813885331154 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U434
0.013595813885331154 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U456
0.012163343839347363 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U365
0.012163343839347363 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/FE_DBTC23_ID_int_3
0.015252003446221352 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U31
0.015739236027002335 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00318
0.014878791756927967 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[0]
0.014878791756927967 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U62
0.013332512229681015 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[2]
0.013332512229681015 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[3]
0.011938890442252159 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U56
0.011938890442252159 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U57
0.011533304117619991 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[5]
0.011533304117619991 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U61
0.011533304117619991 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U65
0.012452874332666397 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[6]
0.01399366743862629 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS_reg[1]
0.01399366743862629 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U17
0.01399366743862629 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U11
0.01399366743862629 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U12
0.01399366743862629 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U20
0.015321222133934498 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U48
0.015609018504619598 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U5
0.015609018504619598 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U12
0.015609018504619598 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U23
0.015609018504619598 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U24
0.015609018504619598 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U26
0.014616798609495163 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U18
0.014616798609495163 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U20
0.014616798609495163 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U21
0.014616798609495163 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U29
0.014616798609495163 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U47
0.013082433491945267 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U22
0.011836603283882141 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U18
0.011836603283882141 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U21
0.011693745851516724 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]
0.011693745851516724 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U17
0.01279066875576973 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U25
0.01279066875576973 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U71
0.01279066875576973 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U80
0.01279066875576973 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U88
0.014356208965182304 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]
0.014356208965182304 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U22
0.015583343803882599 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U24
0.014404288493096828 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][2]
0.012815607711672783 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][2]
0.012815607711672783 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U34
0.012815607711672783 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/U5
0.011655805632472038 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.011655805632472038 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U38
0.011655805632472038 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U40
0.011655805632472038 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/U6
0.015569936484098434 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U30
0.015393123961985111 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U4
0.015393123961985111 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U14
0.01413058489561081 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U22
0.01413058489561081 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U23
0.01413058489561081 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U24
0.012599536217749119 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/cg_cell/U2
0.011630660854279995 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U37
0.011952051892876625 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/CS_reg[1]
0.011952051892876625 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/CS_reg[0]
0.013295559212565422 FE_OFC34_n1
0.013295559212565422 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]
0.013295559212565422 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U41
0.014832716435194016 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]
0.014832716435194016 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U21
0.014832716435194016 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U47
0.015728803351521492 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/cg_cell/clk_en_reg
0.015728803351521492 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][5]
0.015291884541511536 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][6]
0.015291884541511536 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][6]
0.013885276392102242 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/cg_cell/U3
0.012345260940492153 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U87
0.012345260940492153 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U94
0.011510349810123444 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][1]
0.01202750951051712 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][3]
0.01202750951051712 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][0]
0.01345017459243536 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.01345017459243536 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U83
0.01494431123137474 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U85
0.01494431123137474 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U86
0.01494431123137474 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U90
0.01494431123137474 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U93
0.01494431123137474 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U97
0.015675438567996025 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][0]
0.015058242715895176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/U3
0.015058242715895176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U77
0.015058242715895176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U91
0.012177878059446812 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U73
0.012177878059446812 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U74
0.012177878059446812 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U81
0.012177878059446812 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U82
0.012322214432060719 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[6]/latch
0.012322214432060719 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][0]
0.015742775052785873 peripherals_i/apb_uart_i/iLCR_reg[3]
0.013352062553167343 peripherals_i/apb_uart_i/U196
0.011951658874750137 peripherals_i/apb_uart_i/U205
0.011951658874750137 peripherals_i/apb_uart_i/U208
0.011529969051480293 peripherals_i/apb_uart_i/iLCR_reg[7]
0.011529969051480293 peripherals_i/apb_uart_i/U185
0.012437330558896065 peripherals_i/apb_uart_i/U71
0.012437330558896065 peripherals_i/apb_uart_i/U83
0.012437330558896065 peripherals_i/apb_uart_i/U84
0.012437330558896065 peripherals_i/apb_uart_i/U93
0.012437330558896065 peripherals_i/apb_uart_i/U145
0.012437330558896065 peripherals_i/apb_uart_i/U170
0.012437330558896065 peripherals_i/apb_uart_i/U177
0.013975784182548523 peripherals_i/apb_uart_i/U125
0.013975784182548523 peripherals_i/apb_uart_i/U178
0.013975784182548523 peripherals_i/apb_uart_i/U179
0.013975784182548523 peripherals_i/apb_uart_i/U181
0.013975784182548523 peripherals_i/apb_uart_i/U187
0.015310810878872871 peripherals_i/apb_uart_i/UART_IIC/U4
0.015310810878872871 peripherals_i/apb_uart_i/U126
0.015310810878872871 peripherals_i/apb_uart_i/U138
0.015310810878872871 peripherals_i/apb_uart_i/U139
0.015310810878872871 peripherals_i/apb_uart_i/U183
0.015614954754710197 peripherals_i/apb_uart_i/CTS_ccl_a_buf_00037
0.015614954754710197 peripherals_i/apb_uart_i/U81
0.014634033665060997 peripherals_i/apb_uart_i/iIER_reg[2]
0.014634033665060997 peripherals_i/apb_uart_i/iIER_reg[0]
0.011847103014588356 peripherals_i/apb_uart_i/iDLM_reg[5]
0.01168776024132967 peripherals_i/apb_uart_i/UART_BG16/U24
0.01168776024132967 peripherals_i/apb_uart_i/UART_BG16/U35
0.012774376198649406 peripherals_i/apb_uart_i/UART_BG16/U33
0.012774376198649406 peripherals_i/apb_uart_i/UART_BG16/U70
0.012774376198649406 peripherals_i/apb_uart_i/UART_BG16/U74
0.014339452609419823 peripherals_i/apb_uart_i/UART_BG16/U75
0.01554819755256176 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[10]
0.012621751055121422 core_region_i/instr_ram_mux_i/U32
0.013818388804793358 core_region_i/instr_ram_mux_i/U25
0.014383593574166298 core_region_i/instr_ram_mux_i/U11
0.014383593574166298 core_region_i/instr_ram_mux_i/U28
0.013865578919649124 core_region_i/instr_ram_mux_i/U22
0.013865578919649124 core_region_i/instr_ram_mux_i/U29
0.012700991705060005 core_region_i/instr_ram_mux_i/U18
0.011556562036275864 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U39
0.011556562036275864 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U49
0.01172158494591713 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U43
0.014053447172045708 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[22]
0.014053447172045708 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U52
0.014053447172045708 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U54
0.012915581464767456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U24
0.012915581464767456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U51
0.012915581464767456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U53
0.011678592301905155 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U13
0.011678592301905155 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U17
0.011678592301905155 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U18
0.011678592301905155 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U23
0.011017664335668087 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U14
0.011017664335668087 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U55
0.011017664335668087 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U56
0.011447472497820854 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U34
0.012598796747624874 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U33
0.012598796747624874 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U45
0.012598796747624874 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U347
0.012598796747624874 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U353
0.013799786567687988 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U29
0.013799786567687988 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U30
0.013799786567687988 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U348
0.013799786567687988 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U349
0.013799786567687988 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U352
0.014378326013684273 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U340
0.013870388269424438 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_OFC237_n380
0.013870388269424438 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U339
0.012705210596323013 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U435
0.012705210596323013 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U439
0.012705210596323013 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U440
0.012705210596323013 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U455
0.011551670730113983 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U8
0.011551670730113983 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U9
0.011551670730113983 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U360
0.011551670730113983 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U362
0.011365490965545177 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[4]
0.01103933434933424 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U17
0.01103933434933424 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U89
0.011780747212469578 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U4
0.011780747212469578 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U6
0.013022666797041893 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U16
0.013022666797041893 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U13
0.013022666797041893 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U15
0.014092893339693546 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS_reg[2]
0.014092893339693546 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/CS_reg
0.014325626194477081 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS_reg[0]
0.013527244329452515 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U11
0.013527244329452515 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U14
0.013527244329452515 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U15
0.013527244329452515 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U27
0.013527244329452515 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U28
0.012291907332837582 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]
0.011288529261946678 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]
0.011288529261946678 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U15
0.011288529261946678 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U19
0.011172942817211151 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U5
0.011172942817211151 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U13
0.011172942817211151 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U81
0.011172942817211151 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U82
0.012055378407239914 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U39
0.012055378407239914 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U44
0.012055378407239914 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U46
0.012055378407239914 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U86
0.012055378407239914 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U87
0.013314997777342796 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U37
0.013314997777342796 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U38
0.013314997777342796 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U47
0.014279795810580254 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U45
0.014279795810580254 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U92
0.014279795810580254 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U9
0.01430116593837738 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.01430116593837738 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U4
0.01430116593837738 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U5
0.013351045548915863 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.013351045548915863 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.013351045548915863 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U7
0.013351045548915863 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U44
0.013351045548915863 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U45
0.012071417644619942 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U46
0.012071417644619942 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U47
0.012071417644619942 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.011137580499053001 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U41
0.011186867952346802 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/U7
0.012167390435934067 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/U11
0.01342700608074665 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U31
0.01342700608074665 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U32
0.01342700608074665 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/U4
0.014293508604168892 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U4
0.014293508604168892 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U33
0.014293508604168892 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U35
0.01415200438350439 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/cg_cell/U3
0.01415200438350439 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U3
0.01415200438350439 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U6
0.01415200438350439 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U7
0.013135822489857674 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/Pop_Pointer_CS_reg[0]
0.013135822489857674 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U11
0.013135822489857674 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U13
0.013135822489857674 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U15
0.013135822489857674 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U17
0.011903032660484314 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/CTS_cdb_buf_00365
0.011903032660484314 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.011903032660484314 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/Push_Pointer_CS_reg[0]
0.011122550815343857 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/CS_reg[0]
0.011380686424672604 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/U13
0.012461614795029163 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U20
0.012461614795029163 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/U10
0.012461614795029163 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/U11
0.013698356226086617 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U12
0.013698356226086617 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U13
0.013698356226086617 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/U6
0.01441890187561512 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U44
0.01441890187561512 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U14
0.014066213741898537 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.012932959944009781 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]
0.012932959944009781 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][0]
0.011692652478814125 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U80
0.011692652478814125 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][2]
0.01102060079574585 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][2]
0.012584568932652473 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][2]
0.012584568932652473 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][1]
0.01378896925598383 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U76
0.01378896925598383 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U78
0.01378896925598383 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U79
0.014378810301423073 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][2]
0.014378810301423073 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][1]
0.013882558792829514 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/clk_en_reg
0.013882558792829514 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U84
0.012721134349703789 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][1]
0.012721134349703789 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][2]
0.011563456617295742 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][1]
0.011078432202339172 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][2]
0.011078432202339172 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][1]
0.013746662996709347 peripherals_i/apb_uart_i/clk_gate_iMCR_reg/latch
0.013746662996709347 peripherals_i/apb_uart_i/iSCR_reg[4]
0.01250351220369339 peripherals_i/apb_uart_i/iSCR_reg[5]
0.01250351220369339 peripherals_i/apb_uart_i/U186
0.011375769041478634 peripherals_i/apb_uart_i/iSCR_reg[6]
0.011375769041478634 peripherals_i/apb_uart_i/U169
0.011036638170480728 peripherals_i/apb_uart_i/U172
0.011036638170480728 peripherals_i/apb_uart_i/U192
0.011768221855163574 peripherals_i/apb_uart_i/U86
0.011768221855163574 peripherals_i/apb_uart_i/U106
0.011768221855163574 peripherals_i/apb_uart_i/U147
0.011768221855163574 peripherals_i/apb_uart_i/U162
0.011768221855163574 peripherals_i/apb_uart_i/U174
0.013008266687393188 peripherals_i/apb_uart_i/U72
0.013008266687393188 peripherals_i/apb_uart_i/U80
0.013008266687393188 peripherals_i/apb_uart_i/U146
0.013008266687393188 peripherals_i/apb_uart_i/U152
0.0140845263376832 peripherals_i/apb_uart_i/U136
0.0140845263376832 peripherals_i/apb_uart_i/U137
0.0140845263376832 peripherals_i/apb_uart_i/U209
0.014330437406897545 peripherals_i/apb_uart_i/U96
0.012307041324675083 peripherals_i/apb_uart_i/iDLM_reg[3]
0.012307041324675083 peripherals_i/apb_uart_i/iDLM_reg[0]
0.011297039687633514 peripherals_i/apb_uart_i/UART_BG16/U27
0.011168193072080612 peripherals_i/apb_uart_i/UART_BG16/U28
0.011168193072080612 peripherals_i/apb_uart_i/UART_BG16/U36
0.011168193072080612 peripherals_i/apb_uart_i/UART_BG16/U37
0.012042349204421043 peripherals_i/apb_uart_i/UART_BG16/U25
0.012042349204421043 peripherals_i/apb_uart_i/UART_BG16/U64
0.012042349204421043 peripherals_i/apb_uart_i/UART_BG16/U65
0.012042349204421043 peripherals_i/apb_uart_i/UART_BG16/U67
0.012042349204421043 peripherals_i/apb_uart_i/UART_BG16/U69
0.013301615603268147 peripherals_i/apb_uart_i/UART_BG16/U22
0.013301615603268147 peripherals_i/apb_uart_i/UART_BG16/U34
0.013301615603268147 peripherals_i/apb_uart_i/UART_BG16/U68
0.013301615603268147 peripherals_i/apb_uart_i/UART_BG16/U72
0.013301615603268147 peripherals_i/apb_uart_i/UART_BG16/U73
0.014273918233811855 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[13]
0.012744619511067867 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[21]
0.0124923475086689 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[20]
0.011707058176398277 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[15]
0.011707058176398277 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[26]
0.011707058176398277 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U66
0.010853828862309456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U31
0.010853828862309456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U291
0.010853828862309456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U292
0.010398771613836288 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[25]
0.010398771613836288 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U65
0.010398771613836288 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U67
0.010697145015001297 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[24]
0.010697145015001297 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U60
0.010697145015001297 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U61
0.011493767611682415 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U5
0.011493767611682415 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U58
0.011493767611682415 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U59
0.01232445053756237 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[31]
0.01232445053756237 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U72
0.01232445053756237 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U350
0.01232445053756237 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U351
0.012724824249744415 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[0]
0.012724824249744415 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[1]
0.01237427070736885 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[2]
0.01237427070736885 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[3]
0.011569243855774403 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U441
0.011569243855774403 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U442
0.011569243855774403 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U445
0.010771747678518295 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U363
0.010771747678518295 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U364
0.010771747678518295 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U443
0.010771747678518295 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U444
0.010414309799671173 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U26
0.010927881114184856 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U3
0.010927881114184856 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U7
0.01178702525794506 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CS_reg[0]
0.01178702525794506 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CS_reg[1]
0.012688688933849335 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U12
0.012688688933849335 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U14
0.011283701285719872 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U8
0.01058974303305149 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U8
0.01058974303305149 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U9
0.01058974303305149 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U91
0.01050848513841629 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U11
0.01050848513841629 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U14
0.01050848513841629 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U89
0.011116225272417068 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U41
0.011116225272417068 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U42
0.011116225272417068 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U83
0.011116225272417068 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U84
0.011984508484601974 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U43
0.011984508484601974 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U48
0.011984508484601974 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/U3
0.012649556621909142 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/cg_cell/U2
0.012649556621909142 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[3]
0.012663738802075386 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CTS_cdb_buf_00320
0.012663738802075386 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CTS_cdb_buf_00321
0.012663738802075386 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]
0.012007759883999825 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/U5
0.012007759883999825 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/U7
0.01112482137978077 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.01112482137978077 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/U3
0.01112482137978077 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/U4
0.010481122881174088 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.01119534857571125 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/U10
0.012568848207592964 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/cg_cell/clk_en_reg
0.011866917833685875 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U8
0.011866917833685875 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U9
0.011866917833685875 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BW_DECODER/U8
0.011014854535460472 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/FE_PHC25_N55
0.011014854535460472 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.011014854535460472 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U12
0.011014854535460472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BW_DECODER/U2
0.010474689304828644 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U9
0.010474689304828644 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U11
0.010651422664523125 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U27
0.010651422664523125 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U28
0.010651422664523125 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/U5
0.01139623112976551 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/CS_reg[0]
0.01139623112976551 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U7
0.01139623112976551 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/U4
0.01139623112976551 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/U9
0.012248806655406952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][2]
0.012745363637804985 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[4]/latch
0.012745363637804985 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][1]
0.012501479126513004 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][2]
0.012501479126513004 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][1]
0.011719241738319397 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.011719241738319397 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][0]
0.010863618925213814 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][1]
0.010863618925213814 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U81
0.010400816798210144 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][2]
0.010400816798210144 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][0]
0.010690491646528244 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.010690491646528244 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][1]
0.01238282397389412 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][2]
0.011688191443681717 peripherals_i/apb_uart_i/UART_IF_RI/U12
0.011688191443681717 peripherals_i/apb_uart_i/UART_IF_RI/U13
0.012280941009521484 peripherals_i/apb_uart_i/iMCR_reg[2]
0.01142299734055996 peripherals_i/apb_uart_i/iMCR_reg[4]
0.01142299734055996 peripherals_i/apb_uart_i/iMCR_reg[3]
0.010645248927175999 peripherals_i/apb_uart_i/iMCR_reg[5]
0.010645248927175999 peripherals_i/apb_uart_i/iMCR_reg[0]
0.01041245274245739 peripherals_i/apb_uart_i/iMCR_reg[1]
0.01041245274245739 peripherals_i/apb_uart_i/U30
0.01041245274245739 peripherals_i/apb_uart_i/U197
0.01041245274245739 peripherals_i/apb_uart_i/U201
0.010919254273176193 peripherals_i/apb_uart_i/U155
0.010919254273176193 peripherals_i/apb_uart_i/U159
0.010919254273176193 peripherals_i/apb_uart_i/U166
0.011777136474847794 peripherals_i/apb_uart_i/U25
0.011777136474847794 peripherals_i/apb_uart_i/U130
0.011777136474847794 peripherals_i/apb_uart_i/U133
0.011777136474847794 peripherals_i/apb_uart_i/U157
0.011777136474847794 peripherals_i/apb_uart_i/U164
0.011777136474847794 peripherals_i/apb_uart_i/U199
0.012521611526608467 peripherals_i/apb_uart_i/UART_IIC/U12
0.012521611526608467 peripherals_i/apb_uart_i/U127
0.012521611526608467 peripherals_i/apb_uart_i/U150
0.012692125514149666 peripherals_i/apb_uart_i/iFCR_FIFO64E_reg
0.012147093191742897 peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[0]
0.012147093191742897 peripherals_i/apb_uart_i/iIER_reg[3]
0.010595753788948059 peripherals_i/apb_uart_i/iDLM_reg[1]
0.01050536148250103 peripherals_i/apb_uart_i/UART_BG16/U29
0.01050536148250103 peripherals_i/apb_uart_i/UART_BG16/U31
0.01050536148250103 peripherals_i/apb_uart_i/UART_BG16/U32
0.011107418686151505 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[9]
0.011107418686151505 peripherals_i/apb_uart_i/UART_BG16/U26
0.011107418686151505 peripherals_i/apb_uart_i/UART_BG16/U57
0.011107418686151505 peripherals_i/apb_uart_i/UART_BG16/U59
0.011975495144724846 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[15]
0.011975495144724846 peripherals_i/apb_uart_i/UART_BG16/U77
0.012645751237869263 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[11]
0.0112543273717165 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[50]
0.011593551374971867 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[48]
0.01029362715780735 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[27]
0.01029362715780735 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U32
0.009982790797948837 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U50
0.009982790797948837 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U64
0.010193124413490295 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[29]
0.010193124413490295 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U11
0.010193124413490295 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U12
0.010747510939836502 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[30]
0.010747510939836502 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U9
0.010747510939836502 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U10
0.011324184015393257 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U73
0.011324184015393257 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U161
0.011601255275309086 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/FE_OFC183_net21950
0.011601255275309086 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/clk_gate_crc_reg/latch
0.011356526985764503 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_OFC179_net22002
0.011356526985764503 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_gate_data_in_reg_reg/latch
0.011356526985764503 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U337
0.010795745998620987 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[0]
0.010795745998620987 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U446
0.010239467024803162 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U453
0.010239467024803162 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U454
0.010353985242545605 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U90
0.010353985242545605 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U15
0.010951290838420391 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U190
0.011575883254408836 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U193
0.010596852749586105 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U4
0.010596852749586105 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U6
0.010112162679433823 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/CS_reg[1]
0.010051868855953217 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U6
0.010051868855953217 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U7
0.010051868855953217 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U85
0.010469343513250351 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/Push_Pointer_CS_reg[0]
0.010469343513250351 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U90
0.010469343513250351 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/U4
0.011068310588598251 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/Push_Pointer_CS_reg[1]
0.011528020724654198 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U16
0.011538892984390259 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U28
0.011538892984390259 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U29
0.011538892984390259 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/U3
0.011538892984390259 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/U8
0.011087443679571152 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U13
0.011087443679571152 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/U9
0.011087443679571152 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/U12
0.01047990471124649 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U14
0.01047990471124649 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U15
0.01047990471124649 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U33
0.010038414038717747 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/U5
0.010066954419016838 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.010066954419016838 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.010066954419016838 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U8
0.0105400700122118 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.0105400700122118 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U7
0.0105400700122118 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.0105400700122118 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.011145388707518578 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U21
0.011145388707518578 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U29
0.011560947634279728 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U34
0.011560947634279728 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U3
0.01149224303662777 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BW_DECODER/U3
0.01149224303662777 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BW_DECODER/U5
0.011003251187503338 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/CTS_cdb_buf_00366
0.011003251187503338 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BW_DECODER/U2
0.011003251187503338 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BW_DECODER/U7
0.011003251187503338 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BW_DECODER/U9
0.011003251187503338 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U3
0.010409357026219368 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BW_DECODER/U3
0.010409357026219368 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BW_DECODER/U5
0.010409357026219368 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U7
0.010409357026219368 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U3
0.010409357026219368 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U15
0.010409357026219368 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U16
0.01003113854676485 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U13
0.01003113854676485 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U14
0.01003113854676485 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U23
0.010149670764803886 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U8
0.010149670764803886 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U9
0.010149670764803886 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U11
0.010149670764803886 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U24
0.010149670764803886 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/U7
0.01066238060593605 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/CS_reg[1]
0.01066238060593605 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U12
0.01066238060593605 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U13
0.01066238060593605 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/U12
0.011250920593738556 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U78
0.011594538576900959 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[7]/latch
0.011594538576900959 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][0]
0.011427339166402817 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U85
0.01030045747756958 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U74
0.01030045747756958 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U83
0.01030045747756958 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U84
0.01030045747756958 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U89
0.009984205476939678 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00337
0.009984205476939678 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell/U3
0.009984205476939678 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U77
0.009984205476939678 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U92
0.010188523679971695 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][0]
0.010188523679971695 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U75
0.010188523679971695 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U82
0.010188523679971695 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U90
0.010740785859525204 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.010740785859525204 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][2]
0.011319193057715893 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][1]
0.010290736332535744 peripherals_i/apb_uart_i/UART_IF_RI/U6
0.010290736332535744 peripherals_i/apb_uart_i/UART_IF_RI/U7
0.010290736332535744 peripherals_i/apb_uart_i/UART_IF_RI/U9
0.010863916017115116 peripherals_i/apb_uart_i/UART_IF_RI/iCount_reg[1]
0.010863916017115116 peripherals_i/apb_uart_i/UART_IF_RI/U8
0.010863916017115116 peripherals_i/apb_uart_i/UART_IF_RI/U10
0.010863916017115116 peripherals_i/apb_uart_i/UART_IF_RI/U11
0.011407256126403809 peripherals_i/apb_uart_i/UART_IF_RI/iCount_reg[0]
0.011407256126403809 peripherals_i/apb_uart_i/UART_IF_RI/U4
0.011600213125348091 peripherals_i/apb_uart_i/UART_IF_RI/Q_reg
0.011600213125348091 peripherals_i/apb_uart_i/UART_IF_RI/U5
0.011275690980255604 peripherals_i/apb_uart_i/U189
0.010685151442885399 peripherals_i/apb_uart_i/UART_ED_RI/iDd_reg
0.01015076506882906 peripherals_i/apb_uart_i/iMSR_TERI_reg
0.01015076506882906 peripherals_i/apb_uart_i/U114
0.00999368354678154 peripherals_i/apb_uart_i/UART_IIC/U11
0.00999368354678154 peripherals_i/apb_uart_i/U48
0.00999368354678154 peripherals_i/apb_uart_i/U107
0.00999368354678154 peripherals_i/apb_uart_i/U168
0.010348102077841759 peripherals_i/apb_uart_i/U158
0.010348102077841759 peripherals_i/apb_uart_i/U165
0.010348102077841759 peripherals_i/apb_uart_i/U175
0.010348102077841759 peripherals_i/apb_uart_i/U176
0.01094459742307663 peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[1]
0.01094459742307663 peripherals_i/apb_uart_i/UART_IIC/U8
0.011461165733635426 peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[3]
0.011461165733635426 peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[2]
0.011461165733635426 peripherals_i/apb_uart_i/U148
0.011578528210520744 peripherals_i/apb_uart_i/iFCR_FIFOEnable_reg
0.01060444489121437 peripherals_i/apb_uart_i/iDLL_reg[7]
0.010116586461663246 peripherals_i/apb_uart_i/iDLL_reg[5]
0.010116586461663246 peripherals_i/apb_uart_i/iDLL_reg[1]
0.010049985721707344 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[8]
0.010049985721707344 peripherals_i/apb_uart_i/iDLL_reg[4]
0.010463572107255459 peripherals_i/apb_uart_i/UART_BG16/U47
0.010463572107255459 peripherals_i/apb_uart_i/UART_BG16/U56
0.010463572107255459 peripherals_i/apb_uart_i/UART_BG16/U60
0.011062447912991047 peripherals_i/apb_uart_i/UART_BG16/U55
0.011062447912991047 peripherals_i/apb_uart_i/UART_BG16/U61
0.011062447912991047 peripherals_i/apb_uart_i/UART_BG16/U76
0.011595705524086952 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[49]
0.011595705524086952 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[47]
0.011022485792636871 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[53]
0.011022485792636871 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[42]
0.010073884390294552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[28]
0.010073884390294552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U49
0.010073884390294552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U293
0.010305255651473999 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U294
0.010305255651473999 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U295
0.010903742164373398 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U296
0.010903742164373398 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U301
0.010903742164373398 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U355
0.011523498222231865 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_OFC180_net22022
0.011523498222231865 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[0]
0.011523498222231865 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U164
0.011818541213870049 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/clk_gate_data_out_shift_reg_reg/latch
0.011818541213870049 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U131
0.011550210416316986 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/clk_gate_internal_reg_error_reg/latch
0.010940546169877052 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/clk_gate_address_counter_reg/latch
0.010940546169877052 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U477
0.010335179045796394 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U9
0.010335179045796394 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U358
0.010383393615484238 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U79
0.010997877456247807 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/FE_OFC181_net22039
0.010088913142681122 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U95
0.010479271411895752 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U85
0.010479271411895752 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U192
0.011123011820018291 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U89
0.01167408749461174 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U88
0.01167408749461174 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U182
0.011789749376475811 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U187
0.011789749376475811 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U189
0.011370785534381866 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U194
0.010724296793341637 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U186
0.010724296793341637 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U7
0.010724296793341637 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U9
0.010724296793341637 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U16
0.010195938870310783 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U15
0.010124636813998222 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/CS_reg[0]
0.011704756878316402 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/CS_reg[0]
0.011720486916601658 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U8
0.011720486916601658 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U9
0.011720486916601658 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U14
0.011720486916601658 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/U5
0.011242270469665527 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U12
0.011242270469665527 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U10
0.010597657412290573 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/CS_reg[0]
0.010597657412290573 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U10
0.0101312305778265 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.0101312305778265 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.010168113745748997 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U5
0.010168113745748997 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/U3
0.010168113745748997 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/U4
0.010680180042982101 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.010680180042982101 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.010680180042982101 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U6
0.011331655085086823 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U3
0.011331655085086823 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U23
0.011331655085086823 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U37
0.011776475235819817 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U5
0.011776475235819817 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U36
0.011776475235819817 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/U12
0.011698140762746334 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BW_DECODER/U7
0.011698140762746334 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BW_DECODER/U9
0.011698140762746334 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.011166070587933064 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BW_DECODER/U8
0.011166070587933064 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.011166070587933064 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U5
0.011166070587933064 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.011166070587933064 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.010520334355533123 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.010520334355533123 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U8
0.010106595233082771 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/U5
0.010106595233082771 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/U11
0.010228018276393414 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U26
0.010228018276393414 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/U4
0.010228018276393414 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/U10
0.011777253821492195 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U93
0.011602712795138359 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][0]
0.011031605303287506 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[5]/latch
0.011031605303287506 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][1]
0.010407613590359688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U76
0.010407613590359688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U91
0.010075338184833527 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell/clk_en_reg
0.010075338184833527 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][2]
0.01030030194669962 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U72
0.01089656911790371 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[6]/latch
0.01089656911790371 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][0]
0.011518245562911034 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][2]
0.011518245562911034 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][1]
0.010080177336931229 FE_OFC36_n1
0.010378166101872921 peripherals_i/apb_uart_i/UART_IS_RI/iD_reg[0]
0.010378166101872921 peripherals_i/apb_uart_i/UART_IS_RI/iD_reg[0]
0.010378166101872921 peripherals_i/apb_uart_i/UART_IS_RI/iD_reg[1]
0.01157458871603012 peripherals_i/apb_uart_i/UART_IF_DCD/U8
0.01157458871603012 peripherals_i/apb_uart_i/UART_IF_DCD/U10
0.01157458871603012 peripherals_i/apb_uart_i/UART_IF_DCD/U11
0.011784819886088371 peripherals_i/apb_uart_i/UART_IF_DCD/iCount_reg[1]
0.011784819886088371 peripherals_i/apb_uart_i/UART_IF_DCD/Q_reg
0.011442167684435844 peripherals_i/apb_uart_i/U173
0.010815516114234924 peripherals_i/apb_uart_i/UART_ED_RI/U4
0.010815516114234924 peripherals_i/apb_uart_i/UART_ED_DCD/U5
0.010815516114234924 peripherals_i/apb_uart_i/U108
0.010087677277624607 peripherals_i/apb_uart_i/UART_IIC/U10
0.010087677277624607 peripherals_i/apb_uart_i/U109
0.010473108850419521 peripherals_i/apb_uart_i/UART_IIC/U6
0.010473108850419521 peripherals_i/apb_uart_i/U87
0.010473108850419521 peripherals_i/apb_uart_i/U151
0.010473108850419521 peripherals_i/apb_uart_i/U200
0.011116056703031063 peripherals_i/apb_uart_i/UART_IIC/U5
0.011116056703031063 peripherals_i/apb_uart_i/U75
0.011116056703031063 peripherals_i/apb_uart_i/U149
0.011116056703031063 peripherals_i/apb_uart_i/U156
0.011670397594571114 peripherals_i/apb_uart_i/UART_IIC/U14
0.011670397594571114 peripherals_i/apb_uart_i/U171
0.011670397594571114 peripherals_i/apb_uart_i/U180
0.011378676630556583 peripherals_i/apb_uart_i/FE_OFC115_n1
0.011378676630556583 peripherals_i/apb_uart_i/iDLL_reg[6]
0.010732781141996384 peripherals_i/apb_uart_i/iDLL_reg[2]
0.010732781141996384 peripherals_i/apb_uart_i/iDLL_reg[0]
0.010200990363955498 peripherals_i/apb_uart_i/UART_BG16/U14
0.010200990363955498 peripherals_i/apb_uart_i/UART_BG16/U15
0.010122902691364288 peripherals_i/apb_uart_i/UART_BG16/U12
0.010122902691364288 peripherals_i/apb_uart_i/UART_BG16/U13
0.010122902691364288 peripherals_i/apb_uart_i/UART_BG16/U30
0.010562742128968239 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[1]
0.010562742128968239 peripherals_i/apb_uart_i/UART_BG16/U46
0.010562742128968239 peripherals_i/apb_uart_i/UART_BG16/U62
0.010562742128968239 peripherals_i/apb_uart_i/UART_BG16/U63
0.011204106733202934 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[7]
0.01170271448791027 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[0]
0.013117736205458641 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[52]
0.013117736205458641 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[51]
0.012853162363171577 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[41]
0.012005340307950974 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[54]
0.012005340307950974 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[40]
0.011084727011620998 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[46]
0.010602910071611404 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC26_module_id_in_1
0.010602910071611404 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U23
0.010602910071611404 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[44]
0.01094923447817564 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[36]
0.01094923447817564 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[35]
0.011839829385280609 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[34]
0.011839829385280609 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[33]
0.012760334648191929 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U8
0.012760334648191929 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[0]
0.013196183368563652 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/clk_gate_operation_reg/latch
0.013196183368563652 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U157
0.013196183368563652 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U236
0.012792580761015415 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/operation_reg[0]
0.012792580761015415 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U478
0.011880573816597462 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/operation_reg[2]
0.011880573816597462 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U8
0.010975198820233345 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U11
0.010975198820233345 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U13
0.010975198820233345 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U82
0.010975198820233345 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U137
0.010975198820233345 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U359
0.010591465048491955 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U6
0.010591465048491955 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U77
0.010591465048491955 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U138
0.011041304096579552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U80
0.011955338530242443 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_gate_wr_reg_reg/latch
0.011955338530242443 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U7
0.012821469455957413 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/wr_reg_reg
0.013128077611327171 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_reg
0.012615201994776726 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U83
0.010626034811139107 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U96
0.011208266019821167 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U91
0.011208266019821167 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U191
0.012165585532784462 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/FE_RC_12_0
0.012165585532784462 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U183
0.012983351945877075 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U86
0.013151830062270164 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U195
0.0125238336622715 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U188
0.0125238336622715 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U196
0.011557038873434067 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U10
0.010766513645648956 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U12
0.010766513645648956 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U13
0.010657314211130142 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U14
0.013009442016482353 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/CS_reg[1]
0.013009442016482353 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U13
0.01303667388856411 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U12
0.01303667388856411 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U27
0.011376401409506798 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U23
0.010744668543338776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U5
0.011507326737046242 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BW_DECODER/U7
0.011507326737046242 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BW_DECODER/U9
0.01247556321322918 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/U7
0.01313471607863903 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/U5
0.013014132156968117 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.013014132156968117 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.013014132156968117 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.012217659503221512 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U6
0.011252054944634438 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.011252054944634438 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/U4
0.010632403194904327 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.010632403194904327 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/U3
0.010810507461428642 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U3
0.011623702943325043 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CS_reg[0]
0.011623702943325043 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U4
0.012563714757561684 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U6
0.012563714757561684 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U29
0.012563714757561684 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U30
0.012563714757561684 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U57
0.013118414208292961 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell/U2
0.013118414208292961 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U53
0.013118414208292961 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U54
0.012863043695688248 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U52
0.012863043695688248 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U59
0.012863043695688248 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U61
0.012018552049994469 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U63
0.011095291003584862 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U64
0.010604985058307648 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U46
0.010604985058307648 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U65
0.010604985058307648 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U67
0.010941834188997746 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U66
0.010941834188997746 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U71
0.010941834188997746 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U80
0.010941834188997746 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U87
0.010941834188997746 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U88
0.011829139664769173 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.011945106089115143 peripherals_i/apb_uart_i/UART_IS_DCD/iD_reg[0]
0.011945106089115143 peripherals_i/apb_uart_i/UART_IS_DCD/iD_reg[0]
0.011945106089115143 peripherals_i/apb_uart_i/UART_IS_DCD/iD_reg[1]
0.012814867310225964 peripherals_i/apb_uart_i/UART_IF_DCD/U6
0.012814867310225964 peripherals_i/apb_uart_i/UART_IF_DCD/U7
0.012814867310225964 peripherals_i/apb_uart_i/UART_IF_DCD/U9
0.013130918145179749 peripherals_i/apb_uart_i/UART_IF_DCD/U4
0.013130918145179749 peripherals_i/apb_uart_i/UART_IF_DCD/U5
0.013130918145179749 peripherals_i/apb_uart_i/UART_IF_DCD/U12
0.013130918145179749 peripherals_i/apb_uart_i/UART_IF_DCD/U13
0.012625830247998238 peripherals_i/apb_uart_i/UART_IF_DCD/iCount_reg[0]
0.011698776856064796 peripherals_i/apb_uart_i/UART_ED_DSR/U4
0.011698776856064796 peripherals_i/apb_uart_i/UART_ED_DSR/U5
0.011698776856064796 peripherals_i/apb_uart_i/UART_ED_DCD/iDd_reg
0.011698776856064796 peripherals_i/apb_uart_i/UART_ED_DCD/U4
0.010861534625291824 peripherals_i/apb_uart_i/iMSR_dDSR_reg
0.010861534625291824 peripherals_i/apb_uart_i/U110
0.010861534625291824 peripherals_i/apb_uart_i/U111
0.010624260641634464 peripherals_i/apb_uart_i/iMSR_dDCD_reg
0.011199184693396091 peripherals_i/apb_uart_i/iCharTimeout_reg
0.011199184693396091 peripherals_i/apb_uart_i/iMSR_dCTS_reg
0.012155340984463692 peripherals_i/apb_uart_i/U76
0.012155340984463692 peripherals_i/apb_uart_i/U77
0.012155340984463692 peripherals_i/apb_uart_i/U163
0.012155340984463692 peripherals_i/apb_uart_i/U194
0.012977972626686096 peripherals_i/apb_uart_i/clk_gate_iFCR_RXTrigger_reg/latch
0.012977972626686096 peripherals_i/apb_uart_i/iFCR_RXTrigger_reg[1]
0.013156691566109657 peripherals_i/apb_uart_i/iFCR_RXTrigger_reg[0]
0.01253567636013031 peripherals_i/apb_uart_i/iDLL_reg[3]
0.011569742113351822 peripherals_i/apb_uart_i/UART_BG16/U10
0.010774083435535431 peripherals_i/apb_uart_i/UART_BG16/U7
0.010774083435535431 peripherals_i/apb_uart_i/UART_BG16/U11
0.010774083435535431 peripherals_i/apb_uart_i/UART_BG16/U20
0.010654754936695099 peripherals_i/apb_uart_i/UART_BG16/U8
0.010654754936695099 peripherals_i/apb_uart_i/UART_BG16/U38
0.010654754936695099 peripherals_i/apb_uart_i/UART_BG16/U40
0.010654754936695099 peripherals_i/apb_uart_i/UART_BG16/U54
0.011307768523693085 peripherals_i/apb_uart_i/UART_BG16/U44
0.012262379750609398 peripherals_i/apb_uart_i/UART_BG16/U9
0.012262379750609398 peripherals_i/apb_uart_i/UART_BG16/U52
0.013006327673792839 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[6]
0.014382772147655487 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[43]
0.011912470683455467 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[55]
0.011912470683455467 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[45]
0.011238928884267807 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[37]
0.011722257360816002 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U229
0.012965818867087364 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U235
0.012965818867087364 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U239
0.014250869862735271 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U7
0.014250869862735271 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U357
0.014858385547995567 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U4
0.014858385547995567 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U288
0.014292660169303417 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/operation_reg[3]
0.014292660169303417 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/operation_reg[1]
0.013016629964113235 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U100
0.013016629964113235 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U476
0.011750411242246628 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U6
0.011750411242246628 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U159
0.011214073747396469 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U158
0.011843731626868248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_o_reg
0.011843731626868248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U73
0.013122836127877235 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U80
0.013122836127877235 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U81
0.013122836127877235 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U82
0.014335268177092075 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_tff2_reg
0.014335268177092075 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_tff2q_reg
0.014765584841370583 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_tff1_reg
0.011270953342318535 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U97
0.014561895281076431 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U197
0.014795687049627304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U198
0.013916390016674995 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/axi_fsm_state_reg[0]
0.012563941068947315 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_wbff2q_reg
0.012563941068947315 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U185
0.011458495631814003 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/CS_reg[0]
0.011458495631814003 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/CS_reg
0.01130620576441288 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/CS_reg[1]
0.012228806503117085 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U10
0.012228806503117085 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U37
0.014598580077290535 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]
0.013652201741933823 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U25
0.012319860979914665 FE_OFC29_n1
0.011356430128216743 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BW_DECODER/U5
0.012501496821641922 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BW_DECODER/U3
0.012501496821641922 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BW_DECODER/U8
0.013853318989276886 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U25
0.013853318989276886 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/U3
0.014772935770452023 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U5
0.014602713286876678 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.013488030061125755 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U7
0.013488030061125755 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U6
0.013488030061125755 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.01213742047548294 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.011520639061927795 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U19
0.01397431455552578 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U12
0.01397431455552578 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U55
0.014751482754945755 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U9
0.014751482754945755 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U44
0.01439613476395607 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U25
0.01321692205965519 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U28
0.01321692205965519 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U50
0.01321692205965519 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U51
0.01321692205965519 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U60
0.011927083134651184 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U47
0.011927083134651184 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U48
0.011927083134651184 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U49
0.011241759173572063 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U21
0.011241759173572063 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U22
0.011241759173572063 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U23
0.011241759173572063 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U68
0.011711876839399338 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U69
0.011711876839399338 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U79
0.012950826436281204 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][0]
0.014239813201129436 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][2]
0.014239813201129436 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][1]
0.011214736849069595 peripherals_i/apb_uart_i/U117
0.011214736849069595 peripherals_i/apb_uart_i/U118
0.0118325874209404 peripherals_i/apb_uart_i/iTimeoutCount_reg[1]
0.0118325874209404 peripherals_i/apb_uart_i/U116
0.013108387589454651 peripherals_i/apb_uart_i/iTimeoutCount_reg[0]
0.014325913041830063 peripherals_i/apb_uart_i/iTimeoutCount_reg[4]
0.014769457280635834 peripherals_i/apb_uart_i/iTimeoutCount_reg[5]
0.014064944349229336 peripherals_i/apb_uart_i/UART_BG16/BAUDTICK_reg
0.01277017593383789 peripherals_i/apb_uart_i/UART_ED_CTS/iDd_reg
0.01277017593383789 peripherals_i/apb_uart_i/UART_ED_DSR/iDd_reg
0.011600375175476074 peripherals_i/apb_uart_i/UART_ED_CTS/U4
0.011268493719398975 peripherals_i/apb_uart_i/U49
0.011268493719398975 peripherals_i/apb_uart_i/U112
0.011268493719398975 peripherals_i/apb_uart_i/U113
0.012071162462234497 peripherals_i/apb_uart_i/U89
0.013406203128397465 peripherals_i/apb_uart_i/iLSR_PE_reg
0.013406203128397465 peripherals_i/apb_uart_i/U60
0.014554347842931747 peripherals_i/apb_uart_i/U184
0.014554347842931747 peripherals_i/apb_uart_i/U198
0.014802435413002968 peripherals_i/apb_uart_i/U34
0.014802435413002968 peripherals_i/apb_uart_i/U40
0.014802435413002968 peripherals_i/apb_uart_i/U44
0.013932890258729458 peripherals_i/apb_uart_i/U37
0.012581640854477882 peripherals_i/apb_uart_i/UART_BG16/U18
0.012581640854477882 peripherals_i/apb_uart_i/UART_BG16/U19
0.011469006538391113 peripherals_i/apb_uart_i/UART_BG16/U6
0.011469006538391113 peripherals_i/apb_uart_i/UART_BG16/U16
0.011302530765533447 peripherals_i/apb_uart_i/UART_BG16/U17
0.011302530765533447 peripherals_i/apb_uart_i/UART_BG16/U48
0.01221640594303608 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[2]
0.01221640594303608 peripherals_i/apb_uart_i/UART_BG16/U4
0.01221640594303608 peripherals_i/apb_uart_i/UART_BG16/U42
0.013552346266806126 peripherals_i/apb_uart_i/UART_BG16/U53
0.014594023115932941 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[4]
0.014594023115932941 peripherals_i/apb_uart_i/UART_BG16/U5
0.0153608787804842 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U197
0.012442270293831825 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U187
0.011645587161183357 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U209
0.01221494097262621 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U114
0.01221494097262621 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U231
0.013682099059224129 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC28_module_id_in_3
0.013682099059224129 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC27_module_id_in_2
0.013682099059224129 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U116
0.015198434703052044 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC29_module_id_in_4
0.015198434703052044 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U156
0.015198434703052044 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U233
0.015914984047412872 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U284
0.015246490016579628 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/module_state_reg[3]
0.015246490016579628 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U94
0.01373968180269003 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U127
0.01373968180269003 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U287
0.01373968180269003 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U354
0.012244973331689835 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U106
0.011612722650170326 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U234
0.011612722650170326 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U235
0.012357886880636215 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U85
0.01387014426290989 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U83
0.01387014426290989 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U84
0.012059859000146389 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U92
0.012059859000146389 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U93
0.01168285496532917 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_reg
0.01168285496532917 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg
0.014218572527170181 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_wbff1_reg
0.014218572527170181 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_wbff2_reg
0.015565312467515469 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/axi_fsm_state_reg[1]
0.015565312467515469 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U87
0.01584066078066826 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U180
0.014802028425037861 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U184
0.011900481767952442 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U4
0.011721944436430931 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U56
0.012813151814043522 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U55
0.014392780140042305 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U39
0.014392780140042305 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U41
0.015614761970937252 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U43
0.015662401914596558 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]
0.015662401914596558 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][5]
0.014497724361717701 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.014497724361717701 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][6]
0.012923602014780045 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]
0.011878031305968761 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BW_DECODER/U2
0.013134170323610306 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U15
0.01472927164286375 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U14
0.01472927164286375 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/U8
0.015814248472452164 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/U9
0.015612639486789703 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.015612639486789703 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U5
0.014296197332441807 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.014296197332441807 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.014296197332441807 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U8
0.011975700967013836 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U7
0.0157956350594759 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U20
0.0157956350594759 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U26
0.015376400202512741 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Push_Pointer_CS_reg[2]
0.015376400202512741 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U32
0.013983502984046936 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U27
0.013983502984046936 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U37
0.012459415942430496 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U35
0.012459415942430496 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U43
0.012459415942430496 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U73
0.011648859828710556 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U34
0.011648859828710556 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U38
0.012202629819512367 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U31
0.012202629819512367 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U70
0.011613413691520691 peripherals_i/apb_uart_i/U98
0.011613413691520691 peripherals_i/apb_uart_i/U100
0.012344632297754288 peripherals_i/apb_uart_i/iTimeoutCount_reg[2]
0.012344632297754288 peripherals_i/apb_uart_i/U123
0.013852990232408047 peripherals_i/apb_uart_i/clk_gate_iTimeoutCount_reg/latch
0.013852990232408047 peripherals_i/apb_uart_i/iTimeoutCount_reg[3]
0.015292318537831306 peripherals_i/apb_uart_i/U97
0.015292318537831306 peripherals_i/apb_uart_i/U102
0.015292318537831306 peripherals_i/apb_uart_i/U124
0.014985226094722748 peripherals_i/apb_uart_i/U105
0.013455670326948166 peripherals_i/apb_uart_i/U10
0.012073207646608353 peripherals_i/apb_uart_i/UART_ED_CTS/U5
0.012073207646608353 peripherals_i/apb_uart_i/iRTS_reg
0.011679967865347862 peripherals_i/apb_uart_i/U92
0.012626433745026588 peripherals_i/apb_uart_i/iLSR_OE_reg
0.014201647602021694 peripherals_i/apb_uart_i/U91
0.015556377358734608 peripherals_i/apb_uart_i/iFCR_RXFIFOReset_reg
0.015556377358734608 peripherals_i/apb_uart_i/U45
0.015556377358734608 peripherals_i/apb_uart_i/U46
0.01584859937429428 peripherals_i/apb_uart_i/U43
0.011912869289517403 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[3]
0.011717569082975388 peripherals_i/apb_uart_i/UART_BG16/U49
0.01437778677791357 peripherals_i/apb_uart_i/UART_BG16/U50
0.01437778677791357 peripherals_i/apb_uart_i/UART_BG16/U51
0.015609290450811386 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[5]
0.015065189450979233 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U135
0.013734059408307076 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U215
0.012287047691643238 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U199
0.011527864262461662 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U227
0.011527864262461662 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[39]
0.012068258598446846 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U233
0.013462891802191734 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U65
0.013462891802191734 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U66
0.014904499053955078 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U59
0.01558549515902996 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U155
0.01558549515902996 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U302
0.014949169009923935 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U72
0.014949169009923935 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U95
0.013515714555978775 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U88
0.013515714555978775 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U107
0.013515714555978775 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U286
0.012094235047698021 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U67
0.012094235047698021 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U93
0.012094235047698021 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U153
0.012094235047698021 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U285
0.011493779718875885 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U124
0.01220422238111496 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U79
0.01220422238111496 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U125
0.01220422238111496 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U128
0.015009630471467972 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/bit_count_reg[4]
0.015494785271584988 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/bit_count_reg[5]
0.015494785271584988 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U269
0.014691077172756195 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U277
0.015253230929374695 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U100
0.015514608472585678 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][3]
0.015514608472585678 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U107
0.014526287093758583 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][4]
0.013007293455302715 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][2]
0.011766776442527771 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U79
0.012637878768146038 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U34
0.01414230465888977 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U50
0.01414230465888977 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U54
0.015306118875741959 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U20
0.015306118875741959 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U21
0.015351969748735428 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U23
0.015351969748735428 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U42
0.014243653044104576 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.014243653044104576 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][6]
0.012745223939418793 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U44
0.012745223939418793 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U47
0.012941891327500343 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U12
0.014458384364843369 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U13
0.014458384364843369 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U22
0.01529755163937807 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.01529755163937807 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/U5
0.014045072719454765 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/U3
0.014045072719454765 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/U4
0.012528464198112488 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.012528464198112488 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][0]
0.01460314728319645 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CS_reg[1]
0.015478471294045448 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Push_Pointer_CS_reg[0]
0.01375421229749918 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Push_Pointer_CS_reg[1]
0.01375421229749918 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U36
0.012303249910473824 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U17
0.012303249910473824 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U18
0.01153087429702282 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U40
0.01153087429702282 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U42
0.01205645501613617 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U16
0.01205645501613617 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U33
0.01205645501613617 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U39
0.0149646932259202 peripherals_i/apb_uart_i/UART_BG2/U6
0.0149646932259202 peripherals_i/apb_uart_i/UART_BG2/U8
0.013535786420106888 peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[0]
0.012109309434890747 peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[2]
0.012109309434890747 peripherals_i/apb_uart_i/UART_BG2/U4
0.011494457721710205 peripherals_i/apb_uart_i/UART_BG2/U5
0.011494457721710205 peripherals_i/apb_uart_i/UART_BG2/U10
0.01219162531197071 peripherals_i/apb_uart_i/UART_BG2/iQ_reg
0.013628288172185421 peripherals_i/apb_uart_i/U119
0.013628288172185421 peripherals_i/apb_uart_i/U120
0.014999045990407467 peripherals_i/apb_uart_i/UART_RX/U90
0.015499083325266838 peripherals_i/apb_uart_i/U115
0.015499083325266838 peripherals_i/apb_uart_i/U122
0.01470768079161644 peripherals_i/apb_uart_i/U104
0.013251826167106628 peripherals_i/apb_uart_i/U65
0.013251826167106628 peripherals_i/apb_uart_i/U182
0.01193549670279026 peripherals_i/apb_uart_i/U29
0.011560114100575447 peripherals_i/apb_uart_i/U47
0.012459319084882736 peripherals_i/apb_uart_i/iLSR_BI_reg
0.012459319084882736 peripherals_i/apb_uart_i/U90
0.0139568280428648 peripherals_i/apb_uart_i/iLSR_FE_reg
0.0139568280428648 peripherals_i/apb_uart_i/U36
0.015244796872138977 peripherals_i/apb_uart_i/U26
0.015522237867116928 peripherals_i/apb_uart_i/U41
0.014544885605573654 peripherals_i/apb_uart_i/U42
0.013027258217334747 peripherals_i/apb_uart_i/U38
0.013757798820734024 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U193
0.011586584150791168 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[38]
0.01099210511893034 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U205
0.011412188410758972 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U232
0.011412188410758972 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U223
0.012499365955591202 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U117
0.013623582199215889 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U19
0.013623582199215889 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U64
0.013623582199215889 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U356
0.014154532924294472 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U154
0.013657729141414165 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U119
0.013657729141414165 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U120
0.012539252638816833 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U87
0.011430686339735985 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U21
0.011430686339735985 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U152
0.01096357125788927 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U92
0.01096357125788927 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U150
0.011520207859575748 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U78
0.011520207859575748 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U122
0.011520207859575748 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U126
0.012646680697798729 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U22
0.013713903725147247 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U23
0.013713903725147247 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U81
0.014093376696109772 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U279
0.013465581461787224 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U276
0.013465581461787224 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U278
0.01172793097794056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][4]
0.01172793097794056 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U26
0.012897005304694176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][3]
0.013895532116293907 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][2]
0.013895532116293907 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][0]
0.014099132269620895 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][1]
0.013327764347195625 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[4]/latch
0.012142706662416458 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][1]
0.012142706662416458 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][0]
0.011175578460097313 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[7]/latch
0.011175578460097313 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U93
0.011859439313411713 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U35
0.013035794720053673 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U8
0.013035794720053673 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U11
0.013945672661066055 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U25
0.013945672661066055 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U32
0.013945672661066055 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U33
0.013981809839606285 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U22
0.013981809839606285 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U26
0.011096127331256866 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U45
0.011162616312503815 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/CS_reg[0]
0.012092995457351208 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U9
0.012092995457351208 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U11
0.012092995457351208 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U24
0.01327558420598507 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U7
0.01327558420598507 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U26
0.014079965651035309 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/CS_reg[0]
0.014079965651035309 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U5
0.014079965651035309 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U11
0.012952281162142754 FE_OFC27_n1
0.011769275180995464 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U93
0.011012271046638489 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][2]
0.011235244572162628 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][1]
0.011235244572162628 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U85
0.01223798468708992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][1]
0.013396104797720909 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][2]
0.014080489054322243 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[0]
0.014080489054322243 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.013769285753369331 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U10
0.012733414769172668 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[1]
0.012733414769172668 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[2]
0.011599121615290642 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U15
0.010994321666657925 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U14
0.014155633747577667 peripherals_i/apb_uart_i/UART_BG2/U7
0.014155633747577667 peripherals_i/apb_uart_i/UART_BG2/U9
0.013669952750205994 peripherals_i/apb_uart_i/UART_BG2/clk_gate_iCounter_reg/latch
0.013669952750205994 peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[1]
0.012555044144392014 peripherals_i/apb_uart_i/U9
0.011510497890412807 peripherals_i/apb_uart_i/UART_RX/U91
0.012634068727493286 peripherals_i/apb_uart_i/UART_RX/U42
0.013705759309232235 peripherals_i/apb_uart_i/UART_RX/U39
0.013705759309232235 peripherals_i/apb_uart_i/UART_RX/U89
0.014096849597990513 peripherals_i/apb_uart_i/UART_RX/U88
0.014096849597990513 peripherals_i/apb_uart_i/U121
0.013478653505444527 peripherals_i/apb_uart_i/UART_IF_DSR/U12
0.013478653505444527 peripherals_i/apb_uart_i/UART_IF_DSR/U13
0.013478653505444527 peripherals_i/apb_uart_i/U62
0.012340903282165527 peripherals_i/apb_uart_i/UART_IF_DSR/U4
0.012340903282165527 peripherals_i/apb_uart_i/UART_IF_DSR/U5
0.011311586946249008 peripherals_i/apb_uart_i/UART_IF_DSR/Q_reg
0.01101670041680336 peripherals_i/apb_uart_i/U88
0.01101670041680336 peripherals_i/apb_uart_i/U103
0.011716987937688828 peripherals_i/apb_uart_i/iRXFIFOWrite_reg
0.012884645722806454 peripherals_i/apb_uart_i/FE_DBTC7_iRXFIFOWrite
0.012884645722806454 peripherals_i/apb_uart_i/U24
0.013889146968722343 peripherals_i/apb_uart_i/U35
0.014105315320193768 peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[3]
0.014105315320193768 peripherals_i/apb_uart_i/U39
0.012474054470658302 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U185
0.01225445605814457 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U211
0.01225445605814457 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U217
0.01077699102461338 core_region_i/adv_dbg_if_i/dbg_module_i/FE_DBTC38_input_shift_reg_57
0.01077699102461338 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/cpu_select_reg[2]
0.010370394214987755 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[57]
0.01065174862742424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U203
0.011385936290025711 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U228
0.011385936290025711 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U241
0.012146237306296825 core_region_i/adv_dbg_if_i/dbg_module_i/FE_DBTC14_n7
0.012146237306296825 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC39_input_shift_reg_63
0.012505765073001385 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U24
0.012505765073001385 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U56
0.012505765073001385 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U135
0.012505765073001385 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U136
0.012170234695076942 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U89
0.012170234695076942 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U101
0.011414575390517712 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U53
0.011414575390517712 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U58
0.011414575390517712 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U97
0.011414575390517712 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U98
0.010666420683264732 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U5
0.010666420683264732 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U52
0.010666420683264732 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U96
0.010666420683264732 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U102
0.01035337708890438 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U70
0.01035337708890438 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U108
0.010734109207987785 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U17
0.010734109207987785 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U18
0.010734109207987785 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U76
0.011500470340251923 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/clk_gate_bit_count_reg/latch
0.011500470340251923 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U74
0.011500470340251923 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U75
0.012225577607750893 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/bit_count_reg[3]
0.012225577607750893 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U270
0.012482952326536179 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U280
0.012055806815624237 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U272
0.01194735523313284 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00340
0.01049474161118269 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U86
0.010410270653665066 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U52
0.010965090245008469 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U31
0.010965090245008469 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U53
0.011764921247959137 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U9
0.011764921247959137 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U51
0.01238288078457117 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U19
0.012406900525093079 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][5]
0.012406900525093079 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U5
0.011817828752100468 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][6]
0.01102077029645443 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][6]
0.010441930964589119 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/CTS_cdb_buf_00360
0.010441930964589119 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/cg_cell/U3
0.010441930964589119 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U48
0.010483471676707268 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/cg_cell/clk_en_reg
0.010483471676707268 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/CS_reg[1]
0.011111165396869183 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U6
0.011910730041563511 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U9
0.011910730041563511 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U10
0.011910730041563511 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U22
0.011693673208355904 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][2]
0.011693673208355904 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][0]
0.010894855484366417 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[4]/latch
0.010894855484366417 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][1]
0.010385257191956043 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[7]/latch
0.010385257191956043 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][1]
0.010539913550019264 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U78
0.010539913550019264 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U84
0.012009775266051292 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][0]
0.012262370437383652 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00224
0.011557681486010551 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_Push_Pointer_CS_reg/latch
0.011425498872995377 FE_OFC37_n1
0.011425498872995377 peripherals_i/apb_uart_i/iBAUDOUTN_reg
0.010674705728888512 peripherals_i/apb_uart_i/UART_RX/CState_reg[1]
0.010354047641158104 peripherals_i/apb_uart_i/UART_RX/iParityReceived_reg
0.010354047641158104 peripherals_i/apb_uart_i/UART_RX/PE_reg
0.010727766901254654 peripherals_i/apb_uart_i/UART_RX/U11
0.010727766901254654 peripherals_i/apb_uart_i/UART_RX/U92
0.011492178775370121 peripherals_i/apb_uart_i/UART_RX/U43
0.012220332399010658 peripherals_i/apb_uart_i/UART_RX/U40
0.012220332399010658 peripherals_i/apb_uart_i/UART_RX/U41
0.012485586106777191 peripherals_i/apb_uart_i/UART_IF_DSR/U10
0.012485586106777191 peripherals_i/apb_uart_i/UART_RX/U44
0.012064930982887745 peripherals_i/apb_uart_i/CTS_ccl_a_buf_00089
0.012064930982887745 peripherals_i/apb_uart_i/UART_IF_DSR/U9
0.010589541867375374 peripherals_i/apb_uart_i/UART_IF_DSR/iCount_reg[0]
0.01038602739572525 peripherals_i/apb_uart_i/UART_RXFF/U59
0.01085755042731762 peripherals_i/apb_uart_i/CTS_ccl_a_buf_00039
0.011646686121821404 peripherals_i/apb_uart_i/iRXFIFOClear_reg
0.012326357886195183 peripherals_i/apb_uart_i/UART_RXFF/U671
0.012473111972212791 peripherals_i/apb_uart_i/UART_RXFF/DP_OP_21J3_122_2544/U4
0.011957785114645958 peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[2]
0.011957785114645958 peripherals_i/apb_uart_i/UART_RXFF/DP_OP_21J3_122_2544/U5
0.011158044449985027 peripherals_i/apb_uart_i/UART_RXFF/DP_OP_21J3_122_2544/U6
0.011158044449985027 peripherals_i/apb_uart_i/UART_RXFF/U670
0.010501665063202381 peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[1]
0.010408822447061539 peripherals_i/apb_uart_i/UART_RXFF/U669
0.011538878083229065 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U191
0.011538878083229065 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U324
0.011377085000276566 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/cpu_select_reg[0]
0.011377085000276566 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U181
0.010860592126846313 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[56]
0.010297683998942375 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/cpu_select_reg[1]
0.010195024311542511 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U301
0.010195024311542511 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[58]
0.010721512138843536 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[60]
0.010721512138843536 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[59]
0.011268991976976395 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[61]
0.011268991976976395 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[32]
0.011529539711773396 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U113
0.011529539711773396 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U130
0.01129077933728695 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U15
0.01129077933728695 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U109
0.01129077933728695 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U110
0.01129077933728695 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U112
0.010750532150268555 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U57
0.010750532150268555 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U121
0.010216654278337955 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U103
0.010216654278337955 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U104
0.010216654278337955 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U123
0.009996987879276276 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U105
0.010277432389557362 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U4
0.010834772139787674 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/bit_count_reg[1]
0.010834772139787674 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U14
0.011360089294612408 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/bit_count_reg[0]
0.011360089294612408 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U283
0.011360089294612408 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U447
0.011544754728674889 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/bit_count_reg[2]
0.011544754728674889 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U281
0.011544754728674889 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U282
0.01123204454779625 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U275
0.01000739075243473 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][3]
0.010347327217459679 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][4]
0.010914853774011135 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][2]
0.010914853774011135 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U96
0.011401968076825142 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][0]
0.011401968076825142 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U89
0.011503607966005802 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.011503607966005802 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][1]
0.01113155111670494 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/U3
0.01113155111670494 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U82
0.01113155111670494 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U85
0.01113155111670494 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U91
0.010559355840086937 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[5]/latch
0.010559355840086937 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][4]
0.010094908997416496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][0]
0.010040080174803734 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][1]
0.0110265938565135 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U12
0.0110265938565135 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00243
0.011473631486296654 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/Push_Pointer_CS_reg[0]
0.011473631486296654 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U14
0.011488697491586208 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/Push_Pointer_CS_reg[1]
0.011488697491586208 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U15
0.011488697491586208 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U16
0.011488697491586208 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U18
0.011058229953050613 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_Pop_Pointer_CS_reg/latch
0.010475996881723404 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.010051049292087555 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.010051049292087555 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][5]
0.010524047538638115 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00334
0.010524047538638115 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00335
0.01149247121065855 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][0]
0.011422166600823402 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.011422166600823402 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][1]
0.010950211435556412 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell/clk_en_reg
0.010950211435556412 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U74
0.010379528626799583 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00336
0.010379528626799583 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell/U3
0.010379528626799583 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U81
0.010379528626799583 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U89
0.010018020868301392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U91
0.010018020868301392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U92
0.010135592892765999 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[5]/latch
0.010135592892765999 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U83
0.010633156634867191 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U82
0.010633156634867191 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U90
0.011204086244106293 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.011204086244106293 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][1]
0.011539444327354431 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][2]
0.011539444327354431 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][0]
0.011383026838302612 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00225
0.011383026838302612 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00222
0.011264489963650703 peripherals_i/apb_uart_i/UART_RX/RX_BRC/iCounter_reg[3]
0.011530477553606033 peripherals_i/apb_uart_i/UART_RCLK/U4
0.011297205463051796 peripherals_i/apb_uart_i/UART_RCLK/iDd_reg
0.010758701711893082 peripherals_i/apb_uart_i/UART_RX/U48
0.010758701711893082 peripherals_i/apb_uart_i/UART_RX/U64
0.01022290624678135 peripherals_i/apb_uart_i/UART_RX/U4
0.01022290624678135 peripherals_i/apb_uart_i/UART_RX/U50
0.009997749701142311 peripherals_i/apb_uart_i/UART_RX/U76
0.01082917582243681 peripherals_i/apb_uart_i/UART_RX/U23
0.01082917582243681 peripherals_i/apb_uart_i/UART_RX/U45
0.01082917582243681 peripherals_i/apb_uart_i/UART_RX/U77
0.01135675422847271 peripherals_i/apb_uart_i/UART_RX/U20
0.01135675422847271 peripherals_i/apb_uart_i/UART_RX/U78
0.011547146365046501 peripherals_i/apb_uart_i/UART_IF_DSR/U8
0.011547146365046501 peripherals_i/apb_uart_i/UART_RX/U19
0.011239107698202133 peripherals_i/apb_uart_i/UART_IF_DSR/U7
0.011239107698202133 peripherals_i/apb_uart_i/UART_IF_DSR/U11
0.010673798620700836 peripherals_i/apb_uart_i/UART_IF_DSR/iCount_reg[1]
0.010160358622670174 peripherals_i/apb_uart_i/UART_IF_CTS/Q_reg
0.010006948374211788 peripherals_i/apb_uart_i/UART_FEDET/U4
0.010342586785554886 peripherals_i/apb_uart_i/UART_FEDET/iDd_reg
0.010342586785554886 peripherals_i/apb_uart_i/iLSR_FIFOERR_reg
0.01090953778475523 peripherals_i/apb_uart_i/UART_RXFF/U662
0.01090953778475523 peripherals_i/apb_uart_i/State_reg2
0.01139968540519476 peripherals_i/apb_uart_i/UART_RXFF/DP_OP_21J3_122_2544/U3
0.01139968540519476 peripherals_i/apb_uart_i/UART_RXFF/U672
0.01150752417743206 peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[5]
0.011139651760458946 peripherals_i/apb_uart_i/UART_RXFF/clk_gate_iUSAGE_reg/latch
0.011139651760458946 peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[4]
0.01010044477880001 peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[0]
0.01010044477880001 peripherals_i/apb_uart_i/UART_RXFF/U7
0.011613203212618828 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[17]
0.012003719806671143 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[18]
0.012003719806671143 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U28
0.011806988157331944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U68
0.011806988157331944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U321
0.011806988157331944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U325
0.01118785236030817 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U320
0.010513199493288994 core_region_i/adv_dbg_if_i/dbg_module_i/FE_DBTC25_module_id_in_0
0.010513199493288994 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U4
0.010513199493288994 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U123
0.010150736197829247 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/cpu_select_reg[3]
0.010150736197829247 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U299
0.010380859486758709 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U46
0.010380859486758709 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U300
0.010380859486758709 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U302
0.011003205552697182 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U295
0.011003205552697182 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U296
0.011003205552697182 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U298
0.011003205552697182 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U303
0.011652803048491478 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U245
0.011652803048491478 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U297
0.011964536271989346 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[62]
0.011686427518725395 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U25
0.011052167043089867 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U63
0.011052167043089867 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U132
0.010425735265016556 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/module_state_reg[2]
0.010171093046665192 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U69
0.010171093046665192 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U133
0.010507759638130665 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/module_state_reg[0]
0.010507759638130665 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/module_state_reg[1]
0.010161057114601135 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][3]
0.01056063175201416 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U97
0.01056063175201416 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U99
0.01056063175201416 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U103
0.01056063175201416 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U106
0.011232404038310051 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U75
0.011232404038310051 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U92
0.011811178177595139 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.011811178177595139 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U78
0.011935239657759666 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][1]
0.011499611660838127 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/clk_en_reg
0.011499611660838127 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U77
0.011499611660838127 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U98
0.010827666148543358 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][3]
0.010827666148543358 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U84
0.010827666148543358 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U105
0.010283419862389565 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][2]
0.010283419862389565 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U5
0.010223761200904846 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U29
0.010223761200904846 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U56
0.010223761200904846 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U58
0.010708305053412914 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U4
0.010708305053412914 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U7
0.010708305053412914 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U8
0.010708305053412914 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U19
0.011398334987461567 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CS_reg[1]
0.011398334987461567 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CS_reg[0]
0.011927254498004913 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/cg_cell/U2
0.01194122713059187 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CS_reg[0]
0.01194122713059187 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U3
0.01072717271745205 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00203
0.010216573253273964 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][2]
0.010239996016025543 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[7]/latch
0.010769655928015709 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell/U3
0.010769655928015709 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U78
0.0114512387663126 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U3
0.011919517070055008 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U28
0.011840427294373512 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U6
0.011840427294373512 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U18
0.011840427294373512 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U53
0.011286772787570953 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][2]
0.01061670109629631 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][0]
0.01061670109629631 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U59
0.01061670109629631 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U61
0.01019425131380558 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_Pop_Pointer_CS_reg/latch
0.01033845916390419 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][2]
0.01033845916390419 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U63
0.01033845916390419 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U76
0.01033845916390419 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U77
0.01033845916390419 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U88
0.010931271128356457 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U75
0.010931271128356457 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U80
0.011608803644776344 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[6]/latch
0.011814196594059467 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_Pop_Pointer_CS_reg/latch
0.010152265429496765 peripherals_i/apb_uart_i/UART_RX/RX_BRC/iCounter_reg[2]
0.010375751182436943 peripherals_i/apb_uart_i/UART_RX/RX_BRC/iCounter_reg[1]
0.010375751182436943 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U8
0.010375751182436943 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U12
0.010995933786034584 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U7
0.010995933786034584 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U9
0.011647729203104973 peripherals_i/apb_uart_i/UART_RX/RX_BRC/clk_gate_iCounter_reg/latch
0.011965861544013023 peripherals_i/apb_uart_i/UART_RX/FE_DBTC13_iBaudCountClear
0.011965861544013023 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U10
0.011965861544013023 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U14
0.011965861544013023 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U15
0.011965861544013023 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U16
0.01169418916106224 peripherals_i/apb_uart_i/UART_RX/U73
0.01169418916106224 peripherals_i/apb_uart_i/UART_RX/U75
0.011061935685575008 peripherals_i/apb_uart_i/UART_RX/U49
0.011061935685575008 peripherals_i/apb_uart_i/UART_RX/U72
0.011061935685575008 peripherals_i/apb_uart_i/UART_RX/U74
0.010433197021484375 peripherals_i/apb_uart_i/UART_RX/U59
0.010433197021484375 peripherals_i/apb_uart_i/UART_RX/U60
0.010433197021484375 peripherals_i/apb_uart_i/UART_RX/U62
0.010433197021484375 peripherals_i/apb_uart_i/UART_RX/U66
0.010433197021484375 peripherals_i/apb_uart_i/UART_RX/U67
0.010433197021484375 peripherals_i/apb_uart_i/UART_RX/U68
0.010172061622142792 peripherals_i/apb_uart_i/UART_RX/U57
0.010502849705517292 peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[3]
0.010502849705517292 peripherals_i/apb_uart_i/UART_RX/U12
0.011164262890815735 peripherals_i/apb_uart_i/UART_RX/U13
0.011789599433541298 peripherals_i/apb_uart_i/UART_RX/U14
0.011789599433541298 peripherals_i/apb_uart_i/UART_RX/U27
0.012012423016130924 peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[2]
0.011641625314950943 peripherals_i/apb_uart_i/UART_IF_CTS/U12
0.011641625314950943 peripherals_i/apb_uart_i/UART_IF_DSR/U6
0.010964339599013329 peripherals_i/apb_uart_i/UART_IF_CTS/U4
0.010964339599013329 peripherals_i/apb_uart_i/UART_IF_CTS/U6
0.010964339599013329 peripherals_i/apb_uart_i/UART_IF_CTS/U7
0.010964339599013329 peripherals_i/apb_uart_i/UART_IF_CTS/U9
0.010964339599013329 peripherals_i/apb_uart_i/UART_IF_CTS/U13
0.010348486714065075 peripherals_i/apb_uart_i/UART_IF_CTS/iCount_reg[0]
0.01016082800924778 peripherals_i/apb_uart_i/UART_IF_CTS/U5
0.01016082800924778 peripherals_i/apb_uart_i/UART_PEDET/iDd_reg
0.010555308312177658 peripherals_i/apb_uart_i/UART_PEDET/U4
0.010555308312177658 peripherals_i/apb_uart_i/UART_BIDET/U4
0.010555308312177658 peripherals_i/apb_uart_i/U50
0.011226420290768147 peripherals_i/apb_uart_i/UART_RXFF/U666
0.011226420290768147 peripherals_i/apb_uart_i/UART_RXFF/U668
0.01180880144238472 peripherals_i/apb_uart_i/UART_RXFF/U667
0.011940184980630875 peripherals_i/apb_uart_i/UART_RXFF/U673
0.011940184980630875 peripherals_i/apb_uart_i/UART_RXFF/U674
0.011940184980630875 peripherals_i/apb_uart_i/U54
0.011509452946484089 peripherals_i/apb_uart_i/U63
0.010290105827152729 peripherals_i/apb_uart_i/U64
0.01070377230644226 peripherals_i/apb_uart_i/U66
0.013186204247176647 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U29
0.013186204247176647 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U52
0.013186204247176647 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U53
0.013186204247176647 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U69
0.013186204247176647 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U322
0.012251881882548332 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U319
0.012251881882548332 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U323
0.01123465783894062 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U318
0.01123465783894062 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U326
0.010688653215765953 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/clk_gate_cpu_select_reg/latch
0.011036401614546776 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[4]
0.011036401614546776 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[5]
0.011036401614546776 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U60
0.011975801549851894 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[2]
0.011975801549851894 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U47
0.011975801549851894 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U59
0.011975801549851894 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U61
0.0129566490650177 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[3]
0.0129566490650177 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U58
0.0129566490650177 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U16
0.013428524136543274 core_region_i/adv_dbg_if_i/dbg_module_i/module_id_reg_reg[0]
0.013428524136543274 core_region_i/adv_dbg_if_i/dbg_module_i/U10
0.013011476024985313 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[31]
0.013011476024985313 core_region_i/adv_dbg_if_i/dbg_module_i/module_id_reg_reg[4]
0.013011476024985313 core_region_i/adv_dbg_if_i/dbg_module_i/U13
0.012057340703904629 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[30]
0.012057340703904629 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[29]
0.011114271357655525 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[28]
0.010704591870307922 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][4]
0.011307895183563232 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U104
0.012321867048740387 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][2]
0.012321867048740387 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U76
0.013195994310081005 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][0]
0.013195994310081005 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U90
0.012730458751320839 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U47
0.012730458751320839 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U59
0.012730458751320839 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U62
0.012730458751320839 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U64
0.012730458751320839 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U65
0.012730458751320839 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U83
0.011719321832060814 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U37
0.011719321832060814 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U61
0.010899795219302177 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U33
0.010899795219302177 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U51
0.010899795219302177 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U53
0.010899795219302177 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U54
0.010899795219302177 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00205
0.01080935075879097 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U11
0.01080935075879097 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U25
0.01080935075879097 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U31
0.01080935075879097 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U45
0.01080935075879097 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U55
0.011537838727235794 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/U2
0.011537838727235794 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U30
0.013369940221309662 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_Push_Pointer_CS_reg/latch
0.013369940221309662 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CS_reg[1]
0.012609167024493217 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U54
0.012609167024493217 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U55
0.012609167024493217 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U57
0.011557451449334621 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U28
0.011557451449334621 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U29
0.011557451449334621 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U93
0.010788053274154663 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][0]
0.010824083350598812 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][1]
0.011623570695519447 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell/clk_en_reg
0.011623570695519447 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U85
0.013360043056309223 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U29
0.013360043056309223 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U54
0.013360043056309223 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U55
0.013360043056309223 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U57
0.013242868706583977 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U5
0.013242868706583977 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U8
0.013242868706583977 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U11
0.013242868706583977 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U44
0.012410318478941917 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U19
0.012410318478941917 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U24
0.012410318478941917 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U25
0.012410318478941917 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U32
0.011401748284697533 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U27
0.011401748284697533 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U50
0.011401748284697533 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U64
0.010765398852527142 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U22
0.010765398852527142 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U51
0.010765398852527142 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U52
0.010765398852527142 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U60
0.010981740429997444 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U20
0.010981740429997444 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U46
0.010981740429997444 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U65
0.010981740429997444 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U66
0.010981740429997444 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U67
0.010981740429997444 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U73
0.01187310554087162 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U69
0.01187310554087162 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U71
0.01187310554087162 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U72
0.012891672551631927 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.012891672551631927 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][1]
0.013485487550497055 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][2]
0.013485487550497055 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][0]
0.013197001069784164 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00223
0.011029001325368881 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U6
0.011965040117502213 peripherals_i/apb_uart_i/UART_RX/RX_BRC/iCounter_reg[0]
0.011965040117502213 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U5
0.01294906996190548 peripherals_i/apb_uart_i/UART_RX/U96
0.013430461287498474 peripherals_i/apb_uart_i/UART_RX/RX_BRC/iCounter_reg[4]
0.013430461287498474 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U11
0.013023018836975098 peripherals_i/apb_uart_i/UART_RX/CState_reg[0]
0.013023018836975098 peripherals_i/apb_uart_i/UART_RX/U46
0.013023018836975098 peripherals_i/apb_uart_i/UART_RX/U70
0.012071854434907436 peripherals_i/apb_uart_i/UART_RX/RX_MVF/iQ_reg
0.012071854434907436 peripherals_i/apb_uart_i/UART_RX/CState_reg[2]
0.011125287041068077 peripherals_i/apb_uart_i/UART_RX/U65
0.011125287041068077 peripherals_i/apb_uart_i/UART_RX/U69
0.011125287041068077 peripherals_i/apb_uart_i/UART_RX/U95
0.01073162630200386 peripherals_i/apb_uart_i/UART_RX/U7
0.01073162630200386 peripherals_i/apb_uart_i/UART_RX/U47
0.01073162630200386 peripherals_i/apb_uart_i/UART_RX/U94
0.011228734627366066 peripherals_i/apb_uart_i/UART_RX/U9
0.011228734627366066 peripherals_i/apb_uart_i/UART_RX/U36
0.012223249301314354 peripherals_i/apb_uart_i/UART_RX/U5
0.012223249301314354 peripherals_i/apb_uart_i/UART_RX/U10
0.012223249301314354 peripherals_i/apb_uart_i/UART_RX/U15
0.012223249301314354 peripherals_i/apb_uart_i/UART_RX/U24
0.013163108378648758 peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[0]
0.013496646657586098 peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[1]
0.012936277315020561 peripherals_i/apb_uart_i/UART_IS_DSR/iD_reg[1]
0.012936277315020561 peripherals_i/apb_uart_i/SOUT_reg
0.011914747767150402 peripherals_i/apb_uart_i/UART_IF_CTS/U10
0.011914747767150402 peripherals_i/apb_uart_i/UART_IF_CTS/U11
0.010986490175127983 peripherals_i/apb_uart_i/UART_IF_CTS/iCount_reg[1]
0.010986490175127983 peripherals_i/apb_uart_i/UART_IF_CTS/U8
0.01070418767631054 peripherals_i/apb_uart_i/UART_BIDET/iDd_reg
0.01070418767631054 peripherals_i/apb_uart_i/U17
0.011299772188067436 peripherals_i/apb_uart_i/U18
0.011299772188067436 peripherals_i/apb_uart_i/U19
0.011299772188067436 peripherals_i/apb_uart_i/U22
0.012312693521380424 peripherals_i/apb_uart_i/FE_DBTC6_iRXFIFOClear
0.012312693521380424 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[4]
0.012312693521380424 peripherals_i/apb_uart_i/U51
0.013192193582654 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[3]
0.013192193582654 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[0]
0.013392174616456032 peripherals_i/apb_uart_i/U57
0.012744955718517303 peripherals_i/apb_uart_i/iFECounter_reg[2]
0.011734558269381523 peripherals_i/apb_uart_i/DP_OP_27J27_122_5174/U6
0.011734558269381523 peripherals_i/apb_uart_i/U21
0.010909447446465492 peripherals_i/apb_uart_i/iFECounter_reg[3]
0.010808296501636505 peripherals_i/apb_uart_i/iFECounter_reg[4]
0.010808296501636505 peripherals_i/apb_uart_i/DP_OP_27J27_122_5174/U5
0.010808296501636505 peripherals_i/apb_uart_i/U20
0.011530507355928421 peripherals_i/apb_uart_i/DP_OP_27J27_122_5174/U4
0.015099357813596725 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[22]
0.015099357813596725 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[16]
0.014690968208014965 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[23]
0.014690968208014965 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U36
0.014690968208014965 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U37
0.014690968208014965 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U329
0.013414287008345127 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[19]
0.013414287008345127 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[24]
0.012025135569274426 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U19
0.012025135569274426 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U20
0.012025135569274426 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U317
0.011281014420092106 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[26]
0.011281014420092106 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[25]
0.011759450659155846 core_region_i/adv_dbg_if_i/dbg_module_i/FE_OFC140_trstn_i
0.011759450659155846 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[6]
0.011759450659155846 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U26
0.01304688397794962 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U27
0.01304688397794962 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U44
0.01304688397794962 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U45
0.014390422031283379 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U121
0.014390422031283379 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U124
0.014390422031283379 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U125
0.015036873519420624 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U77
0.015036873519420624 core_region_i/adv_dbg_if_i/dbg_module_i/U11
0.01446630246937275 core_region_i/adv_dbg_if_i/dbg_module_i/U9
0.01446630246937275 core_region_i/adv_dbg_if_i/dbg_module_i/U12
0.013160062953829765 core_region_i/adv_dbg_if_i/dbg_module_i/module_id_reg_reg[3]
0.0118681276217103 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[27]
0.012131750583648682 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][4]
0.012131750583648682 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][3]
0.013520978391170502 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][2]
0.014718224294483662 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][0]
0.014718224294483662 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][0]
0.014977360144257545 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[6]/latch
0.014977360144257545 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][1]
0.014081552624702454 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U32
0.014081552624702454 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U66
0.014081552624702454 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U68
0.014081552624702454 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U74
0.012697046622633934 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U21
0.012697046622633934 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U23
0.012697046622633934 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U38
0.012697046622633934 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U40
0.012697046622633934 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U50
0.011573877185583115 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U27
0.011573877185583115 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U48
0.011573877185583115 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U49
0.011573877185583115 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U52
0.011573877185583115 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00204
0.011447406373918056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U20
0.011447406373918056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U26
0.011447406373918056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U28
0.012440875172615051 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00242
0.012440875172615051 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Push_Pointer_CS_reg[2]
0.014942409470677376 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_Push_Pointer_CS_reg/latch
0.014942409470677376 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U18
0.014968015253543854 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U6
0.014968015253543854 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U11
0.014968015253543854 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U44
0.0139024518430233 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00202
0.0139024518430233 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U5
0.0139024518430233 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U8
0.0139024518430233 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U14
0.0139024518430233 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U30
0.0139024518430233 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U53
0.012465978041291237 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell/U2
0.012465978041291237 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U16
0.011416245251893997 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][0]
0.011468332260847092 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][2]
0.012564467266201973 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.012564467266201973 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][1]
0.013973802328109741 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CS_reg[1]
0.013973802328109741 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CS_reg[0]
0.014942988753318787 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell/U2
0.014942988753318787 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U30
0.01478292141109705 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00213
0.01478292141109705 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Push_Pointer_CS_reg[2]
0.01478292141109705 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Push_Pointer_CS_reg[0]
0.013643285259604454 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Push_Pointer_CS_reg[1]
0.012262008152902126 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U26
0.012262008152902126 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U36
0.012262008152902126 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U43
0.011389177292585373 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U21
0.011389177292585373 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U35
0.011389177292585373 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U38
0.011389177292585373 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U47
0.011389177292585373 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U48
0.011389177292585373 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U49
0.01168220117688179 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U31
0.01168220117688179 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U33
0.01168220117688179 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U34
0.01168220117688179 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U40
0.01168220117688179 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U68
0.01168220117688179 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U70
0.012898489832878113 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][0]
0.012898489832878113 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U79
0.012898489832878113 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U87
0.014289265498518944 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][1]
0.015100101940333843 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][2]
0.013032211922109127 peripherals_i/apb_uart_i/UART_RX/RX_MVF/iCounter_reg[2]
0.013032211922109127 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U7
0.013032211922109127 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U8
0.01438000425696373 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U17
0.015039386227726936 peripherals_i/apb_uart_i/UART_RX/RX_MVF/clk_gate_iCounter_reg/latch
0.015039386227726936 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U14
0.015039386227726936 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U15
0.015039386227726936 peripherals_i/apb_uart_i/UART_RX/iBaudStepD_reg
0.014481907710433006 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U18
0.014481907710433006 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U21
0.014481907710433006 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U17
0.013179711997509003 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U5
0.013179711997509003 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U7
0.011882990598678589 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/Q_reg
0.011882990598678589 peripherals_i/apb_uart_i/UART_RX/U51
0.011341920122504234 peripherals_i/apb_uart_i/UART_RX/RX_MVF/FE_DBTC12_iFSIN
0.011341920122504234 peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[2]
0.012018885463476181 peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[3]
0.012018885463476181 peripherals_i/apb_uart_i/UART_RX/U26
0.012018885463476181 peripherals_i/apb_uart_i/UART_RX/U35
0.012018885463476181 peripherals_i/apb_uart_i/UART_RX/U38
0.013376344926655293 peripherals_i/apb_uart_i/UART_RX/U18
0.013376344926655293 peripherals_i/apb_uart_i/UART_RX/U22
0.013376344926655293 peripherals_i/apb_uart_i/UART_RX/U25
0.013376344926655293 peripherals_i/apb_uart_i/UART_RX/U29
0.013376344926655293 peripherals_i/apb_uart_i/UART_RX/U34
0.014659724198281765 peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[4]
0.014659724198281765 peripherals_i/apb_uart_i/UART_RX/U28
0.014659724198281765 peripherals_i/apb_uart_i/UART_RX/U33
0.01434911135584116 peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[5]
0.01295363437384367 peripherals_i/apb_uart_i/UART_IS_SIN/iD_reg[1]
0.01295363437384367 peripherals_i/apb_uart_i/UART_IS_CTS/iD_reg[1]
0.011686470359563828 peripherals_i/apb_uart_i/UART_RXFF/iEMPTY_reg
0.011686470359563828 peripherals_i/apb_uart_i/RTSN_reg
0.0113031305372715 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[9]
0.014101022854447365 peripherals_i/apb_uart_i/iFECounter_reg[1]
0.012717518955469131 peripherals_i/apb_uart_i/DP_OP_27J27_122_5174/U7
0.012717518955469131 peripherals_i/apb_uart_i/U61
0.011586694046854973 peripherals_i/apb_uart_i/iFECounter_reg[6]
0.011586694046854973 peripherals_i/apb_uart_i/iFECounter_reg[0]
0.011445539072155952 peripherals_i/apb_uart_i/iFECounter_reg[5]
0.011445539072155952 peripherals_i/apb_uart_i/U68
0.012430356815457344 peripherals_i/apb_uart_i/DP_OP_27J27_122_5174/U3
0.01596268266439438 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U327
0.01596268266439438 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U328
0.015495318919420242 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U34
0.015495318919420242 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U39
0.015495318919420242 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U63
0.015495318919420242 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U330
0.014034971594810486 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U35
0.014034971594810486 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U54
0.014034971594810486 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U55
0.012446541339159012 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U32
0.012446541339159012 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U33
0.011596855707466602 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U11
0.011596855707466602 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U12
0.01214672438800335 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U48
0.01214672438800335 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U49
0.01214672438800335 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U7
0.013622447848320007 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/clk_gate_crc_reg/latch
0.013622447848320007 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[0]
0.013622447848320007 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U22
0.015161894261837006 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U21
0.015161894261837006 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U17
0.01590258628129959 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[1]
0.01590258628129959 core_region_i/adv_dbg_if_i/dbg_module_i/module_id_reg_reg[2]
0.015249140560626984 core_region_i/adv_dbg_if_i/dbg_module_i/module_id_reg_reg[1]
0.015249140560626984 core_region_i/adv_dbg_if_i/dbg_module_i/U8
0.013752717524766922 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[26]
0.011623723432421684 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][3]
0.012573599815368652 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][4]
0.012573599815368652 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U94
0.012573599815368652 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U95
0.014165697619318962 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][2]
0.014165697619318962 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U102
0.015537429600954056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.015834420919418335 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.015834420919418335 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][1]
0.014808365143835545 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U67
0.014808365143835545 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U69
0.014808365143835545 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U70
0.014808365143835545 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U71
0.014808365143835545 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U81
0.014808365143835545 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U88
0.01322212629020214 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U16
0.01322212629020214 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U17
0.01322212629020214 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U22
0.01322212629020214 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U34
0.01322212629020214 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U35
0.01322212629020214 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U41
0.011934518814086914 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U18
0.011934518814086914 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U36
0.011934518814086914 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U39
0.011934518814086914 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U43
0.011934518814086914 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U44
0.011787558905780315 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Push_Pointer_CS_reg[0]
0.011787558905780315 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Push_Pointer_CS_reg[1]
0.01581222005188465 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[1]
0.01581222005188465 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[2]
0.014593306928873062 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[0]
0.012950558215379715 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][0]
0.012950558215379715 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U9
0.012950558215379715 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U17
0.012950558215379715 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U60
0.012950558215379715 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U61
0.011750969104468822 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[4]/latch
0.011750969104468822 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][2]
0.01181279681622982 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.01181279681622982 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][1]
0.014684557914733887 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][0]
0.014306294731795788 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00212
0.014306294731795788 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U9
0.012723552994430065 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[2]
0.011722389608621597 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U17
0.011722389608621597 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U37
0.011722389608621597 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U42
0.012055588886141777 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U13
0.012055588886141777 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U14
0.012055588886141777 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U16
0.012055588886141777 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U39
0.013445763848721981 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U15
0.012135295197367668 peripherals_i/apb_uart_i/UART_RX/RX_MVF/iCounter_reg[1]
0.012135295197367668 peripherals_i/apb_uart_i/UART_RX/RX_MVF/iCounter_reg[0]
0.012135295197367668 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U4
0.01360563188791275 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U5
0.01360563188791275 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U6
0.01360563188791275 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U9
0.01360563188791275 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U10
0.015149911865592003 peripherals_i/apb_uart_i/UART_RX/RX_MVF/iCounter_reg[3]
0.015149911865592003 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U12
0.015149911865592003 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U13
0.015905380249023438 peripherals_i/apb_uart_i/UART_RX/RX_MVF/iCounter_reg[4]
0.015266919508576393 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U16
0.015266919508576393 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/clk_gate_iCount_reg/latch
0.015266919508576393 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U8
0.015266919508576393 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U12
0.015266919508576393 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U16
0.013775136321783066 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U4
0.013775136321783066 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U9
0.013775136321783066 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U10
0.013775136321783066 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U11
0.013775136321783066 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U15
0.012289013713598251 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U13
0.012289013713598251 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U14
0.011667521670460701 peripherals_i/apb_uart_i/UART_RX/U17
0.012440210208296776 peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[7]
0.012440210208296776 peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[6]
0.013992080464959145 peripherals_i/apb_uart_i/UART_RX/U21
0.013992080464959145 peripherals_i/apb_uart_i/UART_RX/U31
0.013992080464959145 peripherals_i/apb_uart_i/UART_RX/U32
0.013992080464959145 peripherals_i/apb_uart_i/UART_RX/U80
0.013992080464959145 peripherals_i/apb_uart_i/UART_RX/U82
0.015459708869457245 peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[0]
0.015980303287506104 peripherals_i/apb_uart_i/UART_IS_CTS/iD_reg[0]
0.015980303287506104 peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[1]
0.015104114077985287 peripherals_i/apb_uart_i/UART_IS_SIN/iD_reg[0]
0.015104114077985287 peripherals_i/apb_uart_i/UART_IS_DSR/iD_reg[0]
0.0135080860927701 peripherals_i/apb_uart_i/DTRN_reg
0.012059491127729416 peripherals_i/apb_uart_i/UART_RXFF/U42
0.01162286289036274 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[10]
0.01162286289036274 peripherals_i/apb_uart_i/UART_RXFF/U58
0.012560585513710976 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[8]
0.014150946401059628 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[6]
0.014150946401059628 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[1]
0.015531005337834358 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[5]
0.015531005337834358 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[2]
0.015845125541090965 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[7]
0.013245442882180214 peripherals_i/apb_uart_i/U15
0.013245442882180214 peripherals_i/apb_uart_i/U16
0.011949073523283005 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][5]
0.011785291135311127 peripherals_i/apb_uart_i/U69
0.011785291135311127 peripherals_i/apb_uart_i/U70
0.012910399585962296 peripherals_i/apb_uart_i/U67
0.015392599627375603 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[21]
0.014962617307901382 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U15
0.014962617307901382 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U16
0.014962617307901382 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U38
0.014962617307901382 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U62
0.014962617307901382 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U333
0.013620613142848015 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U332
0.013620613142848015 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U334
0.013620613142848015 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U335
0.012161308899521828 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U50
0.012161308899521828 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U51
0.012161308899521828 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U221
0.012161308899521828 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U331
0.011381193064153194 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[7]
0.011381193064153194 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U336
0.011887425556778908 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U304
0.011887425556778908 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U306
0.011887425556778908 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U307
0.011887425556778908 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U308
0.011887425556778908 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U314
0.013244575820863247 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[31]
0.013244575820863247 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U342
0.014660250395536423 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/U5
0.014660250395536423 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U15
0.014660250395536423 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U310
0.014660250395536423 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U311
0.015341738238930702 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/stall_reg_reg[0]
0.013366839848458767 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U268
0.013366839848458767 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[25]
0.01200597733259201 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/clk_gate_word_count_reg/latch
0.01200597733259201 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[15]
0.013744084164500237 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U101
0.01500561460852623 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U72
0.01500561460852623 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U73
0.015279295854270458 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U87
0.014336841180920601 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U80
0.012879237532615662 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[2]
0.012879237532615662 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U14
0.01169564388692379 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[1]
0.01169564388692379 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U15
0.01155979372560978 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[0]
0.012601668015122414 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U12
0.014088684692978859 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Push_Pointer_CS_reg[2]
0.01522788591682911 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U24
0.01522788591682911 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U25
0.015253922902047634 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U32
0.01413358747959137 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U13
0.01413358747959137 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U36
0.01413358747959137 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U37
0.01413358747959137 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U52
0.012624211609363556 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U31
0.012624211609363556 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U58
0.012624211609363556 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U63
0.012624211609363556 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U64
0.011522436514496803 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U15
0.011522436514496803 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U89
0.011580117046833038 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U74
0.011580117046833038 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U81
0.014221204444766045 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U82
0.015242541208863258 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][2]
0.015242541208863258 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][1]
0.012421032413840294 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00214
0.012421032413840294 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[0]
0.011500527150928974 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[1]
0.014649230986833572 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U11
0.014758199453353882 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/iCount_reg[2]
0.013387544080615044 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/iCount_reg[1]
0.012021688744425774 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/iCount_reg[0]
0.011449937708675861 peripherals_i/apb_uart_i/iRXFIFOD_reg[9]
0.011449937708675861 peripherals_i/apb_uart_i/iRXFIFOD_reg[8]
0.012158936820924282 peripherals_i/apb_uart_i/UART_RX/U37
0.012158936820924282 peripherals_i/apb_uart_i/UART_RX/U53
0.012158936820924282 peripherals_i/apb_uart_i/UART_RX/U54
0.012158936820924282 peripherals_i/apb_uart_i/iRXFIFOD_reg[7]
0.013583753257989883 peripherals_i/apb_uart_i/UART_RX/U55
0.013583753257989883 peripherals_i/apb_uart_i/UART_RX/U56
0.013583753257989883 peripherals_i/apb_uart_i/UART_RX/U79
0.013583753257989883 peripherals_i/apb_uart_i/UART_RX/U85
0.014931216835975647 peripherals_i/apb_uart_i/UART_RX/U83
0.014931216835975647 peripherals_i/apb_uart_i/UART_RX/U87
0.015408726409077644 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][10]
0.015408726409077644 peripherals_i/apb_uart_i/iRXFIFOD_reg[5]
0.014603177085518837 peripherals_i/apb_uart_i/UART_IS_SIN/FE_PHC13_uart_rx
0.014603177085518837 peripherals_i/apb_uart_i/UART_IS_CTS/FE_PHC11_uart_cts
0.014603177085518837 peripherals_i/apb_uart_i/UART_IS_DSR/FE_PHC14_uart_dsr
0.014603177085518837 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][10]
0.013136599212884903 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][9]
0.013136599212884903 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][7]
0.01180589385330677 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][5]
0.01180589385330677 peripherals_i/apb_uart_i/UART_RXFF/U280
0.011405439116060734 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][9]
0.011405439116060734 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][7]
0.01226815301924944 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][9]
0.01226815301924944 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][8]
0.013730678707361221 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][9]
0.013730678707361221 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][8]
0.014999877661466599 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][10]
0.015289317816495895 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][10]
0.015289317816495895 peripherals_i/apb_uart_i/U52
0.014357412233948708 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][10]
0.01290089264512062 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][10]
0.01290089264512062 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][5]
0.011557983234524727 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][8]
0.011557983234524727 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][8]
0.012590747326612473 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][9]
0.012590747326612473 peripherals_i/apb_uart_i/UART_RXFF/U301
0.014078138396143913 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][9]
0.014078138396143913 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][7]
0.015268877148628235 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][7]
0.013864797540009022 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[20]
0.013537051156163216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U17
0.013537051156163216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U18
0.013537051156163216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U40
0.013537051156163216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U67
0.012515852227807045 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[15]
0.012515852227807045 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U41
0.011405788362026215 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[8]
0.011405788362026215 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U13
0.010812796652317047 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[27]
0.010812796652317047 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U23
0.010812796652317047 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U24
0.011198760010302067 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U305
0.011198760010302067 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U312
0.011198760010302067 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U313
0.012232283130288124 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/FE_OFC185_net21950
0.012232283130288124 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U5
0.012232283130288124 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U64
0.012232283130288124 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U65
0.013310370966792107 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/U3
0.013310370966792107 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U309
0.013374046422541142 core_region_i/adv_dbg_if_i/dbg_module_i/clk_gate_module_id_reg_reg/latch
0.013374046422541142 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[63]
0.01232836116105318 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U50
0.01232836116105318 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U266
0.01232836116105318 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U267
0.01129300519824028 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U51
0.01129300519824028 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U148
0.01129300519824028 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U149
0.01261258963495493 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][4]
0.01261258963495493 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][3]
0.013573432341217995 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][2]
0.013573432341217995 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][0]
0.013066173531115055 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][1]
0.011056866496801376 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00240
0.012874484062194824 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Push_Pointer_CS_reg[0]
0.013739977031946182 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Push_Pointer_CS_reg[1]
0.013758888468146324 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U19
0.013758888468146324 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U26
0.013758888468146324 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U27
0.013758888468146324 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U35
0.013758888468146324 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U38
0.013758888468146324 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U43
0.012906073592603207 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U21
0.012906073592603207 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U39
0.012906073592603207 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U40
0.012906073592603207 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U42
0.012906073592603207 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U49
0.01175769604742527 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U22
0.01175769604742527 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U33
0.01175769604742527 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U34
0.01175769604742527 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U46
0.01175769604742527 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U50
0.01175769604742527 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U51
0.01175769604742527 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U65
0.01175769604742527 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U70
0.010919821448624134 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U69
0.010919821448624134 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U73
0.010919821448624134 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U91
0.010919821448624134 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U92
0.010964436456561089 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U76
0.010964436456561089 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U77
0.011844919994473457 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U83
0.011844919994473457 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U84
0.011844919994473457 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U90
0.0129759032279253 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U75
0.011305298656225204 peripherals_i/apb_uart_i/FE_OFC206_iRXFIFOD_8
0.010869858786463737 peripherals_i/apb_uart_i/iRXFIFOD_reg[2]
0.011408338323235512 peripherals_i/apb_uart_i/FE_OFC205_iRXFIFOD_9
0.012491138651967049 peripherals_i/apb_uart_i/UART_RX/U84
0.012491138651967049 peripherals_i/apb_uart_i/iRXFIFOD_reg[1]
0.01351505983620882 peripherals_i/apb_uart_i/UART_RX/U52
0.013263868167996407 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][6]
0.012147907167673111 peripherals_i/apb_uart_i/UART_RXFF/U538
0.011135725304484367 peripherals_i/apb_uart_i/UART_RXFF/U366
0.013569536618888378 peripherals_i/apb_uart_i/UART_RXFF/U494
0.013569536618888378 peripherals_i/apb_uart_i/UART_RXFF/U537
0.013790706172585487 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][5]
0.013790706172585487 peripherals_i/apb_uart_i/UART_RXFF/U236
0.011974545195698738 peripherals_i/apb_uart_i/UART_RXFF/U559
0.011067833751440048 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][3]
0.011067833751440048 peripherals_i/apb_uart_i/UART_RXFF/U258
0.010952131822705269 peripherals_i/apb_uart_i/UART_RXFF/U516
0.01173684373497963 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][2]
0.01173684373497963 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][0]
0.012867247685790062 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][2]
0.013739975169301033 peripherals_i/apb_uart_i/UART_RXFF/U387
0.01226519700139761 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[11]
0.01226519700139761 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U66
0.012045774608850479 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[10]
0.012045774608850479 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[9]
0.0113622285425663 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U14
0.0113622285425663 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U70
0.0113622285425663 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U71
0.010619673877954483 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[14]
0.010619673877954483 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[12]
0.01022412721067667 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[28]
0.01022412721067667 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U72
0.01022412721067667 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U73
0.01048501580953598 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[13]
0.01048501580953598 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U30
0.01048501580953598 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U31
0.01048501580953598 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U42
0.01048501580953598 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U43
0.011179866269230843 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U8
0.011179866269230843 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U9
0.011179866269230843 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U10
0.011179866269230843 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U56
0.011179866269230843 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U57
0.011904094368219376 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[29]
0.011904094368219376 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[30]
0.01225295476615429 core_region_i/adv_dbg_if_i/dbg_module_i/U6
0.01225295476615429 core_region_i/adv_dbg_if_i/dbg_module_i/U7
0.01194700412452221 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[14]
0.01124468445777893 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U265
0.010548739694058895 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U49
0.010685955174267292 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[6]
0.012080809101462364 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[5]
0.012194467708468437 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U47
0.0116233816370368 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U48
0.0116233816370368 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U68
0.010854821652173996 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U20
0.010854821652173996 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U66
0.010854821652173996 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U67
0.010294919833540916 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U88
0.01032695360481739 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][2]
0.01032695360481739 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][0]
0.01032695360481739 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U72
0.010919386520981789 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.010919386520981789 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][1]
0.011679412797093391 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][1]
0.011679412797093391 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][0]
0.012202148325741291 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][2]
0.011504901573061943 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_Push_Pointer_CS_reg/latch
0.010225925594568253 FE_OFC26_n1
0.01117205061018467 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][0]
0.011898808181285858 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][7]
0.011898808181285858 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][6]
0.012254839763045311 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][2]
0.011956075206398964 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][2]
0.011956075206398964 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][10]
0.0112560223788023 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][10]
0.0112560223788023 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][8]
0.010557565838098526 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][3]
0.010557565838098526 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][8]
0.010622605681419373 peripherals_i/apb_uart_i/iRXFIFOD_reg[3]
0.010622605681419373 peripherals_i/apb_uart_i/iRXFIFOD_reg[6]
0.011346844956278801 peripherals_i/apb_uart_i/iRXFIFOD_reg[0]
0.011346844956278801 peripherals_i/apb_uart_i/iRXFIFOD_reg[10]
0.012032117694616318 peripherals_i/apb_uart_i/iRXFIFOD_reg[4]
0.012274532578885555 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][6]
0.011116564273834229 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][2]
0.010439633391797543 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][1]
0.010439633391797543 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][0]
0.010237841866910458 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][4]
0.010237841866910458 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][0]
0.0106807267293334 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][1]
0.0106807267293334 peripherals_i/apb_uart_i/UART_RXFF/U279
0.0106807267293334 peripherals_i/apb_uart_i/UART_RXFF/U365
0.01142946258187294 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][7]
0.012079000473022461 peripherals_i/apb_uart_i/FE_OFC39_n1
0.012079000473022461 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][7]
0.012079000473022461 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][0]
0.01222771406173706 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][0]
0.01222771406173706 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][1]
0.011752162128686905 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][5]
0.011752162128686905 peripherals_i/apb_uart_i/UART_RXFF/U473
0.011007976718246937 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][1]
0.010398166254162788 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][1]
0.010318554937839508 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][3]
0.010318554937839508 peripherals_i/apb_uart_i/UART_RXFF/U172
0.010842776857316494 peripherals_i/apb_uart_i/UART_RXFF/U430
0.011599131859838963 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][0]
0.012183303013443947 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][6]
0.012183303013443947 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][4]
0.012204024009406567 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][6]
0.012204024009406567 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][4]
0.009947823360562325 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U316
0.010681943967938423 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/FE_RC_17_0
0.010681943967938423 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U4
0.010681943967938423 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U7
0.010681943967938423 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U61
0.011497966945171356 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[0]
0.011497966945171356 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U92
0.011497966945171356 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U344
0.009959571063518524 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U35
0.009959571063518524 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U69
0.010304619558155537 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U36
0.010876835323870182 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U12
0.010876835323870182 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U40
0.010876835323870182 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U41
0.010876835323870182 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U42
0.010876835323870182 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U48
0.011368127539753914 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U11
0.011368127539753914 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U74
0.011368127539753914 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U75
0.011473344638943672 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[4]
0.011473344638943672 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U59
0.011473344638943672 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U61
0.01006658747792244 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00241
0.01006658747792244 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_Pop_Pointer_CS_reg/latch
0.01041967049241066 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U71
0.01041967049241066 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U87
0.00999971479177475 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U79
0.010029069148004055 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][2]
0.010029069148004055 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U80
0.010483118705451488 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[5]/latch
0.010923486202955246 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U5
0.010352957993745804 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U20
0.010352957993745804 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U29
0.010352957993745804 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00215
0.009988831356167793 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U24
0.009988831356167793 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U51
0.009988831356167793 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U52
0.010100413113832474 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U65
0.010100413113832474 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U68
0.010589780285954475 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U69
0.010676325298845768 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][7]
0.01123022474348545 peripherals_i/apb_uart_i/UART_RXFF/U393
0.01150012481957674 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][6]
0.01150012481957674 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][4]
0.011269897222518921 peripherals_i/apb_uart_i/UART_RXFF/U221
0.010732936672866344 peripherals_i/apb_uart_i/UART_RXFF/U565
0.010196441784501076 peripherals_i/apb_uart_i/UART_RXFF/U522
0.009967600926756859 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][3]
0.009967600926756859 peripherals_i/apb_uart_i/UART_RXFF/U178
0.010236164554953575 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC211_iRXFIFOD_3
0.011303715407848358 peripherals_i/apb_uart_i/FE_OFC38_n1
0.011303715407848358 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC214_iRXFIFOD_0
0.011303715407848358 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][3]
0.011489185504615307 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][8]
0.011489185504615307 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][8]
0.011180317960679531 peripherals_i/apb_uart_i/CTS_ccl_a_buf_00095
0.011180317960679531 peripherals_i/apb_uart_i/FE_OFC204_iRXFIFOD_10
0.011180317960679531 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][3]
0.010617434978485107 peripherals_i/apb_uart_i/UART_RXFF/U74
0.010617434978485107 peripherals_i/apb_uart_i/UART_RXFF/U151
0.010617434978485107 peripherals_i/apb_uart_i/UART_RXFF/U495
0.010108474642038345 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][4]
0.010108474642038345 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][5]
0.009960394352674484 peripherals_i/apb_uart_i/UART_RXFF/U452
0.010301304049789906 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][6]
0.010301304049789906 peripherals_i/apb_uart_i/UART_RXFF/U409
0.010873191058635712 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][4]
0.011479250155389309 peripherals_i/apb_uart_i/UART_RXFF/U408
0.011113946326076984 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][3]
0.010543052107095718 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][5]
0.010543052107095718 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][1]
0.01007387600839138 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][5]
0.010008265264332294 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][8]
0.010402903892099857 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][8]
0.010975613258779049 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][7]
0.010975613258779049 peripherals_i/apb_uart_i/UART_RXFF/U215
0.011419394984841347 peripherals_i/apb_uart_i/UART_RXFF/U128
0.011419394984841347 peripherals_i/apb_uart_i/UART_RXFF/U344
0.01143715251237154 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][7]
0.011010430753231049 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][8]
0.010431029833853245 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][7]
0.010431029833853245 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][5]
0.010216443799436092 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U95
0.010478554293513298 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U57
0.010478554293513298 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U97
0.010478554293513298 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U98
0.01115446723997593 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U9
0.01115446723997593 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U65
0.01115446723997593 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U339
0.01115446723997593 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U341
0.01185371819883585 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/module_state_reg[1]
0.01185371819883585 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U93
0.011880991980433464 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U56
0.011880991980433464 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U99
0.0111906249076128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U263
0.0111906249076128 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[24]
0.0105051938444376 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U264
0.01023341715335846 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U65
0.01023341715335846 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U66
0.01023341715335846 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U67
0.01023341715335846 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U68
0.01023341715335846 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U70
0.01023341715335846 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U80
0.010674986056983471 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U14
0.010674986056983471 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U32
0.010674986056983471 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U45
0.010674986056983471 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U46
0.010674986056983471 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U62
0.010674986056983471 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U64
0.010674986056983471 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U71
0.011401994153857231 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U13
0.011401994153857231 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U31
0.011401994153857231 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U39
0.011401994153857231 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U51
0.0120236836373806 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U10
0.0120236836373806 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U30
0.0120236836373806 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U37
0.0120236836373806 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U63
0.0120236836373806 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U73
0.012153025716543198 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U54
0.012153025716543198 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U56
0.012153025716543198 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U58
0.012153025716543198 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U90
0.011678120121359825 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[3]
0.011678120121359825 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U55
0.011678120121359825 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U91
0.011531475000083447 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][2]
0.010805416852235794 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][0]
0.010280419141054153 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][0]
0.010280419141054153 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][1]
0.010323348455131054 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][1]
0.010902284644544125 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[6]/latch
0.012049761600792408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[5]
0.011447000317275524 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[6]
0.011447000317275524 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U6
0.011447000317275524 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U77
0.010715793818235397 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U25
0.010715793818235397 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U28
0.010715793818235397 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U30
0.010715793818235397 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U31
0.010715793818235397 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U76
0.010246902704238892 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U7
0.010246902704238892 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U34
0.010246902704238892 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U36
0.010246902704238892 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U53
0.010246902704238892 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U66
0.010246902704238892 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U75
0.010383069515228271 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U21
0.010383069515228271 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U54
0.010383069515228271 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U55
0.010383069515228271 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U63
0.010383069515228271 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U67
0.010383069515228271 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U70
0.01100070122629404 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[8]
0.01100070122629404 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U8
0.01100070122629404 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U71
0.011713923886418343 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]
0.011713923886418343 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[7]
0.010218554176390171 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][10]
0.010473784059286118 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][0]
0.010473784059286118 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][9]
0.011147779412567616 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][9]
0.011147779412567616 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][9]
0.01184980757534504 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][4]
0.01184980757534504 peripherals_i/apb_uart_i/UART_RXFF/U307
0.01184980757534504 peripherals_i/apb_uart_i/UART_RXFF/U436
0.012188920751214027 peripherals_i/apb_uart_i/UART_RXFF/U134
0.012188920751214027 peripherals_i/apb_uart_i/UART_RXFF/U350
0.011891162022948265 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][5]
0.011891162022948265 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][5]
0.011202829889953136 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][1]
0.011202829889953136 peripherals_i/apb_uart_i/UART_RXFF/U567
0.010514792986214161 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][10]
0.010514792986214161 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][6]
0.010217912495136261 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][6]
0.010217912495136261 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][1]
0.01055391039699316 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][9]
0.01055391039699316 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][0]
0.011246321722865105 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][10]
0.011246321722865105 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][9]
0.011906210333108902 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC210_iRXFIFOD_4
0.011906210333108902 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][9]
0.011759492568671703 peripherals_i/apb_uart_i/UART_RXFF/U282
0.011053428053855896 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][2]
0.010415807366371155 peripherals_i/apb_uart_i/UART_RXFF/U194
0.010234469547867775 peripherals_i/apb_uart_i/UART_RXFF/U237
0.010234469547867775 peripherals_i/apb_uart_i/UART_RXFF/U283
0.010234469547867775 peripherals_i/apb_uart_i/UART_RXFF/U323
0.010670838877558708 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][2]
0.010670838877558708 peripherals_i/apb_uart_i/UART_RXFF/U69
0.01139750611037016 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][6]
0.01139750611037016 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][2]
0.012023389339447021 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][4]
0.011690975166857243 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][3]
0.010959334671497345 peripherals_i/apb_uart_i/UART_RXFF/U260
0.010356823913753033 peripherals_i/apb_uart_i/UART_RXFF/U261
0.010267529636621475 peripherals_i/apb_uart_i/UART_RXFF/U518
0.010764196515083313 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][2]
0.010764196515083313 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][0]
0.01148924045264721 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][0]
0.01148924045264721 peripherals_i/apb_uart_i/UART_RXFF/U390
0.01148924045264721 peripherals_i/apb_uart_i/UART_RXFF/U432
0.012053553014993668 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][4]
0.012053553014993668 peripherals_i/apb_uart_i/UART_RXFF/U346
0.012053553014993668 peripherals_i/apb_uart_i/UART_RXFF/U389
0.012080558575689793 peripherals_i/apb_uart_i/UART_RXFF/U386
0.012080558575689793 peripherals_i/apb_uart_i/UART_RXFF/U515
0.011546296998858452 peripherals_i/apb_uart_i/UART_RXFF/U257
0.010819436982274055 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][5]
0.010289205238223076 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][8]
0.012406479567289352 core_region_i/adv_dbg_if_i/dbg_module_i/FE_OFC141_trstn_i
0.0113634392619133 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U70
0.010817483998835087 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U12
0.010817483998835087 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U66
0.010817483998835087 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U337
0.011209849268198013 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U45
0.011209849268198013 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U58
0.011209849268198013 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U96
0.012218833900988102 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U80
0.012218833900988102 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U106
0.012218833900988102 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U294
0.013261515647172928 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U5
0.013261515647172928 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U64
0.013261515647172928 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U71
0.013261515647172928 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U81
0.013754742220044136 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U43
0.013754742220044136 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U75
0.013754742220044136 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U82
0.013296464458107948 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U59
0.012262033298611641 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[13]
0.011235350742936134 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U48
0.01234712079167366 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U17
0.01234712079167366 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U18
0.013329624198377132 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U16
0.013677923940122128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U15
0.013097241520881653 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U14
0.010843541473150253 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U81
0.010843541473150253 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U82
0.011503426358103752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U28
0.011503426358103752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U72
0.0125882588326931 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U33
0.0125882588326931 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U43
0.0125882588326931 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U52
0.0125882588326931 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U53
0.01351469662040472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U29
0.01351469662040472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U50
0.01351469662040472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U77
0.01370497141033411 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U9
0.01370497141033411 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U86
0.012992320582270622 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[2]
0.012992320582270622 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U88
0.010978378355503082 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.013549686409533024 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[4]
0.012645989656448364 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U50
0.012645989656448364 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U79
0.01155068539083004 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U4
0.01155068539083004 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U19
0.01155068539083004 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U38
0.01155068539083004 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U78
0.010847915895283222 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U32
0.010847915895283222 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U56
0.011050064116716385 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U22
0.011050064116716385 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U42
0.011050064116716385 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U64
0.011050064116716385 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U73
0.011972635053098202 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U17
0.011972635053098202 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U72
0.011972635053098202 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U74
0.012423030100762844 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][0]
0.012423030100762844 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][0]
0.01137660350650549 peripherals_i/apb_uart_i/UART_RXFF/U434
0.010820938274264336 peripherals_i/apb_uart_i/UART_RXFF/U563
0.011202993802726269 peripherals_i/apb_uart_i/UART_RXFF/U305
0.013255700469017029 peripherals_i/apb_uart_i/UART_RXFF/U309
0.013255700469017029 peripherals_i/apb_uart_i/UART_RXFF/U438
0.01375944446772337 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][10]
0.013311396352946758 peripherals_i/apb_uart_i/UART_RXFF/U264
0.012279892340302467 peripherals_i/apb_uart_i/UART_RXFF/U564
0.011249231174588203 peripherals_i/apb_uart_i/UART_RXFF/U566
0.010803699493408203 peripherals_i/apb_uart_i/UART_RXFF/U133
0.010803699493408203 peripherals_i/apb_uart_i/UART_RXFF/U479
0.011304719373583794 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][0]
0.011304719373583794 peripherals_i/apb_uart_i/UART_RXFF/U435
0.01233934611082077 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC213_iRXFIFOD_1
0.01233934611082077 peripherals_i/apb_uart_i/UART_RXFF/U306
0.013326569460332394 peripherals_i/apb_uart_i/UART_RXFF/CTS_ccl_a_buf_00083
0.013685794547200203 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][6]
0.013685794547200203 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][6]
0.013113617897033691 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][8]
0.013113617897033691 peripherals_i/apb_uart_i/UART_RXFF/U82
0.012062732130289078 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][9]
0.011113552376627922 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][0]
0.011113552376627922 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][0]
0.010844653472304344 peripherals_i/apb_uart_i/UART_RXFF/U411
0.010844653472304344 peripherals_i/apb_uart_i/UART_RXFF/U412
0.01149672269821167 peripherals_i/apb_uart_i/UART_RXFF/U83
0.01149672269821167 peripherals_i/apb_uart_i/UART_RXFF/U193
0.013513599522411823 peripherals_i/apb_uart_i/UART_RXFF/U322
0.013715732842683792 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][1]
0.013715732842683792 peripherals_i/apb_uart_i/UART_RXFF/U451
0.013010725378990173 peripherals_i/apb_uart_i/UART_RXFF/U150
0.011914612725377083 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][1]
0.011914612725377083 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][10]
0.011011922731995583 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][3]
0.011011922731995583 peripherals_i/apb_uart_i/UART_RXFF/U475
0.010876810178160667 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][9]
0.010876810178160667 peripherals_i/apb_uart_i/UART_RXFF/U519
0.011618186719715595 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][9]
0.012701896019279957 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][2]
0.013546682894229889 peripherals_i/apb_uart_i/UART_RXFF/U347
0.013589994981884956 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][4]
0.012795668095350266 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][4]
0.012795668095350266 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][4]
0.011713645420968533 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][7]
0.015202095732092857 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U67
0.014805157668888569 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/bit_count_reg[1]
0.014805157668888569 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U129
0.013528508134186268 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/bit_count_reg[3]
0.013528508134186268 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U49
0.012141389772295952 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U69
0.011414761655032635 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U104
0.011935381218791008 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U8
0.013275647535920143 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U19
0.013275647535920143 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U63
0.014660660177469254 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U46
0.014660660177469254 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U62
0.014660660177469254 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U78
0.015315216034650803 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U94
0.01470489613711834 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U100
0.011963753029704094 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U145
0.011963753029704094 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff2q_reg
0.011963753029704094 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U8
0.011963753029704094 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U9
0.01138587947934866 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff2_reg
0.012065520510077477 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff1_reg
0.013445544987916946 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_reg
0.01475360244512558 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff1_reg
0.01475360244512558 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff2_reg
0.015218074433505535 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff2q_reg
0.015218074433505535 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U13
0.014446753077208996 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/cpu_fsm_state_reg
0.011449210345745087 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[8]
0.011449210345745087 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[7]
0.01232542097568512 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]
0.013766448944807053 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[0]
0.014996862038969994 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U76
0.015248625539243221 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U78
0.015248625539243221 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U79
0.015248625539243221 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U83
0.015248625539243221 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U85
0.014300174079835415 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[1]
0.0114860525354743 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[1]
0.01248173788189888 core_region_i/adv_dbg_if_i/cluster_tap_i/u_clk_mux/U1
0.01248173788189888 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U69
0.01248173788189888 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U71
0.013923466205596924 FE_OFC23_n1
0.013923466205596924 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[0]
0.015038765035569668 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]
0.015038765035569668 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U17
0.015081971883773804 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U9
0.015081971883773804 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U74
0.014018467627465725 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[8]
0.012581396847963333 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[7]
0.012581396847963333 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U72
0.015225623734295368 FE_OFC1_n1
0.015041785314679146 FE_OFC24_n1
0.015041785314679146 clk_rst_gen_i/i_rst_gen_soc/U6
0.015041785314679146 clk_rst_gen_i/i_rst_gen_soc/U3
0.01383943110704422 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[3]
0.01383943110704422 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U47
0.01383943110704422 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U48
0.01238282024860382 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U43
0.01238282024860382 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U44
0.01238282024860382 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U45
0.011448760516941547 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U3
0.011448760516941547 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U40
0.011448760516941547 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U41
0.011448760516941547 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U60
0.011718617752194405 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U57
0.011718617752194405 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U59
0.011718617752194405 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U62
0.012946883216500282 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/CTS_cdb_buf_00230
0.012946883216500282 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[2]
0.014366742223501205 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[1]
0.014366742223501205 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[0]
0.01520556304603815 FE_OFC25_n1
0.01482248492538929 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][5]
0.012158975005149841 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][5]
0.012158975005149841 peripherals_i/apb_uart_i/UART_RXFF/U262
0.011419486254453659 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][10]
0.011926360428333282 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][0]
0.011926360428333282 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][9]
0.013262579217553139 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][9]
0.013262579217553139 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][0]
0.014652787707746029 peripherals_i/apb_uart_i/UART_RXFF/U308
0.014652787707746029 peripherals_i/apb_uart_i/UART_RXFF/U437
0.01532120443880558 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][10]
0.01532120443880558 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][9]
0.01472440641373396 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][5]
0.01335226558148861 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][5]
0.01335226558148861 peripherals_i/apb_uart_i/UART_RXFF/U265
0.011981792747974396 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][8]
0.011981792747974396 peripherals_i/apb_uart_i/UART_RXFF/U263
0.011981792747974396 peripherals_i/apb_uart_i/UART_RXFF/U266
0.011389980092644691 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][5]
0.01343471184372902 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][4]
0.01343471184372902 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][1]
0.01474903617054224 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][2]
0.015228050760924816 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][8]
0.015228050760924816 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][4]
0.014468083158135414 peripherals_i/apb_uart_i/UART_RXFF/U497
0.013071035966277122 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][10]
0.013071035966277122 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][1]
0.011808674782514572 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][10]
0.011450320482254028 peripherals_i/apb_uart_i/UART_RXFF/U197
0.011450320482254028 peripherals_i/apb_uart_i/UART_RXFF/U498
0.011450320482254028 peripherals_i/apb_uart_i/UART_RXFF/U540
0.011450320482254028 peripherals_i/apb_uart_i/UART_RXFF/U541
0.012316083535552025 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][9]
0.012316083535552025 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][6]
0.012316083535552025 peripherals_i/apb_uart_i/UART_RXFF/U455
0.01375626027584076 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][8]
0.01375626027584076 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][6]
0.01499481126666069 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][10]
0.01499481126666069 peripherals_i/apb_uart_i/UART_RXFF/U281
0.01499481126666069 peripherals_i/apb_uart_i/UART_RXFF/U496
0.015262281522154808 peripherals_i/apb_uart_i/UART_RXFF/U410
0.015262281522154808 peripherals_i/apb_uart_i/UART_RXFF/U539
0.014323964715003967 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][0]
0.01286610122770071 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][10]
0.011665988713502884 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][3]
0.011487133800983429 peripherals_i/apb_uart_i/UART_RXFF/U174
0.012474266812205315 peripherals_i/apb_uart_i/UART_RXFF/U217
0.012474266812205315 peripherals_i/apb_uart_i/UART_RXFF/U303
0.012474266812205315 peripherals_i/apb_uart_i/UART_RXFF/U304
0.012474266812205315 peripherals_i/apb_uart_i/UART_RXFF/U433
0.013916844502091408 peripherals_i/apb_uart_i/UART_RXFF/U130
0.01504167914390564 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][6]
0.01504167914390564 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][6]
0.015100458636879921 peripherals_i/apb_uart_i/UART_RXFF/U343
0.01404493022710085 peripherals_i/apb_uart_i/UART_RXFF/U127
0.01404493022710085 peripherals_i/apb_uart_i/UART_RXFF/U429
0.012606324627995491 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][0]
0.012606324627995491 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][0]
0.011556691490113735 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][6]
0.011556691490113735 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][6]
0.015859417617321014 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U128
0.014009954407811165 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U132
0.012476280331611633 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U126
0.01167210191488266 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/module_state_reg[3]
0.01167210191488266 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U11
0.01224595308303833 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U44
0.01224595308303833 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U87
0.0137255247682333 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U101
0.0137255247682333 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U102
0.0137255247682333 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U292
0.015254748053848743 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U83
0.015254748053848743 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U293
0.015977222472429276 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U47
0.015977222472429276 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U54
0.015977222472429276 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U73
0.015302571468055248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U7
0.013782404363155365 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_o_reg
0.013782404363155365 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[23]
0.012274689972400665 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U10
0.011637341231107712 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/clk_gate_wr_reg_reg/latch
0.012389857321977615 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_reg
0.013916346244513988 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U11
0.015903446823358536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/clk_gate_outstanding_counter_reg/latch
0.012850277125835419 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U56
0.012850277125835419 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U70
0.01444490347057581 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U41
0.01444490347057581 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U42
0.015678487718105316 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U22
0.015678487718105316 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U55
0.015726787969470024 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U21
0.015726787969470024 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U54
0.015726787969470024 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U63
0.015726787969470024 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U73
0.014551473781466484 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U52
0.014551473781466484 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U53
0.012962806038558483 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U66
0.012962806038558483 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U67
0.012962806038558483 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U68
0.01190708577632904 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U65
0.01190708577632904 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U66
0.013174370862543583 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U64
0.014783741906285286 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U52
0.011706333607435226 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U18
0.013364761136472225 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/CTS_cdb_buf_00231
0.015440044924616814 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][4]
0.014034133404493332 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][8]
0.014034133404493332 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][8]
0.012495673261582851 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][4]
0.012495673261582851 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][3]
0.012495673261582851 peripherals_i/apb_uart_i/UART_RXFF/U348
0.011677318252623081 peripherals_i/apb_uart_i/UART_RXFF/U520
0.012235975824296474 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][6]
0.012235975824296474 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][6]
0.012235975824296474 peripherals_i/apb_uart_i/UART_RXFF/U132
0.013711045496165752 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][6]
0.013711045496165752 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][4]
0.015245970338582993 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][6]
0.015245970338582993 peripherals_i/apb_uart_i/UART_RXFF/U135
0.01598373055458069 peripherals_i/apb_uart_i/UART_RXFF/U136
0.01598373055458069 peripherals_i/apb_uart_i/UART_RXFF/U352
0.01532401330769062 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][8]
0.01532401330769062 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][8]
0.013808105140924454 peripherals_i/apb_uart_i/UART_RXFF/U523
0.013808105140924454 peripherals_i/apb_uart_i/UART_RXFF/U524
0.012294525280594826 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][5]
0.012294525280594826 peripherals_i/apb_uart_i/UART_RXFF/U521
0.012380771338939667 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][7]
0.012380771338939667 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][2]
0.013904240913689137 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][2]
0.013904240913689137 peripherals_i/apb_uart_i/UART_RXFF/U349
0.015887968242168427 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC209_iRXFIFOD_5
0.015048294328153133 peripherals_i/apb_uart_i/UART_RXFF/U196
0.012108149006962776 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][1]
0.011710859835147858 peripherals_i/apb_uart_i/UART_RXFF/U154
0.011710859835147858 peripherals_i/apb_uart_i/UART_RXFF/U454
0.01266605593264103 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][9]
0.014256029389798641 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][3]
0.014256029389798641 peripherals_i/apb_uart_i/UART_RXFF/U79
0.015623476356267929 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][8]
0.015918372198939323 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][2]
0.015918372198939323 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][0]
0.014881478622555733 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][10]
0.013271026313304901 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][5]
0.013271026313304901 peripherals_i/apb_uart_i/UART_RXFF/U259
0.013271026313304901 peripherals_i/apb_uart_i/UART_RXFF/U561
0.013271026313304901 peripherals_i/apb_uart_i/UART_RXFF/U562
0.011945845559239388 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][5]
0.011749530211091042 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][9]
0.011749530211091042 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][9]
0.012841842137277126 peripherals_i/apb_uart_i/UART_RXFF/U302
0.012841842137277126 peripherals_i/apb_uart_i/UART_RXFF/U431
0.014437366276979446 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][4]
0.014437366276979446 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][0]
0.01568145863711834 peripherals_i/apb_uart_i/UART_RXFF/U131
0.01568145863711834 peripherals_i/apb_uart_i/UART_RXFF/U345
0.015746966004371643 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][0]
0.01458048727363348 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][9]
0.01458048727363348 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][9]
0.012990154325962067 peripherals_i/apb_uart_i/UART_RXFF/U558
0.015093793161213398 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U48
0.014705739915370941 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U68
0.014705739915370941 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U130
0.013455098494887352 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U50
0.013455098494887352 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U133
0.013455098494887352 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U134
0.013455098494887352 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U345
0.012095330283045769 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/bit_count_reg[4]
0.012095330283045769 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U52
0.011381574906408787 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U79
0.011381574906408787 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U105
0.011888634413480759 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/module_state_reg[0]
0.011888634413480759 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U84
0.013198204338550568 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U90
0.013198204338550568 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U91
0.014551961794495583 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U88
0.014551961794495583 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U89
0.015191279351711273 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U42
0.015191279351711273 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U116
0.015191279351711273 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U117
0.01459321565926075 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[12]
0.01459321565926075 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U76
0.013246515765786171 core_region_i/adv_dbg_if_i/dbg_module_i/FE_OFC177_net21895
0.013246515765786171 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U262
0.011911333538591862 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U47
0.011911333538591862 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U139
0.011347778141498566 core_region_i/adv_dbg_if_i/dbg_module_i/clk_gate_input_shift_reg_reg/latch
0.0120160523802042 core_region_i/adv_dbg_if_i/dbg_module_i/U5
0.011604595929384232 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U59
0.01144676748663187 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U60
0.012424556538462639 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U18
0.012424556538462639 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U57
0.013838980346918106 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U4
0.013838980346918106 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U32
0.013838980346918106 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U40
0.014933157712221146 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U64
0.014976481907069683 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U24
0.014976481907069683 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U34
0.013934909366071224 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U51
0.013934909366071224 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U65
0.012526532635092735 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[6]
0.011506841517984867 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U67
0.012710163369774818 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U51
0.012710163369774818 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U71
0.012710163369774818 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U73
0.01413491927087307 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U8
0.01413491927087307 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U62
0.01510392315685749 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U16
0.014923106878995895 clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg
0.014923106878995895 clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg
0.013746123760938644 clk_rst_gen_i/i_rst_gen_soc/s_rst_ff2_reg
0.013746123760938644 clk_rst_gen_i/i_rst_gen_soc/s_rst_ff1_reg
0.012321140617132187 clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_reg
0.012321140617132187 clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_reg
0.011675495654344559 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/clk_gate_outstanding_counter_reg/latch
0.014722522348165512 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][1]
0.01347642857581377 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][1]
0.01138608530163765 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][7]
0.01138608530163765 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][7]
0.011879729107022285 peripherals_i/apb_uart_i/UART_RXFF/U391
0.014544276520609856 peripherals_i/apb_uart_i/UART_RXFF/U351
0.014544276520609856 peripherals_i/apb_uart_i/UART_RXFF/U395
0.01519722305238247 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][4]
0.01519722305238247 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][2]
0.01461245771497488 peripherals_i/apb_uart_i/UART_RXFF/U223
0.013269582763314247 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][1]
0.013269582763314247 peripherals_i/apb_uart_i/UART_RXFF/U480
0.011929241009056568 peripherals_i/apb_uart_i/UART_RXFF/U392
0.011929241009056568 peripherals_i/apb_uart_i/UART_RXFF/U481
0.01135205663740635 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][8]
0.01135205663740635 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][7]
0.01200835406780243 peripherals_i/apb_uart_i/UART_RXFF/U478
0.013359792530536652 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][2]
0.013359792530536652 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][1]
0.013359792530536652 peripherals_i/apb_uart_i/UART_RXFF/U220
0.014649106189608574 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][7]
0.014649106189608574 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][3]
0.015119578689336777 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][3]
0.014375632628798485 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][3]
0.014375632628798485 peripherals_i/apb_uart_i/UART_RXFF/U153
0.014375632628798485 peripherals_i/apb_uart_i/UART_RXFF/U368
0.013006780296564102 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][7]
0.013006780296564102 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]
0.01176894549280405 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][4]
0.011415651999413967 peripherals_i/apb_uart_i/UART_RXFF/U240
0.011415651999413967 peripherals_i/apb_uart_i/UART_RXFF/U369
0.01226063258945942 peripherals_i/apb_uart_i/UART_RXFF/U367
0.013668143190443516 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][7]
0.013668143190443516 peripherals_i/apb_uart_i/UART_RXFF/U152
0.014878746122121811 peripherals_i/apb_uart_i/UART_RXFF/U607
0.014878746122121811 peripherals_i/apb_uart_i/UART_RXFF/U626
0.01513945497572422 peripherals_i/apb_uart_i/UART_RXFF/U195
0.014220671728253365 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][2]
0.014220671728253365 peripherals_i/apb_uart_i/UART_RXFF/U654
0.012794192880392075 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][10]
0.012794192880392075 peripherals_i/apb_uart_i/UART_RXFF/U560
0.012794192880392075 peripherals_i/apb_uart_i/UART_RXFF/U647
0.011620936915278435 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][10]
0.01144831907004118 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][8]
0.01144831907004118 peripherals_i/apb_uart_i/UART_RXFF/U175
0.012417744845151901 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][8]
0.012417744845151901 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][2]
0.013833001255989075 peripherals_i/apb_uart_i/UART_RXFF/U216
0.013833001255989075 peripherals_i/apb_uart_i/UART_RXFF/U218
0.014936523512005806 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][4]
0.014995117671787739 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][2]
0.014995117671787739 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][2]
0.013961384072899818 peripherals_i/apb_uart_i/UART_RXFF/U214
0.013961384072899818 peripherals_i/apb_uart_i/UART_RXFF/U300
0.012551527470350266 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][10]
0.011521745473146439 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][10]
0.011521745473146439 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][2]
0.013243485242128372 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U131
0.013243485242128372 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U346
0.012317802757024765 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U347
0.011310719884932041 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U348
0.010780837386846542 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/clk_gate_bit_count_reg/latch
0.01115342229604721 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/clk_gate_word_count_reg/latch
0.01115342229604721 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/module_state_reg[2]
0.012119520455598831 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U41
0.012119520455598831 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U107
0.013118792325258255 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U86
0.013118792325258255 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U115
0.013590672984719276 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U20
0.013148760423064232 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[22]
0.011168910190463066 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U146
0.01075445581227541 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U46
0.012983521446585655 core_region_i/adv_dbg_if_i/cluster_tap_i/u_clk_inv/U1
0.012983521446585655 core_region_i/adv_dbg_if_i/cluster_tap_i/u_clk_mux/U2
0.01354227401316166 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CTS_cdb_buf_00217
0.01354227401316166 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CTS_cdb_buf_00218
0.010942960157990456 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[2]
0.010828528553247452 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U62
0.012601356953382492 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U43
0.013411544263362885 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U36
0.013443756848573685 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U8
0.013443756848573685 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U38
0.012672795914113522 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U7
0.012672795914113522 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U20
0.011629870161414146 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U31
0.010932091623544693 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[8]
0.010932091623544693 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[7]
0.011759160086512566 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U20
0.011759160086512566 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U72
0.012810865417122841 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U53
0.013526329770684242 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]
0.013526329770684242 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U54
0.012333568185567856 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][3]
0.011323237791657448 peripherals_i/apb_uart_i/UART_RXFF/U176
0.011323237791657448 peripherals_i/apb_uart_i/UART_RXFF/U477
0.010784058831632137 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][2]
0.010784058831632137 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][2]
0.01114680990576744 peripherals_i/apb_uart_i/UART_RXFF/U219
0.012110170908272266 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][7]
0.012110170908272266 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][7]
0.013113422319293022 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][2]
0.013595545664429665 peripherals_i/apb_uart_i/UART_RXFF/U222
0.013163581490516663 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][3]
0.013163581490516663 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][1]
0.012171975336968899 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][3]
0.011182860471308231 peripherals_i/apb_uart_i/UART_RXFF/U179
0.010758358985185623 peripherals_i/apb_uart_i/UART_RXFF/U180
0.011245936155319214 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][3]
0.011245936155319214 peripherals_i/apb_uart_i/UART_RXFF/U177
0.013202013447880745 peripherals_i/apb_uart_i/UART_RXFF/U44
0.013202013447880745 peripherals_i/apb_uart_i/UART_RXFF/U45
0.013550443574786186 peripherals_i/apb_uart_i/UART_RXFF/U649
0.013550443574786186 peripherals_i/apb_uart_i/UART_RXFF/U650
0.012999862432479858 peripherals_i/apb_uart_i/UART_RXFF/U619
0.011986372992396355 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][5]
0.01106918603181839 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][4]
0.01106918603181839 peripherals_i/apb_uart_i/UART_RXFF/U239
0.01080574095249176 peripherals_i/apb_uart_i/UART_RXFF/U325
0.01080574095249176 peripherals_i/apb_uart_i/UART_RXFF/U326
0.011428304016590118 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][1]
0.01246711891144514 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][4]
0.013360974378883839 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][7]
0.013360974378883839 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][3]
0.013553425669670105 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][5]
0.012874815613031387 peripherals_i/apb_uart_i/UART_RXFF/U238
0.012874815613031387 peripherals_i/apb_uart_i/UART_RXFF/U621
0.012874815613031387 peripherals_i/apb_uart_i/UART_RXFF/U627
0.011821630410850048 peripherals_i/apb_uart_i/UART_RXFF/U476
0.010830927640199661 peripherals_i/apb_uart_i/UART_RXFF/U517
0.011550027877092361 peripherals_i/apb_uart_i/UART_RXFF/U173
0.01259840652346611 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][7]
0.01259840652346611 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][3]
0.013415591791272163 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][6]
0.013415591791272163 peripherals_i/apb_uart_i/UART_RXFF/U129
0.012693963944911957 peripherals_i/apb_uart_i/UART_RXFF/U472
0.01164990197867155 peripherals_i/apb_uart_i/UART_RXFF/U171
0.012048269622027874 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/bit_count_reg[0]
0.012048269622027874 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U127
0.011855816468596458 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/bit_count_reg[2]
0.010561589151620865 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/bit_count_reg[5]
0.011751431971788406 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[14]
0.012065395712852478 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U4
0.012065395712852478 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U265
0.011772986501455307 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U266
0.011114224791526794 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[11]
0.010462465696036816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U144
0.010462465696036816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U260
0.010462465696036816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U261
0.010191040113568306 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U45
0.010525668039917946 core_region_i/adv_dbg_if_i/cluster_tap_i/U16
0.010525668039917946 core_region_i/adv_dbg_if_i/cluster_tap_i/U66
0.010241992771625519 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[3]
0.010241992771625519 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U79
0.010728652589023113 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U19
0.010728652589023113 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U78
0.01142892800271511 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U5
0.011969506740570068 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[4]
0.011990038678050041 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U25
0.011990038678050041 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U28
0.011990038678050041 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U75
0.011473847553133965 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U29
0.011473847553133965 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U30
0.01077534630894661 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U76
0.01077534630894661 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U77
0.010267399251461029 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[5]
0.01030185166746378 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[6]
0.01030185166746378 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U6
0.010849032551050186 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U19
0.010849032551050186 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U37
0.010849032551050186 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U50
0.011546997353434563 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U21
0.011546997353434563 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U23
0.011546997353434563 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U33
0.012022696435451508 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[0]
0.011934980750083923 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U40
0.011359231546521187 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U39
0.011359231546521187 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U55
0.010443899780511856 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][4]
0.011748476885259151 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][8]
0.011748476885259151 peripherals_i/apb_uart_i/UART_RXFF/U394
0.012069474905729294 peripherals_i/apb_uart_i/UART_RXFF/U597
0.011783812195062637 peripherals_i/apb_uart_i/UART_RXFF/U593
0.011783812195062637 peripherals_i/apb_uart_i/UART_RXFF/U617
0.011127036064863205 peripherals_i/apb_uart_i/UART_RXFF/U545
0.011127036064863205 peripherals_i/apb_uart_i/UART_RXFF/U609
0.010194702073931694 peripherals_i/apb_uart_i/UART_RXFF/U652
0.010523512959480286 peripherals_i/apb_uart_i/UART_RXFF/U625
0.011193450540304184 peripherals_i/apb_uart_i/UART_RXFF/U631
0.011193450540304184 peripherals_i/apb_uart_i/UART_RXFF/U655
0.011830979958176613 peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[4]
0.012062836438417435 peripherals_i/apb_uart_i/UART_RXFF/U29
0.012062836438417435 peripherals_i/apb_uart_i/UART_RXFF/U30
0.011693954467773438 peripherals_i/apb_uart_i/UART_RXFF/U46
0.011693954467773438 peripherals_i/apb_uart_i/UART_RXFF/U47
0.011693954467773438 peripherals_i/apb_uart_i/UART_RXFF/U630
0.011015338823199272 peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[6]
0.011015338823199272 peripherals_i/apb_uart_i/UART_RXFF/U53
0.010400110855698586 peripherals_i/apb_uart_i/UART_RXFF/U32
0.010400110855698586 peripherals_i/apb_uart_i/UART_RXFF/U54
0.01022020447999239 peripherals_i/apb_uart_i/UART_RXFF/U535
0.01022020447999239 peripherals_i/apb_uart_i/UART_RXFF/U536
0.010630931705236435 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][1]
0.010630931705236435 peripherals_i/apb_uart_i/UART_RXFF/U453
0.011319920420646667 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC40_n1
0.011319920420646667 peripherals_i/apb_uart_i/UART_RXFF/U324
0.011913870461285114 peripherals_i/apb_uart_i/UART_RXFF/U600
0.011593332514166832 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC118_n1
0.011593332514166832 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][5]
0.011593332514166832 peripherals_i/apb_uart_i/UART_RXFF/U589
0.010895909741520882 peripherals_i/apb_uart_i/UART_RXFF/U474
0.010895909741520882 peripherals_i/apb_uart_i/UART_RXFF/U590
0.010895909741520882 peripherals_i/apb_uart_i/UART_RXFF/U616
0.010324181988835335 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][1]
0.010245299898087978 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][1]
0.010728089138865471 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][3]
0.011429034173488617 peripherals_i/apb_uart_i/UART_RXFF/U388
0.011974422261118889 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][7]
0.012002561241388321 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][6]
0.011490179225802422 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][1]
0.010790817439556122 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][3]
0.010277746245265007 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][3]
0.010277746245265007 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][1]
0.010848449543118477 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[7]
0.010286761447787285 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U289
0.010286761447787285 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U290
0.010286761447787285 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[8]
0.009985963813960552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[0]
0.01018038485199213 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[1]
0.01018038485199213 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[10]
0.010702107101678848 core_region_i/adv_dbg_if_i/dbg_module_i/FE_OFC138_trstn_i
0.010702107101678848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[15]
0.010702107101678848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U264
0.01124549750238657 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[12]
0.011504797264933586 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U21
0.011504797264933586 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U39
0.011504797264933586 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U267
0.011269092559814453 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U268
0.011269092559814453 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[21]
0.010734597221016884 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U257
0.010734597221016884 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[20]
0.010206746868789196 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[9]
0.010206746868789196 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U256
0.009990954771637917 core_region_i/adv_dbg_if_i/cluster_tap_i/U67
0.009990954771637917 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U42
0.009990954771637917 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U44
0.01027153804898262 core_region_i/adv_dbg_if_i/cluster_tap_i/U13
0.01027153804898262 core_region_i/adv_dbg_if_i/cluster_tap_i/U68
0.010826515033841133 core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[0]
0.01134879607707262 core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[3]
0.01134879607707262 core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]
0.011531578376889229 core_region_i/adv_dbg_if_i/cluster_tap_i/U94
0.011531578376889229 core_region_i/adv_dbg_if_i/cluster_tap_i/U97
0.011219139210879803 core_region_i/adv_dbg_if_i/cluster_tap_i/U93
0.010654106736183167 core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[2]
0.010654106736183167 core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[1]
0.010143997147679329 core_region_i/adv_dbg_if_i/cluster_tap_i/U43
0.010439974255859852 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U44
0.010439974255859852 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U45
0.011018078774213791 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U47
0.011018078774213791 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U48
0.011462289839982986 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U50
0.011046268045902252 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U6
0.010040303692221642 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U29
0.010062139481306076 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U28
0.010062139481306076 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U30
0.010507075116038322 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U7
0.010507075116038322 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U24
0.010507075116038322 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U27
0.010507075116038322 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U74
0.011078201234340668 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U35
0.011078201234340668 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U63
0.011469469405710697 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U31
0.011469469405710697 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U41
0.011400971561670303 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[1]
0.011400971561670303 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U69
0.010934057645499706 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U70
0.010369410738348961 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U68
0.01152878813445568 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][4]
0.01137181743979454 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][10]
0.01137181743979454 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][8]
0.010857990942895412 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][8]
0.01029421016573906 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][10]
0.01029421016573906 peripherals_i/apb_uart_i/UART_RXFF/U499
0.009988195262849331 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][10]
0.009988195262849331 peripherals_i/apb_uart_i/UART_RXFF/U542
0.010177385061979294 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][10]
0.010697961784899235 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][8]
0.011509144678711891 peripherals_i/apb_uart_i/UART_RXFF/U329
0.011509144678711891 peripherals_i/apb_uart_i/UART_RXFF/U501
0.011278998106718063 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][10]
0.010746080428361893 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][10]
0.010746080428361893 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][4]
0.010216128081083298 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][8]
0.010216128081083298 peripherals_i/apb_uart_i/UART_RXFF/U330
0.009994866326451302 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][4]
0.009994866326451302 peripherals_i/apb_uart_i/UART_RXFF/U502
0.010270766913890839 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][8]
0.010270766913890839 peripherals_i/apb_uart_i/UART_RXFF/U503
0.010824872180819511 peripherals_i/apb_uart_i/UART_RXFF/U583
0.010824872180819511 peripherals_i/apb_uart_i/UART_RXFF/U608
0.01134980097413063 peripherals_i/apb_uart_i/UART_RXFF/U606
0.011538390070199966 peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[5]
0.011538390070199966 peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[3]
0.011230316013097763 peripherals_i/apb_uart_i/UART_RXFF/U582
0.011230316013097763 peripherals_i/apb_uart_i/UART_RXFF/U598
0.010665787383913994 peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[6]
0.010152675211429596 peripherals_i/apb_uart_i/UART_RXFF/U31
0.010152675211429596 peripherals_i/apb_uart_i/UART_RXFF/U61
0.009997876361012459 peripherals_i/apb_uart_i/UART_RXFF/U514
0.009997876361012459 peripherals_i/apb_uart_i/UART_RXFF/U579
0.010330045595765114 peripherals_i/apb_uart_i/UART_RXFF/U578
0.010893028229475021 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][4]
0.010893028229475021 peripherals_i/apb_uart_i/UART_RXFF/U364
0.011380534619092941 peripherals_i/apb_uart_i/UART_RXFF/U449
0.011380534619092941 peripherals_i/apb_uart_i/UART_RXFF/U450
0.011380534619092941 peripherals_i/apb_uart_i/UART_RXFF/U604
0.011125102639198303 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC117_n1
0.010559208691120148 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][5]
0.010559208691120148 peripherals_i/apb_uart_i/UART_RXFF/U612
0.010097075253725052 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][9]
0.010097075253725052 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][5]
0.010039126500487328 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][9]
0.010440969839692116 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][0]
0.011019831523299217 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][4]
0.011468153446912766 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][7]
0.011488287709653378 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][6]
0.011061467230319977 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][7]
0.01071578823029995 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U285
0.010301372967660427 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U24
0.010301372967660427 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U286
0.010301372967660427 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U287
0.010301372967660427 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U288
0.010564145632088184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[2]
0.011275213211774826 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U34
0.011275213211774826 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U35
0.011275213211774826 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U114
0.012017620727419853 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[13]
0.012374245561659336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U37
0.012374245561659336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U109
0.012374245561659336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U269
0.012057200074195862 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U270
0.012057200074195862 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[19]
0.011333351954817772 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U40
0.011333351954817772 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U41
0.011333351954817772 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U259
0.010618397034704685 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[10]
0.010328003205358982 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U43
0.010328003205358982 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U258
0.01071285642683506 core_region_i/adv_dbg_if_i/cluster_tap_i/U15
0.01071285642683506 core_region_i/adv_dbg_if_i/cluster_tap_i/U69
0.011470128782093525 core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[1]
0.011470128782093525 core_region_i/adv_dbg_if_i/cluster_tap_i/U20
0.012181038968265057 core_region_i/adv_dbg_if_i/cluster_tap_i/U95
0.012427199631929398 core_region_i/adv_dbg_if_i/cluster_tap_i/clk_gate_latched_jtag_ir_reg/latch
0.012427199631929398 core_region_i/adv_dbg_if_i/cluster_tap_i/U46
0.011996490880846977 core_region_i/adv_dbg_if_i/cluster_tap_i/U96
0.011996490880846977 core_region_i/adv_dbg_if_i/cluster_tap_i/U99
0.011220663785934448 core_region_i/adv_dbg_if_i/cluster_tap_i/U100
0.012335257604718208 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/CTS_cdb_buf_00210
0.012335257604718208 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/clk_gate_outstanding_counter_reg/latch
0.010377578437328339 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U5
0.010404262691736221 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U75
0.01100988406687975 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U18
0.011789407581090927 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U44
0.011789407581090927 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U47
0.012325317598879337 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U42
0.012325317598879337 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U77
0.012235719710588455 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U17
0.011603739112615585 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U56
0.011500788852572441 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][4]
0.010726727545261383 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][0]
0.010560663416981697 peripherals_i/apb_uart_i/UART_RXFF/U544
0.011270027607679367 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][0]
0.01201578788459301 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][4]
0.01201578788459301 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][0]
0.012380275875329971 peripherals_i/apb_uart_i/UART_RXFF/U415
0.012070592492818832 peripherals_i/apb_uart_i/UART_RXFF/U546
0.012070592492818832 peripherals_i/apb_uart_i/UART_RXFF/U601
0.012070592492818832 peripherals_i/apb_uart_i/UART_RXFF/U622
0.012070592492818832 peripherals_i/apb_uart_i/UART_RXFF/U633
0.01063072495162487 peripherals_i/apb_uart_i/UART_RXFF/U331
0.010711329989135265 peripherals_i/apb_uart_i/UART_RXFF/U653
0.011467523872852325 peripherals_i/apb_uart_i/UART_RXFF/U27
0.011467523872852325 peripherals_i/apb_uart_i/UART_RXFF/U620
0.012182164937257767 peripherals_i/apb_uart_i/UART_RXFF/U610
0.012182164937257767 peripherals_i/apb_uart_i/UART_RXFF/U644
0.012182164937257767 peripherals_i/apb_uart_i/UART_RXFF/U646
0.01243632659316063 peripherals_i/apb_uart_i/UART_RXFF/U599
0.012011576443910599 peripherals_i/apb_uart_i/UART_RXFF/U35
0.012011576443910599 peripherals_i/apb_uart_i/UART_RXFF/U36
0.01053157914429903 peripherals_i/apb_uart_i/UART_RXFF/U62
0.010316707193851471 peripherals_i/apb_uart_i/UART_RXFF/U321
0.010316707193851471 peripherals_i/apb_uart_i/UART_RXFF/U557
0.010767871513962746 peripherals_i/apb_uart_i/UART_RXFF/U320
0.010767871513962746 peripherals_i/apb_uart_i/UART_RXFF/U363
0.011535676196217537 peripherals_i/apb_uart_i/UART_RXFF/U148
0.011535676196217537 peripherals_i/apb_uart_i/UART_RXFF/U406
0.012202269397675991 peripherals_i/apb_uart_i/UART_RXFF/U235
0.01235333364456892 peripherals_i/apb_uart_i/UART_RXFF/U234
0.01235333364456892 peripherals_i/apb_uart_i/UART_RXFF/U658
0.011861730366945267 peripherals_i/apb_uart_i/UART_RXFF/U275
0.011861730366945267 peripherals_i/apb_uart_i/UART_RXFF/U641
0.011094900779426098 peripherals_i/apb_uart_i/UART_RXFF/clk_gate_iFIFOMem_reg[28]/latch
0.010469183325767517 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][8]
0.01039348728954792 peripherals_i/apb_uart_i/UART_RXFF/U318
0.011732500046491623 peripherals_i/apb_uart_i/UART_RXFF/U145
0.012342045083642006 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][4]
0.012365858070552349 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][2]
0.012365858070552349 peripherals_i/apb_uart_i/UART_RXFF/U404
0.011778796091675758 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][3]
0.011778796091675758 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][2]
0.010979710146784782 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][3]
0.010979710146784782 peripherals_i/apb_uart_i/UART_RXFF/U186
0.010389657691121101 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][6]
0.013705242425203323 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[9]
0.012652908451855183 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[3]
0.011507393792271614 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U3
0.011507393792271614 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U23
0.010892974212765694 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U25
0.010892974212765694 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U27
0.010892974212765694 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U111
0.010892974212765694 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U284
0.011285651475191116 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U32
0.011285651475191116 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U112
0.011285651475191116 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U113
0.012344907969236374 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[9]
0.012344907969236374 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U110
0.012344907969236374 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U274
0.013450663536787033 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U272
0.013450663536787033 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U273
0.013450663536787033 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U275
0.013982590287923813 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[11]
0.013982590287923813 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U271
0.012436926364898682 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U255
0.012436926364898682 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[18]
0.011373696848750114 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[8]
0.011373696848750114 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U39
0.011373696848750114 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U254
0.01151023805141449 core_region_i/adv_dbg_if_i/cluster_tap_i/U80
0.012633057311177254 core_region_i/adv_dbg_if_i/cluster_tap_i/U14
0.012633057311177254 core_region_i/adv_dbg_if_i/cluster_tap_i/U70
0.012633057311177254 core_region_i/adv_dbg_if_i/cluster_tap_i/U71
0.013687149621546268 core_region_i/adv_dbg_if_i/cluster_tap_i/U73
0.013687149621546268 core_region_i/adv_dbg_if_i/cluster_tap_i/U74
0.014051218517124653 core_region_i/adv_dbg_if_i/cluster_tap_i/U45
0.014051218517124653 core_region_i/adv_dbg_if_i/cluster_tap_i/U65
0.014051218517124653 core_region_i/adv_dbg_if_i/cluster_tap_i/U92
0.013410359621047974 core_region_i/adv_dbg_if_i/cluster_tap_i/clk_gate_jtag_ir_reg/latch
0.013410359621047974 core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[3]
0.012257549911737442 core_region_i/adv_dbg_if_i/cluster_tap_i/U72
0.011217357590794563 core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[0]
0.013915752060711384 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/CTS_cdb_buf_00211
0.011047936975955963 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[5]
0.011047936975955963 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U76
0.011950232088565826 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U4
0.013110975734889507 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U43
0.013110975734889507 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U46
0.013110975734889507 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U49
0.013110975734889507 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U78
0.013909312896430492 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U61
0.013777341693639755 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U3
0.013777341693639755 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U58
0.012838462367653847 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/CTS_cdb_buf_00220
0.012838462367653847 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U59
0.014048052951693535 FE_OFC22_n1
0.013722743839025497 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][0]
0.012673623859882355 peripherals_i/apb_uart_i/UART_RXFF/U327
0.011524026282131672 peripherals_i/apb_uart_i/UART_RXFF/U413
0.011280709877610207 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][2]
0.011280709877610207 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][2]
0.012337172403931618 peripherals_i/apb_uart_i/UART_RXFF/U200
0.013990921899676323 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][2]
0.013990921899676323 peripherals_i/apb_uart_i/UART_RXFF/U202
0.013531545177102089 peripherals_i/apb_uart_i/UART_RXFF/U201
0.013531545177102089 peripherals_i/apb_uart_i/UART_RXFF/U602
0.012458721175789833 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][5]
0.011390913277864456 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][5]
0.011390913277864456 peripherals_i/apb_uart_i/UART_RXFF/U244
0.010946568101644516 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][0]
0.010946568101644516 peripherals_i/apb_uart_i/UART_RXFF/U416
0.010946568101644516 peripherals_i/apb_uart_i/UART_RXFF/U417
0.011506786569952965 peripherals_i/apb_uart_i/UART_RXFF/clk_gate_iFIFOMem_reg[45]/latch
0.011506786569952965 peripherals_i/apb_uart_i/UART_RXFF/U500
0.011506786569952965 peripherals_i/apb_uart_i/UART_RXFF/U624
0.012628002092242241 peripherals_i/apb_uart_i/UART_RXFF/U38
0.013687661848962307 peripherals_i/apb_uart_i/UART_RXFF/U591
0.014063659124076366 peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[2]
0.013431706465780735 peripherals_i/apb_uart_i/UART_RXFF/CTS_ccl_a_buf_00085
0.013431706465780735 peripherals_i/apb_uart_i/UART_RXFF/U23
0.013431706465780735 peripherals_i/apb_uart_i/UART_RXFF/U37
0.012279875576496124 peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[3]
0.011233467608690262 peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[5]
0.01091581117361784 peripherals_i/apb_uart_i/UART_RXFF/U56
0.01091581117361784 peripherals_i/apb_uart_i/UART_RXFF/U57
0.01091581117361784 peripherals_i/apb_uart_i/UART_RXFF/U428
0.011588430032134056 peripherals_i/apb_uart_i/UART_RXFF/U147
0.011588430032134056 peripherals_i/apb_uart_i/UART_RXFF/U149
0.011588430032134056 peripherals_i/apb_uart_i/UART_RXFF/U342
0.012731736525893211 peripherals_i/apb_uart_i/UART_RXFF/U278
0.012731736525893211 peripherals_i/apb_uart_i/UART_RXFF/U407
0.01372438669204712 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][4]
0.01372438669204712 peripherals_i/apb_uart_i/UART_RXFF/U192
0.013950293883681297 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][3]
0.013220283202826977 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][7]
0.012080405838787556 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][10]
0.012080405838787556 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][10]
0.011149407364428043 peripherals_i/apb_uart_i/UART_RXFF/U576
0.011034993454813957 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][8]
0.011034993454813957 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][1]
0.011849348433315754 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][1]
0.011849348433315754 peripherals_i/apb_uart_i/UART_RXFF/U447
0.013019753620028496 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][0]
0.013019753620028496 peripherals_i/apb_uart_i/UART_RXFF/U361
0.013019753620028496 peripherals_i/apb_uart_i/UART_RXFF/U362
0.013923326507210732 peripherals_i/apb_uart_i/UART_RXFF/U190
0.013957280665636063 peripherals_i/apb_uart_i/UART_RXFF/U232
0.011897438205778599 peripherals_i/apb_uart_i/UART_RXFF/U189
0.011050345376133919 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][3]
0.015069324523210526 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[10]
0.013706550002098083 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[4]
0.012223871424794197 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U280
0.012223871424794197 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U282
0.012223871424794197 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U283
0.011430124752223492 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[6]
0.011430124752223492 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U29
0.011430124752223492 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U30
0.011430124752223492 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U279
0.011941948905587196 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U278
0.013317574746906757 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U22
0.013317574746906757 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U108
0.013317574746906757 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U276
0.014752853661775589 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[8]
0.015443317592144012 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[15]
0.014833646826446056 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[17]
0.014833646826446056 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[16]
0.013438047841191292 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U250
0.013438047841191292 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U251
0.013438047841191292 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U253
0.012057644315063953 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U36
0.012057644315063953 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U37
0.012057644315063953 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U38
0.012057644315063953 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U252
0.011493513360619545 core_region_i/adv_dbg_if_i/cluster_tap_i/bypass_reg_reg
0.011493513360619545 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[7]
0.012229055166244507 core_region_i/adv_dbg_if_i/cluster_tap_i/U76
0.012229055166244507 core_region_i/adv_dbg_if_i/cluster_tap_i/U81
0.012229055166244507 core_region_i/adv_dbg_if_i/cluster_tap_i/U82
0.01368187926709652 core_region_i/adv_dbg_if_i/cluster_tap_i/U22
0.01368187926709652 core_region_i/adv_dbg_if_i/cluster_tap_i/U23
0.01368187926709652 core_region_i/adv_dbg_if_i/cluster_tap_i/U75
0.01368187926709652 core_region_i/adv_dbg_if_i/cluster_tap_i/U78
0.015046325512230396 core_region_i/adv_dbg_if_i/cluster_tap_i/U10
0.015046325512230396 core_region_i/adv_dbg_if_i/cluster_tap_i/U17
0.015046325512230396 core_region_i/adv_dbg_if_i/cluster_tap_i/U18
0.015046325512230396 core_region_i/adv_dbg_if_i/cluster_tap_i/U19
0.015517494641244411 core_region_i/adv_dbg_if_i/cluster_tap_i/U4
0.015517494641244411 core_region_i/adv_dbg_if_i/cluster_tap_i/U49
0.015517494641244411 core_region_i/adv_dbg_if_i/cluster_tap_i/U50
0.015517494641244411 core_region_i/adv_dbg_if_i/cluster_tap_i/U101
0.014687439426779747 core_region_i/adv_dbg_if_i/cluster_tap_i/U7
0.014687439426779747 core_region_i/adv_dbg_if_i/cluster_tap_i/U44
0.014687439426779747 core_region_i/adv_dbg_if_i/cluster_tap_i/U47
0.014687439426779747 core_region_i/adv_dbg_if_i/cluster_tap_i/U59
0.014687439426779747 core_region_i/adv_dbg_if_i/cluster_tap_i/U60
0.013194872066378593 core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[3]
0.013194872066378593 core_region_i/adv_dbg_if_i/cluster_tap_i/U6
0.014312012121081352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[4]
0.01534801721572876 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/clk_gate_outstanding_counter_reg/latch
0.01534801721572876 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[3]
0.015176950953900814 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[2]
0.013733379542827606 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][5]
0.013733379542827606 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][2]
0.012245528399944305 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][2]
0.011437986977398396 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC31_n1
0.011437986977398396 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][5]
0.01193557120859623 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][7]
0.013307396322488785 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][6]
0.013307396322488785 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][5]
0.014748521149158478 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][6]
0.014748521149158478 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][5]
0.015453570522367954 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][6]
0.015453570522367954 peripherals_i/apb_uart_i/UART_RXFF/U97
0.014857679605484009 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][6]
0.014857679605484009 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][2]
0.013465575873851776 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][0]
0.013465575873851776 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][2]
0.012079207226634026 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][2]
0.012079207226634026 peripherals_i/apb_uart_i/UART_RXFF/U245
0.011500502936542034 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][10]
0.011500502936542034 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][10]
0.012223770841956139 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][8]
0.013674482703208923 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][8]
0.015046121552586555 peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[0]
0.015046121552586555 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][5]
0.015046121552586555 peripherals_i/apb_uart_i/UART_RXFF/U8
0.015532758086919785 peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[1]
0.015532758086919785 peripherals_i/apb_uart_i/UART_RXFF/U12
0.014714290387928486 peripherals_i/apb_uart_i/UART_RXFF/U34
0.014714290387928486 peripherals_i/apb_uart_i/UART_RXFF/U39
0.014714290387928486 peripherals_i/apb_uart_i/UART_RXFF/U40
0.014714290387928486 peripherals_i/apb_uart_i/UART_RXFF/U41
0.01322305016219616 peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[0]
0.01322305016219616 peripherals_i/apb_uart_i/UART_RXFF/U9
0.01322305016219616 peripherals_i/apb_uart_i/UART_RXFF/U25
0.01322305016219616 peripherals_i/apb_uart_i/UART_RXFF/U26
0.011869154870510101 peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[1]
0.011869154870510101 peripherals_i/apb_uart_i/UART_RXFF/U15
0.011869154870510101 peripherals_i/apb_uart_i/UART_RXFF/U17
0.011460167355835438 peripherals_i/apb_uart_i/UART_RXFF/U14
0.011460167355835438 peripherals_i/apb_uart_i/UART_RXFF/U81
0.011460167355835438 peripherals_i/apb_uart_i/UART_RXFF/U213
0.011460167355835438 peripherals_i/apb_uart_i/UART_RXFF/U256
0.011460167355835438 peripherals_i/apb_uart_i/UART_RXFF/U492
0.012334693223237991 peripherals_i/apb_uart_i/UART_RXFF/U116
0.012334693223237991 peripherals_i/apb_uart_i/UART_RXFF/U122
0.012334693223237991 peripherals_i/apb_uart_i/UART_RXFF/U126
0.012334693223237991 peripherals_i/apb_uart_i/UART_RXFF/U493
0.013818897306919098 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][9]
0.013818897306919098 peripherals_i/apb_uart_i/UART_RXFF/U277
0.015107057988643646 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][9]
0.015107057988643646 peripherals_i/apb_uart_i/UART_RXFF/U191
0.015107057988643646 peripherals_i/apb_uart_i/UART_RXFF/U316
0.015400268137454987 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][0]
0.01445319876074791 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][4]
0.01445319876074791 peripherals_i/apb_uart_i/UART_RXFF/U359
0.012973892502486706 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][7]
0.012973892502486706 peripherals_i/apb_uart_i/UART_RXFF/U187
0.012973892502486706 peripherals_i/apb_uart_i/UART_RXFF/U445
0.011764656752347946 peripherals_i/apb_uart_i/UART_RXFF/U317
0.011764656752347946 peripherals_i/apb_uart_i/UART_RXFF/U319
0.011764656752347946 peripherals_i/apb_uart_i/UART_RXFF/U402
0.011764656752347946 peripherals_i/apb_uart_i/UART_RXFF/U533
0.01266615279018879 peripherals_i/apb_uart_i/UART_RXFF/U446
0.01266615279018879 peripherals_i/apb_uart_i/UART_RXFF/U448
0.01266615279018879 peripherals_i/apb_uart_i/UART_RXFF/U490
0.014180751517415047 peripherals_i/apb_uart_i/UART_RXFF/U360
0.015350356698036194 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][4]
0.015350356698036194 peripherals_i/apb_uart_i/UART_RXFF/U405
0.015350356698036194 peripherals_i/apb_uart_i/UART_RXFF/U444
0.015394087880849838 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][0]
0.014263812452554703 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][7]
0.014263812452554703 peripherals_i/apb_uart_i/UART_RXFF/U401
0.012727292254567146 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][2]
0.012727292254567146 peripherals_i/apb_uart_i/UART_RXFF/U229
0.01159501913934946 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][6]
0.011634779162704945 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][2]
0.013630136847496033 core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_bank_i
0.013630136847496033 core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_bank_i
0.014010350219905376 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[5]
0.012428903952240944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U281
0.012131359428167343 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[7]
0.01360147725790739 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U277
0.01360147725790739 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[13]
0.01513492688536644 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[14]
0.015872713178396225 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U247
0.015221861191093922 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[4]
0.01373136043548584 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U34
0.01373136043548584 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U249
0.012256549671292305 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[6]
0.012256549671292305 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U35
0.012256549671292305 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U142
0.012256549671292305 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U143
0.012436062097549438 core_region_i/adv_dbg_if_i/cluster_tap_i/U79
0.013985184952616692 core_region_i/adv_dbg_if_i/cluster_tap_i/U98
0.015440365299582481 core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg
0.015440365299582481 core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[0]
0.01594269648194313 core_region_i/adv_dbg_if_i/cluster_tap_i/U5
0.01594269648194313 core_region_i/adv_dbg_if_i/cluster_tap_i/U54
0.01594269648194313 core_region_i/adv_dbg_if_i/cluster_tap_i/U55
0.01505687553435564 core_region_i/adv_dbg_if_i/cluster_tap_i/U51
0.01505687553435564 core_region_i/adv_dbg_if_i/cluster_tap_i/U52
0.01505687553435564 core_region_i/adv_dbg_if_i/cluster_tap_i/U58
0.01346454955637455 core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[1]
0.01346454955637455 core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[2]
0.014287497848272324 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/CTS_cdb_buf_00221
0.015488313511013985 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][6]
0.014038978144526482 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][6]
0.014038978144526482 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][1]
0.012452051043510437 peripherals_i/apb_uart_i/UART_RXFF/U87
0.012452051043510437 peripherals_i/apb_uart_i/UART_RXFF/U198
0.012452051043510437 peripherals_i/apb_uart_i/UART_RXFF/U241
0.01159166730940342 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][9]
0.01159166730940342 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][3]
0.012124571017920971 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][9]
0.012124571017920971 peripherals_i/apb_uart_i/UART_RXFF/U372
0.015130206942558289 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][1]
0.015130206942558289 peripherals_i/apb_uart_i/UART_RXFF/U93
0.015130206942558289 peripherals_i/apb_uart_i/UART_RXFF/U243
0.015883520245552063 peripherals_i/apb_uart_i/UART_RXFF/U96
0.015883520245552063 peripherals_i/apb_uart_i/UART_RXFF/U459
0.015247367322444916 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][1]
0.013760609552264214 peripherals_i/apb_uart_i/UART_RXFF/U90
0.013760609552264214 peripherals_i/apb_uart_i/UART_RXFF/U199
0.012279447168111801 peripherals_i/apb_uart_i/UART_RXFF/U414
0.01166006363928318 peripherals_i/apb_uart_i/UART_RXFF/U543
0.01243029534816742 peripherals_i/apb_uart_i/UART_RXFF/U611
0.013977138325572014 peripherals_i/apb_uart_i/UART_RXFF/U242
0.015439974144101143 peripherals_i/apb_uart_i/UART_RXFF/U91
0.015439974144101143 peripherals_i/apb_uart_i/UART_RXFF/U94
0.015439974144101143 peripherals_i/apb_uart_i/UART_RXFF/U580
0.015439974144101143 peripherals_i/apb_uart_i/UART_RXFF/U657
0.01595880463719368 peripherals_i/apb_uart_i/UART_RXFF/U10
0.01595880463719368 peripherals_i/apb_uart_i/UART_RXFF/U19
0.01595880463719368 peripherals_i/apb_uart_i/UART_RXFF/U20
0.01595880463719368 peripherals_i/apb_uart_i/UART_RXFF/U84
0.01595880463719368 peripherals_i/apb_uart_i/UART_RXFF/U585
0.01595880463719368 peripherals_i/apb_uart_i/UART_RXFF/U594
0.015085367485880852 peripherals_i/apb_uart_i/UART_RXFF/U16
0.015085367485880852 peripherals_i/apb_uart_i/UART_RXFF/U21
0.015085367485880852 peripherals_i/apb_uart_i/UART_RXFF/U33
0.015085367485880852 peripherals_i/apb_uart_i/UART_RXFF/U49
0.015085367485880852 peripherals_i/apb_uart_i/UART_RXFF/U72
0.015085367485880852 peripherals_i/apb_uart_i/UART_RXFF/U98
0.01349448412656784 peripherals_i/apb_uart_i/UART_RXFF/U51
0.01349448412656784 peripherals_i/apb_uart_i/UART_RXFF/U70
0.012050696648657322 peripherals_i/apb_uart_i/UART_RXFF/U18
0.011615820229053497 peripherals_i/apb_uart_i/UART_RXFF/U50
0.011615820229053497 peripherals_i/apb_uart_i/UART_RXFF/U71
0.011615820229053497 peripherals_i/apb_uart_i/UART_RXFF/U112
0.011615820229053497 peripherals_i/apb_uart_i/UART_RXFF/U170
0.012551074847579002 peripherals_i/apb_uart_i/UART_RXFF/U65
0.012551074847579002 peripherals_i/apb_uart_i/UART_RXFF/U76
0.012551074847579002 peripherals_i/apb_uart_i/UART_RXFF/U113
0.01413694117218256 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][10]
0.015513108111917973 peripherals_i/apb_uart_i/UART_RXFF/U628
0.015513108111917973 peripherals_i/apb_uart_i/UART_RXFF/U648
0.014815280213952065 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][3]
0.013235244899988174 peripherals_i/apb_uart_i/UART_RXFF/U577
0.013235244899988174 peripherals_i/apb_uart_i/UART_RXFF/U584
0.013235244899988174 peripherals_i/apb_uart_i/UART_RXFF/U618
0.011943019926548004 peripherals_i/apb_uart_i/UART_RXFF/U575
0.011943019926548004 peripherals_i/apb_uart_i/UART_RXFF/U586
0.011779915541410446 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][9]
0.011779915541410446 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][9]
0.012901747599244118 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][0]
0.014516869559884071 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][0]
0.014516869559884071 peripherals_i/apb_uart_i/UART_RXFF/U233
0.015764228999614716 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][4]
0.015764228999614716 peripherals_i/apb_uart_i/UART_RXFF/U146
0.015810564160346985 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][9]
0.015810564160346985 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][4]
0.014604555442929268 peripherals_i/apb_uart_i/UART_RXFF/U142
0.012965540401637554 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][7]
0.012965540401637554 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][4]
0.011758453212678432 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][3]
0.01194074284285307 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[12]
0.01194074284285307 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[11]
0.011215084232389927 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[0]
0.011215084232389927 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U237
0.01168643869459629 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[1]
0.01168643869459629 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U239
0.01168643869459629 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U240
0.012949595227837563 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U27
0.012949595227837563 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U241
0.012949595227837563 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U242
0.012949595227837563 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U243
0.014267178252339363 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[2]
0.014267178252339363 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U28
0.014267178252339363 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U244
0.014267178252339363 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U245
0.014901520684361458 core_region_i/adv_dbg_if_i/FE_OFC135_trstn_i
0.014901520684361458 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[3]
0.014901520684361458 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U30
0.014901520684361458 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U246
0.014343371614813805 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U31
0.014343371614813805 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U32
0.013064011000096798 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[5]
0.013064011000096798 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U248
0.011797761544585228 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U33
0.013279609382152557 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[0]
0.014527900144457817 core_region_i/adv_dbg_if_i/cluster_tap_i/U34
0.01495827455073595 core_region_i/adv_dbg_if_i/cluster_tap_i/U56
0.014197154901921749 core_region_i/adv_dbg_if_i/cluster_tap_i/U48
0.01456790417432785 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][1]
0.013323180377483368 peripherals_i/apb_uart_i/UART_RXFF/U155
0.011960702016949654 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][7]
0.011960702016949654 peripherals_i/apb_uart_i/UART_RXFF/U456
0.01122240163385868 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC28_n1
0.011680718511343002 peripherals_i/apb_uart_i/UART_RXFF/U157
0.011680718511343002 peripherals_i/apb_uart_i/UART_RXFF/U286
0.012940418906509876 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][3]
0.012940418906509876 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][1]
0.012940418906509876 peripherals_i/apb_uart_i/UART_RXFF/U288
0.014263403601944447 peripherals_i/apb_uart_i/UART_RXFF/U458
0.014911172911524773 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][1]
0.014911172911524773 peripherals_i/apb_uart_i/UART_RXFF/U158
0.014911172911524773 peripherals_i/apb_uart_i/UART_RXFF/U460
0.014365725219249725 peripherals_i/apb_uart_i/UART_RXFF/U159
0.01308964192867279 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][6]
0.01308964192867279 peripherals_i/apb_uart_i/UART_RXFF/U457
0.011817986145615578 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][6]
0.011817986145615578 peripherals_i/apb_uart_i/UART_RXFF/U156
0.011817986145615578 peripherals_i/apb_uart_i/UART_RXFF/U285
0.011817986145615578 peripherals_i/apb_uart_i/UART_RXFF/U328
0.011285809800028801 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][0]
0.0119463000446558 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][4]
0.0119463000446558 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][0]
0.014528173953294754 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC32_n1
0.014528173953294754 peripherals_i/apb_uart_i/UART_RXFF/U85
0.01497269794344902 peripherals_i/apb_uart_i/UART_RXFF/U88
0.01422218605875969 peripherals_i/apb_uart_i/UART_RXFF/U63
0.01422218605875969 peripherals_i/apb_uart_i/UART_RXFF/U66
0.01422218605875969 peripherals_i/apb_uart_i/UART_RXFF/U67
0.01422218605875969 peripherals_i/apb_uart_i/UART_RXFF/U99
0.01422218605875969 peripherals_i/apb_uart_i/UART_RXFF/U102
0.012856057845056057 peripherals_i/apb_uart_i/UART_RXFF/U48
0.012856057845056057 peripherals_i/apb_uart_i/UART_RXFF/U77
0.012856057845056057 peripherals_i/apb_uart_i/UART_RXFF/U80
0.012856057845056057 peripherals_i/apb_uart_i/UART_RXFF/U105
0.012856057845056057 peripherals_i/apb_uart_i/UART_RXFF/U108
0.011616597883403301 peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[2]
0.011616597883403301 peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[4]
0.011243749409914017 peripherals_i/apb_uart_i/UART_RXFF/U299
0.011243749409914017 peripherals_i/apb_uart_i/UART_RXFF/U471
0.012047605589032173 peripherals_i/apb_uart_i/UART_RXFF/U119
0.012047605589032173 peripherals_i/apb_uart_i/UART_RXFF/U385
0.014592856168746948 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][10]
0.014592856168746948 peripherals_i/apb_uart_i/UART_RXFF/U574
0.014862877316772938 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][2]
0.013995250687003136 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][2]
0.013995250687003136 peripherals_i/apb_uart_i/UART_RXFF/U230
0.012638956308364868 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][0]
0.011529386043548584 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][10]
0.011529386043548584 peripherals_i/apb_uart_i/UART_RXFF/U534
0.011388823390007019 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][10]
0.011388823390007019 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][8]
0.013736740685999393 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][2]
0.013736740685999393 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][2]
0.014806648716330528 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][7]
0.014806648716330528 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][6]
0.014845611527562141 peripherals_i/apb_uart_i/UART_RXFF/U315
0.014845611527562141 peripherals_i/apb_uart_i/UART_RXFF/U358
0.013809681870043278 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][10]
0.013809681870043278 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][9]
0.012402338907122612 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][0]
0.011366205289959908 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][6]
0.011404763907194138 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][10]
0.01094541884958744 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U238
0.01185911800712347 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U140
0.012812059372663498 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U29
0.012812059372663498 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U141
0.012997006997466087 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[31]
0.012997006997466087 core_region_i/adv_dbg_if_i/cluster_tap_i/U24
0.013307074084877968 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[30]
0.013307074084877968 core_region_i/adv_dbg_if_i/cluster_tap_i/U42
0.012756860814988613 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[29]
0.012756860814988613 core_region_i/adv_dbg_if_i/cluster_tap_i/U33
0.011769160628318787 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[1]
0.011769160628318787 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[18]
0.010879568755626678 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[17]
0.010879568755626678 core_region_i/adv_dbg_if_i/cluster_tap_i/U25
0.01062169298529625 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[16]
0.01062169298529625 core_region_i/adv_dbg_if_i/cluster_tap_i/U26
0.011210771277546883 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[15]
0.013025179505348206 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][3]
0.012125842273235321 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][3]
0.011141888797283173 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][7]
0.011141888797283173 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][7]
0.01060929149389267 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][9]
0.01060929149389267 peripherals_i/apb_uart_i/UART_RXFF/U370
0.010941542685031891 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][9]
0.010941542685031891 peripherals_i/apb_uart_i/UART_RXFF/U284
0.0118529312312603 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][7]
0.0118529312312603 peripherals_i/apb_uart_i/UART_RXFF/U374
0.012810002081096172 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][9]
0.012810002081096172 peripherals_i/apb_uart_i/UART_RXFF/U287
0.012810002081096172 peripherals_i/apb_uart_i/UART_RXFF/U373
0.013279009610414505 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][9]
0.013279009610414505 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][3]
0.012885543517768383 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][7]
0.012885543517768383 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][3]
0.011963767930865288 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][1]
0.011963767930865288 peripherals_i/apb_uart_i/UART_RXFF/U371
0.011044750921428204 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][9]
0.011044750921428204 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][7]
0.01065954752266407 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][3]
0.01065954752266407 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][1]
0.01113562285900116 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][4]
0.012093070894479752 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][5]
0.012093070894479752 peripherals_i/apb_uart_i/UART_RXFF/U614
0.01299845427274704 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][6]
0.013318721204996109 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][7]
0.012776108458638191 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][7]
0.012776108458638191 peripherals_i/apb_uart_i/UART_RXFF/U104
0.011789212934672832 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][6]
0.011789212934672832 peripherals_i/apb_uart_i/UART_RXFF/U111
0.011789212934672832 peripherals_i/apb_uart_i/UART_RXFF/U376
0.010894263163208961 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][7]
0.010894263163208961 peripherals_i/apb_uart_i/UART_RXFF/U378
0.010625793598592281 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][6]
0.011207744479179382 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][9]
0.011207744479179382 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][7]
0.012193495407700539 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][8]
0.012193495407700539 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][6]
0.01304907537996769 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][8]
0.01304907537996769 peripherals_i/apb_uart_i/UART_RXFF/U143
0.01304907537996769 peripherals_i/apb_uart_i/UART_RXFF/U531
0.013245029374957085 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][6]
0.013245029374957085 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][1]
0.012618632055819035 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][5]
0.012618632055819035 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][5]
0.01163874939084053 peripherals_i/apb_uart_i/UART_RXFF/U488
0.01163874939084053 peripherals_i/apb_uart_i/UART_RXFF/U532
0.01163874939084053 peripherals_i/apb_uart_i/UART_RXFF/U639
0.010836692526936531 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][5]
0.010734302923083305 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][5]
0.011428376659750938 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][8]
0.011428376659750938 peripherals_i/apb_uart_i/UART_RXFF/U491
0.01242822129279375 peripherals_i/apb_uart_i/UART_RXFF/U231
0.013200112618505955 peripherals_i/apb_uart_i/UART_RXFF/U144
0.013200112618505955 peripherals_i/apb_uart_i/UART_RXFF/U403
0.011462343856692314 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][8]
0.011462343856692314 peripherals_i/apb_uart_i/UART_RXFF/U530
0.011462343856692314 peripherals_i/apb_uart_i/UART_RXFF/U573
0.010714367032051086 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][8]
0.01166987419128418 core_region_i/adv_dbg_if_i/cluster_tap_i/FE_OFC175_net22078
0.01166987419128418 core_region_i/adv_dbg_if_i/cluster_tap_i/clk_gate_idcode_reg_reg/latch
0.01166987419128418 core_region_i/adv_dbg_if_i/cluster_tap_i/U83
0.011876717209815979 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[2]
0.01151095051318407 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[28]
0.01151095051318407 core_region_i/adv_dbg_if_i/cluster_tap_i/U61
0.010854292660951614 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[19]
0.010854292660951614 core_region_i/adv_dbg_if_i/cluster_tap_i/U36
0.01026364415884018 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[20]
0.01026364415884018 core_region_i/adv_dbg_if_i/cluster_tap_i/U27
0.010094577446579933 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[13]
0.010094577446579933 core_region_i/adv_dbg_if_i/cluster_tap_i/U37
0.010490290820598602 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[14]
0.010490290820598602 core_region_i/adv_dbg_if_i/cluster_tap_i/U90
0.010490290820598602 core_region_i/adv_dbg_if_i/cluster_tap_i/U91
0.01109195314347744 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][0]
0.010438102297484875 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][0]
0.01008571870625019 peripherals_i/apb_uart_i/UART_RXFF/U441
0.010920820757746696 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][9]
0.011561011895537376 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][5]
0.011610879562795162 peripherals_i/apb_uart_i/UART_RXFF/U588
0.011610879562795162 peripherals_i/apb_uart_i/UART_RXFF/U595
0.011610879562795162 peripherals_i/apb_uart_i/UART_RXFF/U643
0.010993776842951775 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][7]
0.010377872735261917 peripherals_i/apb_uart_i/UART_RXFF/U443
0.01011795736849308 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][9]
0.010432953014969826 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][3]
0.010432953014969826 peripherals_i/apb_uart_i/UART_RXFF/U636
0.011069699190557003 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][9]
0.011672571301460266 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][9]
0.011886203661561012 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][6]
0.011886203661561012 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][4]
0.011886203661561012 peripherals_i/apb_uart_i/UART_RXFF/U656
0.01152539812028408 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][3]
0.01152539812028408 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][4]
0.010869130492210388 peripherals_i/apb_uart_i/UART_RXFF/U110
0.010869130492210388 peripherals_i/apb_uart_i/UART_RXFF/U659
0.01027478277683258 peripherals_i/apb_uart_i/UART_RXFF/U292
0.01027478277683258 peripherals_i/apb_uart_i/UART_RXFF/U335
0.01027478277683258 peripherals_i/apb_uart_i/UART_RXFF/U379
0.010098613798618317 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][4]
0.010098613798618317 peripherals_i/apb_uart_i/UART_RXFF/U293
0.01048965286463499 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][9]
0.011149541474878788 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][7]
0.011721642687916756 peripherals_i/apb_uart_i/UART_RXFF/U615
0.011432979255914688 peripherals_i/apb_uart_i/UART_RXFF/U273
0.010776827111840248 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][1]
0.010776827111840248 peripherals_i/apb_uart_i/UART_RXFF/U276
0.010238850489258766 peripherals_i/apb_uart_i/UART_RXFF/U274
0.010167703032493591 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][1]
0.010628358460962772 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][1]
0.010628358460962772 peripherals_i/apb_uart_i/UART_RXFF/U489
0.01129370741546154 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][7]
0.01129370741546154 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][6]
0.011807916685938835 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][3]
0.011807916685938835 peripherals_i/apb_uart_i/UART_RXFF/U188
0.011826639994978905 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][3]
0.011826639994978905 peripherals_i/apb_uart_i/UART_RXFF/U272
0.011328721418976784 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][5]
0.011328721418976784 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][1]
0.010652863420546055 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][5]
0.010652863420546055 peripherals_i/apb_uart_i/UART_RXFF/U487
0.010156610049307346 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][1]
0.011361736804246902 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[4]
0.011361736804246902 core_region_i/adv_dbg_if_i/cluster_tap_i/U84
0.011547322385013103 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[3]
0.011227823793888092 core_region_i/adv_dbg_if_i/cluster_tap_i/U32
0.011227823793888092 core_region_i/adv_dbg_if_i/cluster_tap_i/U40
0.010652050375938416 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[25]
0.010652050375938416 core_region_i/adv_dbg_if_i/cluster_tap_i/U35
0.010135318152606487 core_region_i/adv_dbg_if_i/cluster_tap_i/U64
0.00999176874756813 core_region_i/adv_dbg_if_i/cluster_tap_i/U39
0.00999176874756813 core_region_i/adv_dbg_if_i/cluster_tap_i/U89
0.011385495774447918 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][10]
0.010288072749972343 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][9]
0.010288072749972343 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][10]
0.00998222641646862 peripherals_i/apb_uart_i/UART_RXFF/U269
0.00998222641646862 peripherals_i/apb_uart_i/UART_RXFF/U570
0.010186780244112015 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][9]
0.010731746442615986 peripherals_i/apb_uart_i/UART_RXFF/U439
0.011300712823867798 peripherals_i/apb_uart_i/UART_RXFF/U310
0.011577097699046135 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][5]
0.011338964104652405 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][7]
0.011338964104652405 peripherals_i/apb_uart_i/UART_RXFF/U313
0.011338964104652405 peripherals_i/apb_uart_i/UART_RXFF/U613
0.010785270482301712 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][9]
0.010231935419142246 peripherals_i/apb_uart_i/UART_RXFF/U442
0.010231935419142246 peripherals_i/apb_uart_i/UART_RXFF/U572
0.00999487191438675 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][5]
0.01026931032538414 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][3]
0.01026931032538414 peripherals_i/apb_uart_i/UART_RXFF/U651
0.01026931032538414 peripherals_i/apb_uart_i/UART_RXFF/U660
0.010831163264811039 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][3]
0.011365333572030067 peripherals_i/apb_uart_i/UART_RXFF/U290
0.0112417321652174 peripherals_i/apb_uart_i/UART_RXFF/U164
0.0112417321652174 peripherals_i/apb_uart_i/UART_RXFF/U333
0.01066611334681511 peripherals_i/apb_uart_i/UART_RXFF/U163
0.010145926848053932 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][3]
0.010145926848053932 peripherals_i/apb_uart_i/UART_RXFF/U336
0.010145926848053932 peripherals_i/apb_uart_i/UART_RXFF/U638
0.009996002539992332 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][4]
0.010935591533780098 peripherals_i/apb_uart_i/UART_RXFF/clk_gate_iFIFOMem_reg[56]/latch
0.010935591533780098 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][7]
0.011443296447396278 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][9]
0.011443296447396278 peripherals_i/apb_uart_i/UART_RXFF/U381
0.011556664481759071 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC116_n1
0.011556664481759071 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][9]
0.011556664481759071 peripherals_i/apb_uart_i/UART_RXFF/U295
0.011556664481759071 peripherals_i/apb_uart_i/UART_RXFF/U637
0.011179502122104168 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][2]
0.011179502122104168 peripherals_i/apb_uart_i/UART_RXFF/U209
0.010590790770947933 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][4]
0.010590790770947933 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][2]
0.010106604546308517 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][4]
0.01003740169107914 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][9]
0.01003740169107914 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][4]
0.010441677644848824 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][9]
0.01102965697646141 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][4]
0.011486055329442024 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][2]
0.011505753733217716 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][2]
0.01106960792094469 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][7]
0.01106960792094469 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][7]
0.01047690398991108 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][6]
0.010043598711490631 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][6]
0.01232373621314764 core_region_i/adv_dbg_if_i/cluster_tap_i/U85
0.012589706107974052 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[27]
0.01214348990470171 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[26]
0.011335891671478748 core_region_i/adv_dbg_if_i/cluster_tap_i/U30
0.011335891671478748 core_region_i/adv_dbg_if_i/cluster_tap_i/U31
0.011335891671478748 core_region_i/adv_dbg_if_i/cluster_tap_i/U63
0.0106116384267807 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[24]
0.0106116384267807 core_region_i/adv_dbg_if_i/cluster_tap_i/U38
0.010413795709609985 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[21]
0.01091977022588253 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[11]
0.01091977022588253 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[12]
0.011629093438386917 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][5]
0.010825428180396557 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][5]
0.01039857417345047 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][7]
0.01039857417345047 peripherals_i/apb_uart_i/UART_RXFF/U312
0.010691525414586067 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][7]
0.011463593691587448 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][0]
0.011463593691587448 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][0]
0.012267285026609898 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][9]
0.012654860503971577 peripherals_i/apb_uart_i/UART_RXFF/U267
0.012654860503971577 peripherals_i/apb_uart_i/UART_RXFF/U314
0.012654860503971577 peripherals_i/apb_uart_i/UART_RXFF/U399
0.012312613427639008 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][7]
0.011522882618010044 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][9]
0.011522882618010044 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][0]
0.01073363609611988 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][10]
0.01073363609611988 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][10]
0.01073363609611988 peripherals_i/apb_uart_i/UART_RXFF/U571
0.010777540504932404 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC89_n1
0.010777540504932404 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][5]
0.011571026407182217 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][1]
0.012327686883509159 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][1]
0.012327686883509159 peripherals_i/apb_uart_i/UART_RXFF/U161
0.012602237984538078 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][10]
0.012602237984538078 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][10]
0.012162065133452415 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][2]
0.012162065133452415 peripherals_i/apb_uart_i/UART_RXFF/U548
0.011354641988873482 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][1]
0.010625442489981651 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][1]
0.010418521240353584 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][10]
0.010418521240353584 peripherals_i/apb_uart_i/UART_RXFF/U551
0.010918652638792992 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][10]
0.011750828474760056 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][8]
0.012467119842767715 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][8]
0.012467119842767715 peripherals_i/apb_uart_i/UART_RXFF/U510
0.012623394839465618 peripherals_i/apb_uart_i/UART_RXFF/U169
0.012623394839465618 peripherals_i/apb_uart_i/UART_RXFF/U384
0.012623394839465618 peripherals_i/apb_uart_i/UART_RXFF/U645
0.012084015645086765 peripherals_i/apb_uart_i/UART_RXFF/U125
0.012084015645086765 peripherals_i/apb_uart_i/UART_RXFF/U212
0.012084015645086765 peripherals_i/apb_uart_i/UART_RXFF/U298
0.011244630441069603 peripherals_i/apb_uart_i/UART_RXFF/U338
0.011244630441069603 peripherals_i/apb_uart_i/UART_RXFF/U661
0.010553412139415741 peripherals_i/apb_uart_i/UART_RXFF/U297
0.010553412139415741 peripherals_i/apb_uart_i/UART_RXFF/U341
0.010450589470565319 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][1]
0.010450589470565319 peripherals_i/apb_uart_i/UART_RXFF/U340
0.010450589470565319 peripherals_i/apb_uart_i/UART_RXFF/U512
0.01185070350766182 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][8]
0.012498075142502785 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][0]
0.012498075142502785 peripherals_i/apb_uart_i/UART_RXFF/U211
0.012530217878520489 peripherals_i/apb_uart_i/UART_RXFF/U168
0.012530217878520489 peripherals_i/apb_uart_i/UART_RXFF/U383
0.011088058352470398 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][3]
0.011088058352470398 peripherals_i/apb_uart_i/UART_RXFF/U124
0.012737013399600983 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[5]
0.013835522346198559 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[6]
0.013835522346198559 core_region_i/adv_dbg_if_i/cluster_tap_i/U86
0.014225345104932785 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[7]
0.014225345104932785 core_region_i/adv_dbg_if_i/cluster_tap_i/U41
0.013577070087194443 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[8]
0.013577070087194443 core_region_i/adv_dbg_if_i/cluster_tap_i/U62
0.012401786632835865 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[9]
0.012401786632835865 core_region_i/adv_dbg_if_i/cluster_tap_i/U87
0.011347491294145584 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[23]
0.011347491294145584 core_region_i/adv_dbg_if_i/cluster_tap_i/U29
0.011059761047363281 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[22]
0.011059761047363281 core_region_i/adv_dbg_if_i/cluster_tap_i/U28
0.011797054670751095 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[10]
0.011797054670751095 core_region_i/adv_dbg_if_i/cluster_tap_i/U88
0.012828154489398003 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][7]
0.01165834628045559 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC88_n1
0.011037066578865051 peripherals_i/apb_uart_i/UART_RXFF/U398
0.011464050970971584 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][7]
0.013758396729826927 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][10]
0.013758396729826927 peripherals_i/apb_uart_i/UART_RXFF/U396
0.013758396729826927 peripherals_i/apb_uart_i/UART_RXFF/U568
0.014321180060505867 peripherals_i/apb_uart_i/UART_RXFF/U140
0.014321180060505867 peripherals_i/apb_uart_i/UART_RXFF/U141
0.014321180060505867 peripherals_i/apb_uart_i/UART_RXFF/U400
0.013819821178913116 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][6]
0.01101605873554945 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][0]
0.01101605873554945 peripherals_i/apb_uart_i/UART_RXFF/U270
0.01101605873554945 peripherals_i/apb_uart_i/UART_RXFF/U271
0.011576973833143711 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][2]
0.011576973833143711 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][8]
0.012734729796648026 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][5]
0.0138394795358181 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][8]
0.0138394795358181 peripherals_i/apb_uart_i/UART_RXFF/U462
0.014241848140954971 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][0]
0.013602455146610737 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][0]
0.013602455146610737 peripherals_i/apb_uart_i/UART_RXFF/U465
0.01242750696837902 peripherals_i/apb_uart_i/UART_RXFF/U206
0.01242750696837902 peripherals_i/apb_uart_i/UART_RXFF/U464
0.011366050690412521 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][5]
0.011366050690412521 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][2]
0.011065077036619186 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][8]
0.011065077036619186 peripherals_i/apb_uart_i/UART_RXFF/U550
0.011793762445449829 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][8]
0.01300562173128128 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][0]
0.014047911390662193 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][3]
0.014047911390662193 peripherals_i/apb_uart_i/UART_RXFF/U166
0.014047911390662193 peripherals_i/apb_uart_i/UART_RXFF/U513
0.014273429289460182 peripherals_i/apb_uart_i/UART_RXFF/U118
0.013484722003340721 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][6]
0.012258895672857761 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][5]
0.012258895672857761 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][1]
0.011249645613133907 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][10]
0.011249645613133907 peripherals_i/apb_uart_i/UART_RXFF/U467
0.011249645613133907 peripherals_i/apb_uart_i/UART_RXFF/U553
0.011099068447947502 peripherals_i/apb_uart_i/UART_RXFF/U254
0.011099068447947502 peripherals_i/apb_uart_i/UART_RXFF/U469
0.011099068447947502 peripherals_i/apb_uart_i/UART_RXFF/U470
0.011928904801607132 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][1]
0.011928904801607132 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][5]
0.01314166933298111 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][5]
0.014087192714214325 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][8]
0.014087192714214325 peripherals_i/apb_uart_i/UART_RXFF/U426
0.014136227779090405 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][3]
0.014136227779090405 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][0]
0.013248231261968613 peripherals_i/apb_uart_i/UART_RXFF/U555
0.012038158252835274 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][10]
0.013814767822623253 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][8]
0.01234305277466774 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][6]
0.01234305277466774 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][6]
0.01156071200966835 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][8]
0.01156071200966835 peripherals_i/apb_uart_i/UART_RXFF/U527
0.012096320278942585 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][6]
0.012096320278942585 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][8]
0.013508949428796768 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][10]
0.013508949428796768 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][6]
0.01497872918844223 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][8]
0.01497872918844223 peripherals_i/apb_uart_i/UART_RXFF/U137
0.01497872918844223 peripherals_i/apb_uart_i/UART_RXFF/U525
0.015685340389609337 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][6]
0.015685340389609337 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][3]
0.01505417749285698 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][1]
0.01505417749285698 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][1]
0.013603320345282555 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][4]
0.013603320345282555 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][2]
0.012154484167695045 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][8]
0.012154484167695045 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][3]
0.01152937114238739 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][3]
0.01152937114238739 peripherals_i/apb_uart_i/UART_RXFF/U528
0.01152937114238739 peripherals_i/apb_uart_i/UART_RXFF/U529
0.01223616674542427 peripherals_i/apb_uart_i/UART_RXFF/U204
0.01223616674542427 peripherals_i/apb_uart_i/UART_RXFF/U623
0.013693745248019695 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][2]
0.013693745248019695 peripherals_i/apb_uart_i/UART_RXFF/U247
0.013693745248019695 peripherals_i/apb_uart_i/UART_RXFF/U632
0.015084546990692616 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][8]
0.015084546990692616 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][5]
0.015591608360409737 peripherals_i/apb_uart_i/UART_RXFF/U419
0.014787908643484116 peripherals_i/apb_uart_i/UART_RXFF/U250
0.014787908643484116 peripherals_i/apb_uart_i/UART_RXFF/U505
0.013310094363987446 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][5]
0.013310094363987446 peripherals_i/apb_uart_i/UART_RXFF/U207
0.013310094363987446 peripherals_i/apb_uart_i/UART_RXFF/U249
0.011974496766924858 peripherals_i/apb_uart_i/UART_RXFF/U508
0.011974496766924858 peripherals_i/apb_uart_i/UART_RXFF/U642
0.011594858020544052 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][0]
0.011594858020544052 peripherals_i/apb_uart_i/UART_RXFF/U507
0.012509822845458984 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][0]
0.014032348990440369 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][3]
0.014032348990440369 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][0]
0.015341771766543388 peripherals_i/apb_uart_i/UART_RXFF/U424
0.015341771766543388 peripherals_i/apb_uart_i/UART_RXFF/U427
0.015624400228261948 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][6]
0.015624400228261948 peripherals_i/apb_uart_i/UART_RXFF/U603
0.015624400228261948 peripherals_i/apb_uart_i/UART_RXFF/U629
0.014632057398557663 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][5]
0.014632057398557663 peripherals_i/apb_uart_i/UART_RXFF/U635
0.014632057398557663 peripherals_i/apb_uart_i/UART_RXFF/U640
0.013090521097183228 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][10]
0.013090521097183228 peripherals_i/apb_uart_i/UART_RXFF/U252
0.011821862310171127 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][1]
0.011821862310171127 peripherals_i/apb_uart_i/UART_RXFF/U556
0.011633571237325668 peripherals_i/apb_uart_i/UART_RXFF/U210
0.011633571237325668 peripherals_i/apb_uart_i/UART_RXFF/U339
0.01267862319946289 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][2]
0.01420532912015915 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][8]
0.015395741909742355 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][8]
0.015458226203918457 peripherals_i/apb_uart_i/UART_RXFF/U554
0.014341676607728004 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][7]
0.012819536030292511 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][10]
0.013956895098090172 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][3]
0.012443647719919682 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][4]
0.012443647719919682 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][3]
0.011638494208455086 peripherals_i/apb_uart_i/UART_RXFF/U139
0.011638494208455086 peripherals_i/apb_uart_i/UART_RXFF/U183
0.011638494208455086 peripherals_i/apb_uart_i/UART_RXFF/U355
0.012187544256448746 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][4]
0.013637863099575043 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][3]
0.013637863099575043 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][1]
0.015147104859352112 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][2]
0.015147104859352112 peripherals_i/apb_uart_i/UART_RXFF/U181
0.015147104859352112 peripherals_i/apb_uart_i/UART_RXFF/U486
0.015872469171881676 peripherals_i/apb_uart_i/UART_RXFF/U485
0.015223616734147072 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][4]
0.01373293437063694 peripherals_i/apb_uart_i/UART_RXFF/U227
0.01373293437063694 peripherals_i/apb_uart_i/UART_RXFF/U356
0.012244795449078083 peripherals_i/apb_uart_i/UART_RXFF/U184
0.011603553779423237 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][2]
0.011603553779423237 peripherals_i/apb_uart_i/UART_RXFF/U185
0.012331340461969376 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][3]
0.01383071206510067 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][1]
0.015261229127645493 peripherals_i/apb_uart_i/UART_RXFF/U160
0.015261229127645493 peripherals_i/apb_uart_i/UART_RXFF/U605
0.01578305847942829 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]
0.01578305847942829 peripherals_i/apb_uart_i/UART_RXFF/U504
0.01495719701051712 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][8]
0.01495719701051712 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][4]
0.013437995687127113 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][1]
0.013437995687127113 peripherals_i/apb_uart_i/UART_RXFF/U463
0.012064501643180847 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][1]
0.012064501643180847 peripherals_i/apb_uart_i/UART_RXFF/U634
0.011673102155327797 peripherals_i/apb_uart_i/UART_RXFF/U421
0.011673102155327797 peripherals_i/apb_uart_i/UART_RXFF/U422
0.011673102155327797 peripherals_i/apb_uart_i/UART_RXFF/U506
0.01261196844279766 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][8]
0.01261196844279766 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][8]
0.014175254851579666 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][8]
0.015519807115197182 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][8]
0.015519807115197182 peripherals_i/apb_uart_i/UART_RXFF/U509
0.014789795503020287 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][2]
0.014789795503020287 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][4]
0.01320609264075756 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][10]
0.01320609264075756 peripherals_i/apb_uart_i/UART_RXFF/U255
0.011903258040547371 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][10]
0.011903258040547371 peripherals_i/apb_uart_i/UART_RXFF/U552
0.01171103771775961 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][2]
0.01171103771775961 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][4]
0.012786481529474258 peripherals_i/apb_uart_i/UART_RXFF/U253
0.01435684971511364 peripherals_i/apb_uart_i/UART_RXFF/U511
0.015581298619508743 peripherals_i/apb_uart_i/UART_RXFF/U382
0.015646032989025116 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][10]
0.015646032989025116 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][7]
0.012933537364006042 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][10]
0.0112076997756958 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][4]
0.014117112383246422 peripherals_i/apb_uart_i/UART_RXFF/U353
0.014117112383246422 peripherals_i/apb_uart_i/UART_RXFF/U482
0.014718730002641678 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][4]
0.014718730002641678 peripherals_i/apb_uart_i/UART_RXFF/U357
0.014718730002641678 peripherals_i/apb_uart_i/UART_RXFF/U483
0.012942392379045486 peripherals_i/apb_uart_i/UART_RXFF/U569
0.011707604862749577 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][10]
0.011707604862749577 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][5]
0.011176517233252525 peripherals_i/apb_uart_i/UART_RXFF/U268
0.011176517233252525 peripherals_i/apb_uart_i/UART_RXFF/U526
0.011782587505877018 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][8]
0.011782587505877018 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][8]
0.013029403984546661 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][3]
0.014652848243713379 peripherals_i/apb_uart_i/UART_RXFF/U461
0.0139669980853796 peripherals_i/apb_uart_i/UART_RXFF/U332
0.01270470954477787 peripherals_i/apb_uart_i/UART_RXFF/U162
0.01156293973326683 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][3]
0.011236436665058136 peripherals_i/apb_uart_i/UART_RXFF/U334
0.012014529667794704 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][4]
0.013311277143657207 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][3]
0.014426717534661293 peripherals_i/apb_uart_i/UART_RXFF/U165
0.014666829258203506 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][7]
0.013820022344589233 peripherals_i/apb_uart_i/UART_RXFF/U208
0.011424803175032139 peripherals_i/apb_uart_i/UART_RXFF/U337
0.011266740038990974 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][4]
0.011266740038990974 peripherals_i/apb_uart_i/UART_RXFF/U121
0.01216159202158451 peripherals_i/apb_uart_i/UART_RXFF/U468
0.013467344455420971 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][5]
0.013467344455420971 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][4]
0.014485416933894157 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][5]
0.014485416933894157 peripherals_i/apb_uart_i/UART_RXFF/U425
0.014539700001478195 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][3]
0.014539700001478195 peripherals_i/apb_uart_i/UART_RXFF/U167
0.011939909309148788 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][2]
0.011939909309148788 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][1]
0.011051318608224392 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][1]
0.011051318608224392 peripherals_i/apb_uart_i/UART_RXFF/U484
0.01057644747197628 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][2]
0.010893875733017921 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][2]
0.010893875733017921 peripherals_i/apb_uart_i/UART_RXFF/U226
0.011739088222384453 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][4]
0.011739088222384453 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][1]
0.012619704008102417 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][1]
0.012619704008102417 peripherals_i/apb_uart_i/UART_RXFF/U224
0.013043077662587166 peripherals_i/apb_uart_i/UART_RXFF/U354
0.01266414113342762 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][4]
0.01266414113342762 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][1]
0.011794139631092548 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][10]
0.011794139631092548 peripherals_i/apb_uart_i/UART_RXFF/U228
0.011866255663335323 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][5]
0.01270589604973793 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][1]
0.01270589604973793 peripherals_i/apb_uart_i/UART_RXFF/U246
0.013012224808335304 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][10]
0.013012224808335304 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][4]
0.01252804510295391 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][10]
0.01252804510295391 peripherals_i/apb_uart_i/UART_RXFF/U547
0.011636650189757347 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][5]
0.011636650189757347 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][3]
0.010829527862370014 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][10]
0.010596606880426407 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][10]
0.010596606880426407 peripherals_i/apb_uart_i/UART_RXFF/U549
0.011142141185700893 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][4]
0.012838236056268215 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][0]
0.012838236056268215 peripherals_i/apb_uart_i/UART_RXFF/U423
0.012411808595061302 peripherals_i/apb_uart_i/UART_RXFF/U115
0.012411808595061302 peripherals_i/apb_uart_i/UART_RXFF/U294
0.012411808595061302 peripherals_i/apb_uart_i/UART_RXFF/U380
0.01148778386414051 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][2]
0.01148778386414051 peripherals_i/apb_uart_i/UART_RXFF/U251
0.010729050263762474 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][1]
0.010729050263762474 peripherals_i/apb_uart_i/UART_RXFF/U466
0.011254028417170048 peripherals_i/apb_uart_i/UART_RXFF/U296
0.012933294288814068 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][0]
0.012260280549526215 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][3]
0.012260280549526215 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][0]
0.011450093239545822 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][9]
0.011736448854207993 peripherals_i/apb_uart_i/UART_RXFF/U311
0.011483229696750641 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][7]
0.011483229696750641 peripherals_i/apb_uart_i/UART_RXFF/U397
0.010900072753429413 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][7]
0.010319588705897331 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][0]
0.010319588705897331 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][5]
0.010074371472001076 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][3]
0.010074371472001076 peripherals_i/apb_uart_i/UART_RXFF/U182
0.010369697585701942 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][3]
0.010968437418341637 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]
0.010968437418341637 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][7]
0.011537447571754456 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][5]
0.011537447571754456 peripherals_i/apb_uart_i/UART_RXFF/U375
0.0117438193410635 peripherals_i/apb_uart_i/UART_RXFF/U101
0.0117438193410635 peripherals_i/apb_uart_i/UART_RXFF/U289
0.011413628235459328 peripherals_i/apb_uart_i/UART_RXFF/U418
0.01080659031867981 peripherals_i/apb_uart_i/UART_RXFF/U248
0.010255684144794941 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][5]
0.010255684144794941 peripherals_i/apb_uart_i/UART_RXFF/U107
0.010092828422784805 peripherals_i/apb_uart_i/UART_RXFF/U377
0.010456814430654049 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][7]
0.010456814430654049 peripherals_i/apb_uart_i/UART_RXFF/U420
0.011069465428590775 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][7]
0.011069465428590775 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][0]
0.011598290875554085 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][9]
0.011598290875554085 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][7]
0.011713620275259018 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][3]
0.011314796283841133 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][9]
0.011314796283841133 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][6]
0.010695571079850197 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][5]
0.010188698768615723 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][5]
0.010188698768615723 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][1]
0.010121003724634647 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][6]
0.010121003724634647 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][6]
0.010553483851253986 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][1]
0.011179709807038307 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][9]
0.011179709807038307 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][1]
0.011666340753436089 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][9]
0.010290399193763733 peripherals_i/apb_uart_i/UART_RXFF/U440
0.011501791886985302 peripherals_i/apb_uart_i/UART_RXFF/U203
0.010768851265311241 peripherals_i/apb_uart_i/UART_RXFF/U205
0.010053468868136406 peripherals_i/apb_uart_i/UART_RXFF/U291
0.01100451871752739 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][9]
0.01100451871752739 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][0]
0.011640054173767567 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][6]
0.012454396113753319 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][6]
0.012873748317360878 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][9]
0.012873748317360878 peripherals_i/apb_uart_i/UART_RXFF/U138
0.012518475763499737 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][6]
0.011689495295286179 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][2]
0.01086487714201212 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][0]
0.01086487714201212 peripherals_i/apb_uart_i/UART_RXFF/U225
0.01052267849445343 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][2]
0.010957419872283936 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][2]
0.011825907975435257 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]
0.011825907975435257 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][2]
0.012646538205444813 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][6]
0.012938055209815502 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]
0.012938055209815502 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][0]
0.012449556961655617 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][9]
0.012449556961655617 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][0]
0.011558480560779572 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][2]
0.010748408734798431 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][6]
0.010748408734798431 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][2]
0.010501397773623466 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][9]
0.010501397773623466 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][6]
0.011019817553460598 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][0]
0.013910336419939995 FE_PHC44_uart_cts
0.013910336419939995 FE_PHC43_uart_dsr
0.013910336419939995 FE_PHC42_uart_rx
