digraph "0_linux_1ebb71143758f45dc0fa76e2f48429e13b16d110" {
"1000179" [label="(MethodReturn,static __u8 *)"];
"1000101" [label="(MethodParameterIn,struct hid_device *hdev)"];
"1000256" [label="(MethodParameterOut,struct hid_device *hdev)"];
"1000102" [label="(MethodParameterIn,__u8 *rdesc)"];
"1000257" [label="(MethodParameterOut,__u8 *rdesc)"];
"1000120" [label="(ControlStructure,if (*rsize < 4))"];
"1000124" [label="(Literal,4)"];
"1000121" [label="(Call,*rsize < 4)"];
"1000122" [label="(Call,*rsize)"];
"1000123" [label="(Identifier,rsize)"];
"1000125" [label="(Return,return rdesc;)"];
"1000126" [label="(Identifier,rdesc)"];
"1000130" [label="(Literal,0)"];
"1000131" [label="(Call,i < *rsize - 4)"];
"1000132" [label="(Identifier,i)"];
"1000133" [label="(Call,*rsize - 4)"];
"1000134" [label="(Call,*rsize)"];
"1000135" [label="(Identifier,rsize)"];
"1000127" [label="(ControlStructure,for (i = 0; i < *rsize - 4; i++))"];
"1000136" [label="(Literal,4)"];
"1000137" [label="(Call,i++)"];
"1000138" [label="(Identifier,i)"];
"1000128" [label="(Call,i = 0)"];
"1000129" [label="(Identifier,i)"];
"1000144" [label="(Identifier,i)"];
"1000145" [label="(Literal,0x29)"];
"1000146" [label="(Call,rdesc[i + 2] == 0x19)"];
"1000147" [label="(Call,rdesc[i + 2])"];
"1000148" [label="(Identifier,rdesc)"];
"1000139" [label="(ControlStructure,if (rdesc[i] == 0x29 && rdesc[i + 2] == 0x19))"];
"1000149" [label="(Call,i + 2)"];
"1000150" [label="(Identifier,i)"];
"1000151" [label="(Literal,2)"];
"1000152" [label="(Literal,0x19)"];
"1000153" [label="(Block,)"];
"1000140" [label="(Call,rdesc[i] == 0x29 && rdesc[i + 2] == 0x19)"];
"1000141" [label="(Call,rdesc[i] == 0x29)"];
"1000142" [label="(Call,rdesc[i])"];
"1000143" [label="(Identifier,rdesc)"];
"1000157" [label="(Identifier,i)"];
"1000158" [label="(Literal,0x19)"];
"1000154" [label="(Call,rdesc[i] = 0x19)"];
"1000155" [label="(Call,rdesc[i])"];
"1000156" [label="(Identifier,rdesc)"];
"1000164" [label="(Literal,2)"];
"1000165" [label="(Literal,0x29)"];
"1000159" [label="(Call,rdesc[i + 2] = 0x29)"];
"1000160" [label="(Call,rdesc[i + 2])"];
"1000161" [label="(Identifier,rdesc)"];
"1000162" [label="(Call,i + 2)"];
"1000163" [label="(Identifier,i)"];
"1000169" [label="(Call,i + 3)"];
"1000170" [label="(Identifier,i)"];
"1000171" [label="(Literal,3)"];
"1000172" [label="(Call,rdesc[i + 1])"];
"1000173" [label="(Identifier,rdesc)"];
"1000174" [label="(Call,i + 1)"];
"1000175" [label="(Identifier,i)"];
"1000166" [label="(Call,swap(rdesc[i + 3], rdesc[i + 1]))"];
"1000176" [label="(Literal,1)"];
"1000167" [label="(Call,rdesc[i + 3])"];
"1000168" [label="(Identifier,rdesc)"];
"1000177" [label="(Return,return rdesc;)"];
"1000178" [label="(Identifier,rdesc)"];
"1000103" [label="(MethodParameterIn,unsigned int *rsize)"];
"1000258" [label="(MethodParameterOut,unsigned int *rsize)"];
"1000104" [label="(Block,)"];
"1000106" [label="(Call,quirks = (unsigned long)hid_get_drvdata(hdev))"];
"1000107" [label="(Identifier,quirks)"];
"1000108" [label="(Call,(unsigned long)hid_get_drvdata(hdev))"];
"1000110" [label="(Call,hid_get_drvdata(hdev))"];
"1000111" [label="(Identifier,hdev)"];
"1000117" [label="(Identifier,CP_RDESC_SWAPPED_MIN_MAX)"];
"1000113" [label="(ControlStructure,if (!(quirks & CP_RDESC_SWAPPED_MIN_MAX)))"];
"1000114" [label="(Call,!(quirks & CP_RDESC_SWAPPED_MIN_MAX))"];
"1000115" [label="(Call,quirks & CP_RDESC_SWAPPED_MIN_MAX)"];
"1000116" [label="(Identifier,quirks)"];
"1000119" [label="(Identifier,rdesc)"];
"1000118" [label="(Return,return rdesc;)"];
"1000179" -> "1000100"  [label="AST: "];
"1000179" -> "1000118"  [label="CFG: "];
"1000179" -> "1000125"  [label="CFG: "];
"1000179" -> "1000177"  [label="CFG: "];
"1000125" -> "1000179"  [label="DDG: <RET>"];
"1000118" -> "1000179"  [label="DDG: <RET>"];
"1000106" -> "1000179"  [label="DDG: (unsigned long)hid_get_drvdata(hdev)"];
"1000121" -> "1000179"  [label="DDG: *rsize"];
"1000121" -> "1000179"  [label="DDG: *rsize < 4"];
"1000131" -> "1000179"  [label="DDG: i < *rsize - 4"];
"1000131" -> "1000179"  [label="DDG: i"];
"1000131" -> "1000179"  [label="DDG: *rsize - 4"];
"1000115" -> "1000179"  [label="DDG: CP_RDESC_SWAPPED_MIN_MAX"];
"1000115" -> "1000179"  [label="DDG: quirks"];
"1000166" -> "1000179"  [label="DDG: rdesc[i + 1]"];
"1000166" -> "1000179"  [label="DDG: swap(rdesc[i + 3], rdesc[i + 1])"];
"1000166" -> "1000179"  [label="DDG: rdesc[i + 3]"];
"1000141" -> "1000179"  [label="DDG: rdesc[i]"];
"1000114" -> "1000179"  [label="DDG: !(quirks & CP_RDESC_SWAPPED_MIN_MAX)"];
"1000114" -> "1000179"  [label="DDG: quirks & CP_RDESC_SWAPPED_MIN_MAX"];
"1000159" -> "1000179"  [label="DDG: rdesc[i + 2]"];
"1000140" -> "1000179"  [label="DDG: rdesc[i] == 0x29"];
"1000140" -> "1000179"  [label="DDG: rdesc[i] == 0x29 && rdesc[i + 2] == 0x19"];
"1000140" -> "1000179"  [label="DDG: rdesc[i + 2] == 0x19"];
"1000154" -> "1000179"  [label="DDG: rdesc[i]"];
"1000103" -> "1000179"  [label="DDG: rsize"];
"1000133" -> "1000179"  [label="DDG: *rsize"];
"1000102" -> "1000179"  [label="DDG: rdesc"];
"1000101" -> "1000179"  [label="DDG: hdev"];
"1000108" -> "1000179"  [label="DDG: hid_get_drvdata(hdev)"];
"1000146" -> "1000179"  [label="DDG: rdesc[i + 2]"];
"1000110" -> "1000179"  [label="DDG: hdev"];
"1000177" -> "1000179"  [label="DDG: <RET>"];
"1000101" -> "1000100"  [label="AST: "];
"1000101" -> "1000179"  [label="DDG: hdev"];
"1000101" -> "1000110"  [label="DDG: hdev"];
"1000256" -> "1000100"  [label="AST: "];
"1000102" -> "1000100"  [label="AST: "];
"1000102" -> "1000179"  [label="DDG: rdesc"];
"1000102" -> "1000118"  [label="DDG: rdesc"];
"1000102" -> "1000125"  [label="DDG: rdesc"];
"1000102" -> "1000141"  [label="DDG: rdesc"];
"1000102" -> "1000146"  [label="DDG: rdesc"];
"1000102" -> "1000154"  [label="DDG: rdesc"];
"1000102" -> "1000159"  [label="DDG: rdesc"];
"1000102" -> "1000166"  [label="DDG: rdesc"];
"1000102" -> "1000177"  [label="DDG: rdesc"];
"1000257" -> "1000100"  [label="AST: "];
"1000120" -> "1000104"  [label="AST: "];
"1000121" -> "1000120"  [label="AST: "];
"1000125" -> "1000120"  [label="AST: "];
"1000124" -> "1000121"  [label="AST: "];
"1000124" -> "1000122"  [label="CFG: "];
"1000121" -> "1000124"  [label="CFG: "];
"1000121" -> "1000120"  [label="AST: "];
"1000121" -> "1000124"  [label="CFG: "];
"1000122" -> "1000121"  [label="AST: "];
"1000124" -> "1000121"  [label="AST: "];
"1000126" -> "1000121"  [label="CFG: "];
"1000129" -> "1000121"  [label="CFG: "];
"1000121" -> "1000179"  [label="DDG: *rsize"];
"1000121" -> "1000179"  [label="DDG: *rsize < 4"];
"1000121" -> "1000133"  [label="DDG: *rsize"];
"1000122" -> "1000121"  [label="AST: "];
"1000122" -> "1000123"  [label="CFG: "];
"1000123" -> "1000122"  [label="AST: "];
"1000124" -> "1000122"  [label="CFG: "];
"1000123" -> "1000122"  [label="AST: "];
"1000123" -> "1000114"  [label="CFG: "];
"1000122" -> "1000123"  [label="CFG: "];
"1000125" -> "1000120"  [label="AST: "];
"1000125" -> "1000126"  [label="CFG: "];
"1000126" -> "1000125"  [label="AST: "];
"1000179" -> "1000125"  [label="CFG: "];
"1000125" -> "1000179"  [label="DDG: <RET>"];
"1000126" -> "1000125"  [label="DDG: rdesc"];
"1000102" -> "1000125"  [label="DDG: rdesc"];
"1000126" -> "1000125"  [label="AST: "];
"1000126" -> "1000121"  [label="CFG: "];
"1000125" -> "1000126"  [label="CFG: "];
"1000126" -> "1000125"  [label="DDG: rdesc"];
"1000130" -> "1000128"  [label="AST: "];
"1000130" -> "1000129"  [label="CFG: "];
"1000128" -> "1000130"  [label="CFG: "];
"1000131" -> "1000127"  [label="AST: "];
"1000131" -> "1000133"  [label="CFG: "];
"1000132" -> "1000131"  [label="AST: "];
"1000133" -> "1000131"  [label="AST: "];
"1000143" -> "1000131"  [label="CFG: "];
"1000178" -> "1000131"  [label="CFG: "];
"1000131" -> "1000179"  [label="DDG: i < *rsize - 4"];
"1000131" -> "1000179"  [label="DDG: i"];
"1000131" -> "1000179"  [label="DDG: *rsize - 4"];
"1000128" -> "1000131"  [label="DDG: i"];
"1000137" -> "1000131"  [label="DDG: i"];
"1000133" -> "1000131"  [label="DDG: *rsize"];
"1000133" -> "1000131"  [label="DDG: 4"];
"1000131" -> "1000137"  [label="DDG: i"];
"1000131" -> "1000149"  [label="DDG: i"];
"1000131" -> "1000162"  [label="DDG: i"];
"1000131" -> "1000169"  [label="DDG: i"];
"1000131" -> "1000174"  [label="DDG: i"];
"1000132" -> "1000131"  [label="AST: "];
"1000132" -> "1000128"  [label="CFG: "];
"1000132" -> "1000137"  [label="CFG: "];
"1000135" -> "1000132"  [label="CFG: "];
"1000133" -> "1000131"  [label="AST: "];
"1000133" -> "1000136"  [label="CFG: "];
"1000134" -> "1000133"  [label="AST: "];
"1000136" -> "1000133"  [label="AST: "];
"1000131" -> "1000133"  [label="CFG: "];
"1000133" -> "1000179"  [label="DDG: *rsize"];
"1000133" -> "1000131"  [label="DDG: *rsize"];
"1000133" -> "1000131"  [label="DDG: 4"];
"1000121" -> "1000133"  [label="DDG: *rsize"];
"1000134" -> "1000133"  [label="AST: "];
"1000134" -> "1000135"  [label="CFG: "];
"1000135" -> "1000134"  [label="AST: "];
"1000136" -> "1000134"  [label="CFG: "];
"1000135" -> "1000134"  [label="AST: "];
"1000135" -> "1000132"  [label="CFG: "];
"1000134" -> "1000135"  [label="CFG: "];
"1000127" -> "1000104"  [label="AST: "];
"1000128" -> "1000127"  [label="AST: "];
"1000131" -> "1000127"  [label="AST: "];
"1000137" -> "1000127"  [label="AST: "];
"1000139" -> "1000127"  [label="AST: "];
"1000136" -> "1000133"  [label="AST: "];
"1000136" -> "1000134"  [label="CFG: "];
"1000133" -> "1000136"  [label="CFG: "];
"1000137" -> "1000127"  [label="AST: "];
"1000137" -> "1000138"  [label="CFG: "];
"1000138" -> "1000137"  [label="AST: "];
"1000132" -> "1000137"  [label="CFG: "];
"1000137" -> "1000131"  [label="DDG: i"];
"1000131" -> "1000137"  [label="DDG: i"];
"1000138" -> "1000137"  [label="AST: "];
"1000138" -> "1000166"  [label="CFG: "];
"1000138" -> "1000140"  [label="CFG: "];
"1000137" -> "1000138"  [label="CFG: "];
"1000128" -> "1000127"  [label="AST: "];
"1000128" -> "1000130"  [label="CFG: "];
"1000129" -> "1000128"  [label="AST: "];
"1000130" -> "1000128"  [label="AST: "];
"1000132" -> "1000128"  [label="CFG: "];
"1000128" -> "1000131"  [label="DDG: i"];
"1000129" -> "1000128"  [label="AST: "];
"1000129" -> "1000121"  [label="CFG: "];
"1000130" -> "1000129"  [label="CFG: "];
"1000144" -> "1000142"  [label="AST: "];
"1000144" -> "1000143"  [label="CFG: "];
"1000142" -> "1000144"  [label="CFG: "];
"1000145" -> "1000141"  [label="AST: "];
"1000145" -> "1000142"  [label="CFG: "];
"1000141" -> "1000145"  [label="CFG: "];
"1000146" -> "1000140"  [label="AST: "];
"1000146" -> "1000152"  [label="CFG: "];
"1000147" -> "1000146"  [label="AST: "];
"1000152" -> "1000146"  [label="AST: "];
"1000140" -> "1000146"  [label="CFG: "];
"1000146" -> "1000179"  [label="DDG: rdesc[i + 2]"];
"1000146" -> "1000140"  [label="DDG: rdesc[i + 2]"];
"1000146" -> "1000140"  [label="DDG: 0x19"];
"1000159" -> "1000146"  [label="DDG: rdesc[i + 2]"];
"1000102" -> "1000146"  [label="DDG: rdesc"];
"1000146" -> "1000177"  [label="DDG: rdesc[i + 2]"];
"1000147" -> "1000146"  [label="AST: "];
"1000147" -> "1000149"  [label="CFG: "];
"1000148" -> "1000147"  [label="AST: "];
"1000149" -> "1000147"  [label="AST: "];
"1000152" -> "1000147"  [label="CFG: "];
"1000148" -> "1000147"  [label="AST: "];
"1000148" -> "1000141"  [label="CFG: "];
"1000150" -> "1000148"  [label="CFG: "];
"1000139" -> "1000127"  [label="AST: "];
"1000140" -> "1000139"  [label="AST: "];
"1000153" -> "1000139"  [label="AST: "];
"1000149" -> "1000147"  [label="AST: "];
"1000149" -> "1000151"  [label="CFG: "];
"1000150" -> "1000149"  [label="AST: "];
"1000151" -> "1000149"  [label="AST: "];
"1000147" -> "1000149"  [label="CFG: "];
"1000131" -> "1000149"  [label="DDG: i"];
"1000150" -> "1000149"  [label="AST: "];
"1000150" -> "1000148"  [label="CFG: "];
"1000151" -> "1000150"  [label="CFG: "];
"1000151" -> "1000149"  [label="AST: "];
"1000151" -> "1000150"  [label="CFG: "];
"1000149" -> "1000151"  [label="CFG: "];
"1000152" -> "1000146"  [label="AST: "];
"1000152" -> "1000147"  [label="CFG: "];
"1000146" -> "1000152"  [label="CFG: "];
"1000153" -> "1000139"  [label="AST: "];
"1000154" -> "1000153"  [label="AST: "];
"1000159" -> "1000153"  [label="AST: "];
"1000166" -> "1000153"  [label="AST: "];
"1000140" -> "1000139"  [label="AST: "];
"1000140" -> "1000141"  [label="CFG: "];
"1000140" -> "1000146"  [label="CFG: "];
"1000141" -> "1000140"  [label="AST: "];
"1000146" -> "1000140"  [label="AST: "];
"1000156" -> "1000140"  [label="CFG: "];
"1000138" -> "1000140"  [label="CFG: "];
"1000140" -> "1000179"  [label="DDG: rdesc[i] == 0x29"];
"1000140" -> "1000179"  [label="DDG: rdesc[i] == 0x29 && rdesc[i + 2] == 0x19"];
"1000140" -> "1000179"  [label="DDG: rdesc[i + 2] == 0x19"];
"1000141" -> "1000140"  [label="DDG: rdesc[i]"];
"1000141" -> "1000140"  [label="DDG: 0x29"];
"1000146" -> "1000140"  [label="DDG: rdesc[i + 2]"];
"1000146" -> "1000140"  [label="DDG: 0x19"];
"1000141" -> "1000140"  [label="AST: "];
"1000141" -> "1000145"  [label="CFG: "];
"1000142" -> "1000141"  [label="AST: "];
"1000145" -> "1000141"  [label="AST: "];
"1000148" -> "1000141"  [label="CFG: "];
"1000140" -> "1000141"  [label="CFG: "];
"1000141" -> "1000179"  [label="DDG: rdesc[i]"];
"1000141" -> "1000140"  [label="DDG: rdesc[i]"];
"1000141" -> "1000140"  [label="DDG: 0x29"];
"1000154" -> "1000141"  [label="DDG: rdesc[i]"];
"1000102" -> "1000141"  [label="DDG: rdesc"];
"1000141" -> "1000177"  [label="DDG: rdesc[i]"];
"1000142" -> "1000141"  [label="AST: "];
"1000142" -> "1000144"  [label="CFG: "];
"1000143" -> "1000142"  [label="AST: "];
"1000144" -> "1000142"  [label="AST: "];
"1000145" -> "1000142"  [label="CFG: "];
"1000143" -> "1000142"  [label="AST: "];
"1000143" -> "1000131"  [label="CFG: "];
"1000144" -> "1000143"  [label="CFG: "];
"1000157" -> "1000155"  [label="AST: "];
"1000157" -> "1000156"  [label="CFG: "];
"1000155" -> "1000157"  [label="CFG: "];
"1000158" -> "1000154"  [label="AST: "];
"1000158" -> "1000155"  [label="CFG: "];
"1000154" -> "1000158"  [label="CFG: "];
"1000154" -> "1000153"  [label="AST: "];
"1000154" -> "1000158"  [label="CFG: "];
"1000155" -> "1000154"  [label="AST: "];
"1000158" -> "1000154"  [label="AST: "];
"1000161" -> "1000154"  [label="CFG: "];
"1000154" -> "1000179"  [label="DDG: rdesc[i]"];
"1000154" -> "1000141"  [label="DDG: rdesc[i]"];
"1000102" -> "1000154"  [label="DDG: rdesc"];
"1000154" -> "1000177"  [label="DDG: rdesc[i]"];
"1000155" -> "1000154"  [label="AST: "];
"1000155" -> "1000157"  [label="CFG: "];
"1000156" -> "1000155"  [label="AST: "];
"1000157" -> "1000155"  [label="AST: "];
"1000158" -> "1000155"  [label="CFG: "];
"1000156" -> "1000155"  [label="AST: "];
"1000156" -> "1000140"  [label="CFG: "];
"1000157" -> "1000156"  [label="CFG: "];
"1000164" -> "1000162"  [label="AST: "];
"1000164" -> "1000163"  [label="CFG: "];
"1000162" -> "1000164"  [label="CFG: "];
"1000165" -> "1000159"  [label="AST: "];
"1000165" -> "1000160"  [label="CFG: "];
"1000159" -> "1000165"  [label="CFG: "];
"1000159" -> "1000153"  [label="AST: "];
"1000159" -> "1000165"  [label="CFG: "];
"1000160" -> "1000159"  [label="AST: "];
"1000165" -> "1000159"  [label="AST: "];
"1000168" -> "1000159"  [label="CFG: "];
"1000159" -> "1000179"  [label="DDG: rdesc[i + 2]"];
"1000159" -> "1000146"  [label="DDG: rdesc[i + 2]"];
"1000102" -> "1000159"  [label="DDG: rdesc"];
"1000159" -> "1000177"  [label="DDG: rdesc[i + 2]"];
"1000160" -> "1000159"  [label="AST: "];
"1000160" -> "1000162"  [label="CFG: "];
"1000161" -> "1000160"  [label="AST: "];
"1000162" -> "1000160"  [label="AST: "];
"1000165" -> "1000160"  [label="CFG: "];
"1000161" -> "1000160"  [label="AST: "];
"1000161" -> "1000154"  [label="CFG: "];
"1000163" -> "1000161"  [label="CFG: "];
"1000162" -> "1000160"  [label="AST: "];
"1000162" -> "1000164"  [label="CFG: "];
"1000163" -> "1000162"  [label="AST: "];
"1000164" -> "1000162"  [label="AST: "];
"1000160" -> "1000162"  [label="CFG: "];
"1000131" -> "1000162"  [label="DDG: i"];
"1000163" -> "1000162"  [label="AST: "];
"1000163" -> "1000161"  [label="CFG: "];
"1000164" -> "1000163"  [label="CFG: "];
"1000169" -> "1000167"  [label="AST: "];
"1000169" -> "1000171"  [label="CFG: "];
"1000170" -> "1000169"  [label="AST: "];
"1000171" -> "1000169"  [label="AST: "];
"1000167" -> "1000169"  [label="CFG: "];
"1000131" -> "1000169"  [label="DDG: i"];
"1000170" -> "1000169"  [label="AST: "];
"1000170" -> "1000168"  [label="CFG: "];
"1000171" -> "1000170"  [label="CFG: "];
"1000171" -> "1000169"  [label="AST: "];
"1000171" -> "1000170"  [label="CFG: "];
"1000169" -> "1000171"  [label="CFG: "];
"1000172" -> "1000166"  [label="AST: "];
"1000172" -> "1000174"  [label="CFG: "];
"1000173" -> "1000172"  [label="AST: "];
"1000174" -> "1000172"  [label="AST: "];
"1000166" -> "1000172"  [label="CFG: "];
"1000173" -> "1000172"  [label="AST: "];
"1000173" -> "1000167"  [label="CFG: "];
"1000175" -> "1000173"  [label="CFG: "];
"1000174" -> "1000172"  [label="AST: "];
"1000174" -> "1000176"  [label="CFG: "];
"1000175" -> "1000174"  [label="AST: "];
"1000176" -> "1000174"  [label="AST: "];
"1000172" -> "1000174"  [label="CFG: "];
"1000131" -> "1000174"  [label="DDG: i"];
"1000175" -> "1000174"  [label="AST: "];
"1000175" -> "1000173"  [label="CFG: "];
"1000176" -> "1000175"  [label="CFG: "];
"1000166" -> "1000153"  [label="AST: "];
"1000166" -> "1000172"  [label="CFG: "];
"1000167" -> "1000166"  [label="AST: "];
"1000172" -> "1000166"  [label="AST: "];
"1000138" -> "1000166"  [label="CFG: "];
"1000166" -> "1000179"  [label="DDG: rdesc[i + 1]"];
"1000166" -> "1000179"  [label="DDG: swap(rdesc[i + 3], rdesc[i + 1])"];
"1000166" -> "1000179"  [label="DDG: rdesc[i + 3]"];
"1000102" -> "1000166"  [label="DDG: rdesc"];
"1000166" -> "1000177"  [label="DDG: rdesc[i + 1]"];
"1000166" -> "1000177"  [label="DDG: rdesc[i + 3]"];
"1000176" -> "1000174"  [label="AST: "];
"1000176" -> "1000175"  [label="CFG: "];
"1000174" -> "1000176"  [label="CFG: "];
"1000167" -> "1000166"  [label="AST: "];
"1000167" -> "1000169"  [label="CFG: "];
"1000168" -> "1000167"  [label="AST: "];
"1000169" -> "1000167"  [label="AST: "];
"1000173" -> "1000167"  [label="CFG: "];
"1000168" -> "1000167"  [label="AST: "];
"1000168" -> "1000159"  [label="CFG: "];
"1000170" -> "1000168"  [label="CFG: "];
"1000177" -> "1000104"  [label="AST: "];
"1000177" -> "1000178"  [label="CFG: "];
"1000178" -> "1000177"  [label="AST: "];
"1000179" -> "1000177"  [label="CFG: "];
"1000177" -> "1000179"  [label="DDG: <RET>"];
"1000178" -> "1000177"  [label="DDG: rdesc"];
"1000159" -> "1000177"  [label="DDG: rdesc[i + 2]"];
"1000146" -> "1000177"  [label="DDG: rdesc[i + 2]"];
"1000166" -> "1000177"  [label="DDG: rdesc[i + 1]"];
"1000166" -> "1000177"  [label="DDG: rdesc[i + 3]"];
"1000141" -> "1000177"  [label="DDG: rdesc[i]"];
"1000154" -> "1000177"  [label="DDG: rdesc[i]"];
"1000102" -> "1000177"  [label="DDG: rdesc"];
"1000178" -> "1000177"  [label="AST: "];
"1000178" -> "1000131"  [label="CFG: "];
"1000177" -> "1000178"  [label="CFG: "];
"1000178" -> "1000177"  [label="DDG: rdesc"];
"1000103" -> "1000100"  [label="AST: "];
"1000103" -> "1000179"  [label="DDG: rsize"];
"1000258" -> "1000100"  [label="AST: "];
"1000104" -> "1000100"  [label="AST: "];
"1000105" -> "1000104"  [label="AST: "];
"1000106" -> "1000104"  [label="AST: "];
"1000112" -> "1000104"  [label="AST: "];
"1000113" -> "1000104"  [label="AST: "];
"1000120" -> "1000104"  [label="AST: "];
"1000127" -> "1000104"  [label="AST: "];
"1000177" -> "1000104"  [label="AST: "];
"1000106" -> "1000104"  [label="AST: "];
"1000106" -> "1000108"  [label="CFG: "];
"1000107" -> "1000106"  [label="AST: "];
"1000108" -> "1000106"  [label="AST: "];
"1000116" -> "1000106"  [label="CFG: "];
"1000106" -> "1000179"  [label="DDG: (unsigned long)hid_get_drvdata(hdev)"];
"1000108" -> "1000106"  [label="DDG: hid_get_drvdata(hdev)"];
"1000106" -> "1000115"  [label="DDG: quirks"];
"1000107" -> "1000106"  [label="AST: "];
"1000107" -> "1000100"  [label="CFG: "];
"1000109" -> "1000107"  [label="CFG: "];
"1000108" -> "1000106"  [label="AST: "];
"1000108" -> "1000110"  [label="CFG: "];
"1000109" -> "1000108"  [label="AST: "];
"1000110" -> "1000108"  [label="AST: "];
"1000106" -> "1000108"  [label="CFG: "];
"1000108" -> "1000179"  [label="DDG: hid_get_drvdata(hdev)"];
"1000108" -> "1000106"  [label="DDG: hid_get_drvdata(hdev)"];
"1000110" -> "1000108"  [label="DDG: hdev"];
"1000110" -> "1000108"  [label="AST: "];
"1000110" -> "1000111"  [label="CFG: "];
"1000111" -> "1000110"  [label="AST: "];
"1000108" -> "1000110"  [label="CFG: "];
"1000110" -> "1000179"  [label="DDG: hdev"];
"1000110" -> "1000108"  [label="DDG: hdev"];
"1000101" -> "1000110"  [label="DDG: hdev"];
"1000111" -> "1000110"  [label="AST: "];
"1000111" -> "1000109"  [label="CFG: "];
"1000110" -> "1000111"  [label="CFG: "];
"1000117" -> "1000115"  [label="AST: "];
"1000117" -> "1000116"  [label="CFG: "];
"1000115" -> "1000117"  [label="CFG: "];
"1000113" -> "1000104"  [label="AST: "];
"1000114" -> "1000113"  [label="AST: "];
"1000118" -> "1000113"  [label="AST: "];
"1000114" -> "1000113"  [label="AST: "];
"1000114" -> "1000115"  [label="CFG: "];
"1000115" -> "1000114"  [label="AST: "];
"1000119" -> "1000114"  [label="CFG: "];
"1000123" -> "1000114"  [label="CFG: "];
"1000114" -> "1000179"  [label="DDG: !(quirks & CP_RDESC_SWAPPED_MIN_MAX)"];
"1000114" -> "1000179"  [label="DDG: quirks & CP_RDESC_SWAPPED_MIN_MAX"];
"1000115" -> "1000114"  [label="DDG: quirks"];
"1000115" -> "1000114"  [label="DDG: CP_RDESC_SWAPPED_MIN_MAX"];
"1000115" -> "1000114"  [label="AST: "];
"1000115" -> "1000117"  [label="CFG: "];
"1000116" -> "1000115"  [label="AST: "];
"1000117" -> "1000115"  [label="AST: "];
"1000114" -> "1000115"  [label="CFG: "];
"1000115" -> "1000179"  [label="DDG: CP_RDESC_SWAPPED_MIN_MAX"];
"1000115" -> "1000179"  [label="DDG: quirks"];
"1000115" -> "1000114"  [label="DDG: quirks"];
"1000115" -> "1000114"  [label="DDG: CP_RDESC_SWAPPED_MIN_MAX"];
"1000106" -> "1000115"  [label="DDG: quirks"];
"1000116" -> "1000115"  [label="AST: "];
"1000116" -> "1000106"  [label="CFG: "];
"1000117" -> "1000116"  [label="CFG: "];
"1000119" -> "1000118"  [label="AST: "];
"1000119" -> "1000114"  [label="CFG: "];
"1000118" -> "1000119"  [label="CFG: "];
"1000119" -> "1000118"  [label="DDG: rdesc"];
"1000118" -> "1000113"  [label="AST: "];
"1000118" -> "1000119"  [label="CFG: "];
"1000119" -> "1000118"  [label="AST: "];
"1000179" -> "1000118"  [label="CFG: "];
"1000118" -> "1000179"  [label="DDG: <RET>"];
"1000119" -> "1000118"  [label="DDG: rdesc"];
"1000102" -> "1000118"  [label="DDG: rdesc"];
}
