// Seed: 1646677319
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input real id_1,
    input id_2,
    output id_3,
    input logic id_4,
    input logic id_5,
    input logic id_6
);
  logic id_7 = 1 > id_6;
  type_13 id_8 (
      .id_0(1),
      .id_1(1),
      .id_2(1)
  );
  type_14(
      id_0, id_3
  );
  assign id_3[""] = 1;
endmodule
