{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 4222, "design__instance__area": 27406.3, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 40, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.003472650423645973, "power__switching__total": 0.0036570136435329914, "power__leakage__total": 2.6907308381396433e-08, "power__total": 0.0071296910755336285, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.43755864059404037, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.43755864059404037, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3241813576007369, "timing__setup__ws__corner:nom_tt_025C_1v80": 12.090158549844407, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 22, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 40, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.5793830024183989, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.5793830024183989, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9006592393484367, "timing__setup__ws__corner:nom_ss_100C_1v60": 8.008429701619782, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 40, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.37694806676304143, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.3769466789842214, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11461698581323672, "timing__setup__ws__corner:nom_ff_n40C_1v95": 13.645989613419221, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 28, "design__max_fanout_violation__count": 40, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.3748053362649143, "clock__skew__worst_setup": 0.3738242321503055, "timing__hold__ws": 0.11136741843940608, "timing__setup__ws": 7.879396913513291, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 284.07 294.79", "design__core__bbox": "5.52 10.88 278.3 282.88", "design__io": 106, "design__die__area": 83741, "design__core__area": 74196.2, "design__instance__count__stdcell": 4222, "design__instance__area__stdcell": 27406.3, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.369376, "design__instance__utilization__stdcell": 0.369376, "design__instance__count__class:buffer": 639, "design__instance__count__class:inverter": 27, "design__instance__count__class:sequential_cell": 280, "design__instance__count__class:multi_input_combinational_cell": 1353, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 5566, "design__instance__count__class:tap_cell": 1071, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 11228846, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 93738.1, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 760, "design__instance__count__class:clock_buffer": 47, "design__instance__count__class:clock_inverter": 29, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 128, "antenna__violating__nets": 6, "antenna__violating__pins": 6, "route__antenna_violation__count": 6, "antenna_diodes_count": 16, "design__instance__count__class:antenna_cell": 16, "route__net": 3161, "route__net__special": 2, "route__drc_errors__iter:1": 1712, "route__wirelength__iter:1": 103901, "route__drc_errors__iter:2": 1251, "route__wirelength__iter:2": 103078, "route__drc_errors__iter:3": 1148, "route__wirelength__iter:3": 102946, "route__drc_errors__iter:4": 172, "route__wirelength__iter:4": 102747, "route__drc_errors__iter:5": 55, "route__wirelength__iter:5": 102772, "route__drc_errors__iter:6": 53, "route__wirelength__iter:6": 102775, "route__drc_errors__iter:7": 44, "route__wirelength__iter:7": 102787, "route__drc_errors__iter:8": 10, "route__wirelength__iter:8": 102804, "route__drc_errors__iter:9": 0, "route__wirelength__iter:9": 102799, "route__drc_errors": 0, "route__wirelength": 102799, "route__vias": 22747, "route__vias__singlecut": 22747, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 364.14, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 35, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 35, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 35, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 40, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.43311241929927385, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.43311241929927385, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3200586553044959, "timing__setup__ws__corner:min_tt_025C_1v80": 12.157780903919187, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 35, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 12, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 40, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.5719544999505396, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.5719544999505396, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8945229254954842, "timing__setup__ws__corner:min_ss_100C_1v60": 8.143148608130009, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 35, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 40, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.3748053362649143, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.3738242321503055, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11136741843940608, "timing__setup__ws__corner:min_ff_n40C_1v95": 13.690542420568258, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 35, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 40, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.44216373480812404, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.44216373480812404, "timing__hold__ws__corner:max_tt_025C_1v80": 0.32835846082672315, "timing__setup__ws__corner:max_tt_025C_1v80": 12.026221248137185, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 35, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 28, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 40, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.5881765241336402, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.5881765241336402, "timing__hold__ws__corner:max_ss_100C_1v60": 0.9106660128193015, "timing__setup__ws__corner:max_ss_100C_1v60": 7.879396913513291, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 35, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 40, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.38110940482163214, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.3803527878089515, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11637796611354984, "timing__setup__ws__corner:max_ff_n40C_1v95": 13.595922994484745, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 35, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 35, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79935, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79981, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000648016, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000680377, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000186091, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000680377, "design_powergrid__voltage__worst": 0.000680377, "design_powergrid__voltage__worst__net:VPWR": 1.79935, "design_powergrid__drop__worst": 0.000680377, "design_powergrid__drop__worst__net:VPWR": 0.000648016, "design_powergrid__voltage__worst__net:VGND": 0.000680377, "design_powergrid__drop__worst__net:VGND": 0.000680377, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000188, "ir__drop__worst": 0.000648, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}