#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Oct 20 23:45:54 2021
# Process ID: 16112
# Current directory: C:/Users/pskon/Workbench_repo/EE118_MidtermProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25380 C:\Users\pskon\Workbench_repo\EE118_MidtermProject\EE118_MidtermProject.xpr
# Log file: C:/Users/pskon/Workbench_repo/EE118_MidtermProject/vivado.log
# Journal file: C:/Users/pskon/Workbench_repo/EE118_MidtermProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.xpr
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/comparator_3bit_tb.v]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mult_3bit [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source array_mult_tb.tcl
close_sim
launch_simulation
source array_mult_tb.tcl
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/fulladder_3bit_tb.v w ]
add_files -fileset sim_1 C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/fulladder_3bit_tb.v
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/array_mult_tb.v]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top adder_3bit [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fulladder_3bit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source fulladder_3bit_tb.tcl
close_sim
launch_simulation
source fulladder_3bit_tb.tcl
close_sim
launch_simulation
source fulladder_3bit_tb.tcl
close_sim
launch_simulation
source fulladder_3bit_tb.tcl
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/odd_even_tb.v w ]
add_files -fileset sim_1 C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/odd_even_tb.v
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/fulladder_3bit_tb.v]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top odd_even_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top odd_even [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source odd_even_tb.tcl
close_sim
launch_simulation
source odd_even_tb.tcl
close_sim
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/adder3_bit_tb.v]
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/odd_even_tb.v]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top adder_3bit [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top adder_3bit [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top adder3_bit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source adder3_bit_tb.tcl
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/fulladder_3bit_tb.v]
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/adder3_bit_tb.v]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fulladder_3bit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
launch_simulation
source fulladder_3bit_tb.tcl
close_sim
launch_simulation
source fulladder_3bit_tb.tcl
close_sim
launch_simulation
source fulladder_3bit_tb.tcl
close_sim
launch_simulation
source fulladder_3bit_tb.tcl
close_sim
launch_simulation
source fulladder_3bit_tb.tcl
close_sim
launch_simulation
source fulladder_3bit_tb.tcl
close_sim
launch_simulation
source fulladder_3bit_tb.tcl
close_sim
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/odd_even_tb.v]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top odd_even [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/fulladder_3bit_tb.v]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top odd_even_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
