<?xml version="1.0" encoding="utf-8"?>
<AdditionalInfo>
  <CTypeInfo>
      <RtlPort>
        <name>in_etau_eta_0</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_etau_eta_1</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_etau_eta_2</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_etau_eta_3</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_etau_phi_0</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_etau_phi_1</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_etau_phi_2</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_etau_phi_3</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_etau_pt_0</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_etau_pt_1</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_etau_pt_2</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_etau_pt_3</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_jet_eta_0</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_jet_eta_1</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_jet_eta_2</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_jet_eta_3</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_jet_eta_4</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_jet_eta_5</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_jet_phi_0</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_jet_phi_1</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_jet_phi_2</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_jet_phi_3</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_jet_phi_4</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_jet_phi_5</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_jet_pt_0</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_jet_pt_1</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_jet_pt_2</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_jet_pt_3</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_jet_pt_4</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_jet_pt_5</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_met_phi_0</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_met_pt_0</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_mu_eta_0</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_mu_eta_1</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_mu_eta_2</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_mu_eta_3</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_mu_phi_0</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_mu_phi_1</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_mu_phi_2</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_mu_phi_3</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_mu_pt_0</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_mu_pt_1</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_mu_pt_2</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>in_mu_pt_3</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>layer9_out_0</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>layer9_out_1</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>layer9_out_2</name>
        <type>Signed</type>
        <fractionWidth>8</fractionWidth>
      </RtlPort>
  </CTypeInfo>
  <DesignConstraint>
    <clk_period>25</clk_period>
  </DesignConstraint>
  <Machine>64</Machine>
  <modelParameters>
    <combinational>1</combinational>
    <latency>0</latency>
    <II>1</II>
  </modelParameters>
</AdditionalInfo>
