v 19990124
P 0 3000 300 3000 1
{
T 100 3050 5 8 1 1 0
pin1=3
}
T 360 3000 3 8 1 0 0
P0
P 2000 3000 1700 3000 1
{
T 1800 3050 5 8 1 1 0
pin2=14
}
T 1440 3000 3 8 1 0 0
Q0
P 0 2600 300 2600 1
{
T 100 2650 5 8 1 1 0
pin3=4
}
T 360 2600 3 8 1 0 0
P1
P 2000 2600 1700 2600 1
{
T 1800 2650 5 8 1 1 0
pin4=13
}
T 1440 2600 3 8 1 0 0
Q1
P 0 2200 300 2200 1
{
T 100 2250 5 8 1 1 0
pin5=5
}
T 360 2200 3 8 1 0 0
P2
P 2000 2200 1700 2200 1
{
T 1800 2250 5 8 1 1 0
pin6=12
}
T 1440 2200 3 8 1 0 0
Q2
P 0 1800 300 1800 1
{
T 100 1850 5 8 1 1 0
pin7=6
}
T 360 1800 3 8 1 0 0
P3
P 2000 1800 1700 1800 1
{
T 1800 1850 5 8 1 1 0
pin8=11
}
T 1440 1800 3 8 1 0 0
Q3
P 0 1400 300 1400 1
{
T 100 1450 5 8 1 1 0
pin9=7
}
T 360 1400 3 8 1 0 0
CEP
P 2000 1400 1700 1400 1
{
T 1800 1450 5 8 1 1 0
pin10=15
}
T 1440 1400 3 8 1 0 0
TC
P 0 1000 300 1000 1
{
T 100 1050 5 8 1 1 0
pin11=10
}
T 360 1000 3 8 1 0 0
CET
P 0 600 300 600 1
{
T 100 650 5 8 1 1 0
pin12=1
}
T 360 600 3 8 1 0 0
SR
P 0 200 300 200 1
{
T 100 250 5 8 1 1 0
pin13=2
}
T 360 200 3 8 1 0 0
CP
B 300 0 1400 3300 3
T 2100 3340 5 10 0 0 0
device=74163
T 2100 3140 5 10 0 0 0
physical=DIP16
T 300 3340 3 10 1 0 0
74163
