Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec  9 03:00:56 2019
| Host         : DESKTOP-RQQ2FB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.011       -0.020                      2                 5559        0.121        0.000                      0                 5559        3.000        0.000                       0                  2410  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -0.011       -0.020                      2                 5559        0.121        0.000                      0                 5559        6.712        0.000                       0                  2406  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.011ns,  Total Violation       -0.020ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.011ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.994ns  (logic 4.080ns (27.211%)  route 10.914ns (72.788%))
  Logic Levels:           16  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 13.857 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        1.603    -0.937    MouseCtl/clk_65mhz
    SLICE_X59Y131        FDRE                                         r  MouseCtl/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  MouseCtl/ypos_reg[1]/Q
                         net (fo=6, routed)           0.701     0.219    MouseCtl/Q[1]
    SLICE_X58Y131        LUT3 (Prop_lut3_I0_O)        0.124     0.343 r  MouseCtl/fifo_y[2]_i_43/O
                         net (fo=4, routed)           0.587     0.931    MouseCtl/fifo_y[2]_i_43_n_0
    SLICE_X58Y132        LUT5 (Prop_lut5_I0_O)        0.124     1.055 r  MouseCtl/fifo_y[2]_i_24/O
                         net (fo=2, routed)           0.492     1.547    MouseCtl/fifo_y[2]_i_24_n_0
    SLICE_X57Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.073 r  MouseCtl/fifo_y_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.073    MouseCtl/fifo_y_reg[2]_i_5_n_0
    SLICE_X57Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.407 r  MouseCtl/tile_status_reg[1][0][1]_i_6/O[1]
                         net (fo=9, routed)           0.724     3.131    MouseCtl_n_364
    SLICE_X56Y133        LUT2 (Prop_lut2_I0_O)        0.303     3.434 r  fifo_y[2]_i_10/O
                         net (fo=1, routed)           0.000     3.434    fifo_y[2]_i_10_n_0
    SLICE_X56Y133        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     3.978 r  fifo_y_reg[2]_i_3/O[2]
                         net (fo=3, routed)           0.986     4.964    MouseCtl/fifo_y_reg[2]_rep__2[2]
    SLICE_X56Y135        LUT4 (Prop_lut4_I1_O)        0.301     5.265 r  MouseCtl/fifo_y[2]_i_16/O
                         net (fo=1, routed)           0.000     5.265    MouseCtl/fifo_y[2]_i_16_n_0
    SLICE_X56Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.641 r  MouseCtl/fifo_y_reg[2]_i_4/CO[3]
                         net (fo=14, routed)          0.904     6.545    MouseCtl/fifo_y_reg[2]_i_4_n_0
    SLICE_X55Y132        LUT4 (Prop_lut4_I3_O)        0.124     6.669 r  MouseCtl/fifo_y[0]_i_2/O
                         net (fo=183, routed)         1.355     8.024    minesweeper/flag_counter[6]_i_74_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I4_O)        0.124     8.148 r  minesweeper/fifo_ind[3]_i_54/O
                         net (fo=1, routed)           0.960     9.108    minesweeper/fifo_ind[3]_i_54_n_0
    SLICE_X60Y138        LUT6 (Prop_lut6_I2_O)        0.124     9.232 f  minesweeper/fifo_ind[3]_i_21/O
                         net (fo=1, routed)           0.773    10.005    minesweeper/fifo_ind[3]_i_21_n_0
    SLICE_X58Y137        LUT5 (Prop_lut5_I0_O)        0.124    10.129 f  minesweeper/fifo_ind[3]_i_10/O
                         net (fo=1, routed)           0.987    11.116    minesweeper/fifo_ind[3]_i_10_n_0
    SLICE_X53Y137        LUT6 (Prop_lut6_I0_O)        0.124    11.240 f  minesweeper/fifo_ind[3]_i_7/O
                         net (fo=1, routed)           0.705    11.946    minesweeper/fifo_ind[3]_i_7_n_0
    SLICE_X51Y137        LUT6 (Prop_lut6_I0_O)        0.124    12.070 f  minesweeper/fifo_ind[3]_i_5/O
                         net (fo=56, routed)          0.687    12.757    MouseCtl/fifo_y_reg[0]
    SLICE_X48Y137        LUT2 (Prop_lut2_I1_O)        0.124    12.881 r  MouseCtl/state[3]_i_4/O
                         net (fo=5, routed)           0.472    13.353    minesweeper/state_reg[1]_3
    SLICE_X47Y137        LUT6 (Prop_lut6_I1_O)        0.124    13.477 r  minesweeper/state[3]_i_1/O
                         net (fo=4, routed)           0.580    14.057    minesweeper/state[3]_i_1_n_0
    SLICE_X46Y137        FDRE                                         r  minesweeper/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        1.493    13.857    minesweeper/clk_65mhz
    SLICE_X46Y137        FDRE                                         r  minesweeper/state_reg[2]/C
                         clock pessimism              0.488    14.345    
                         clock uncertainty           -0.130    14.215    
    SLICE_X46Y137        FDRE (Setup_fdre_C_CE)      -0.169    14.046    minesweeper/state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.046    
                         arrival time                         -14.057    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.009ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/fifo_x_reg[3]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.884ns  (logic 4.846ns (32.558%)  route 10.038ns (67.442%))
  Logic Levels:           18  (CARRY4=4 LUT2=2 LUT3=2 LUT4=3 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 13.864 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        1.603    -0.937    MouseCtl/clk_65mhz
    SLICE_X59Y131        FDRE                                         r  MouseCtl/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  MouseCtl/ypos_reg[1]/Q
                         net (fo=6, routed)           0.701     0.219    MouseCtl/Q[1]
    SLICE_X58Y131        LUT3 (Prop_lut3_I0_O)        0.124     0.343 r  MouseCtl/fifo_y[2]_i_43/O
                         net (fo=4, routed)           0.587     0.931    MouseCtl/fifo_y[2]_i_43_n_0
    SLICE_X58Y132        LUT5 (Prop_lut5_I0_O)        0.124     1.055 r  MouseCtl/fifo_y[2]_i_24/O
                         net (fo=2, routed)           0.492     1.547    MouseCtl/fifo_y[2]_i_24_n_0
    SLICE_X57Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.073 r  MouseCtl/fifo_y_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.073    MouseCtl/fifo_y_reg[2]_i_5_n_0
    SLICE_X57Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.407 r  MouseCtl/tile_status_reg[1][0][1]_i_6/O[1]
                         net (fo=9, routed)           0.724     3.131    MouseCtl_n_364
    SLICE_X56Y133        LUT2 (Prop_lut2_I0_O)        0.303     3.434 r  fifo_y[2]_i_10/O
                         net (fo=1, routed)           0.000     3.434    fifo_y[2]_i_10_n_0
    SLICE_X56Y133        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     3.978 r  fifo_y_reg[2]_i_3/O[2]
                         net (fo=3, routed)           0.986     4.964    MouseCtl/fifo_y_reg[2]_rep__2[2]
    SLICE_X56Y135        LUT4 (Prop_lut4_I1_O)        0.301     5.265 r  MouseCtl/fifo_y[2]_i_16/O
                         net (fo=1, routed)           0.000     5.265    MouseCtl/fifo_y[2]_i_16_n_0
    SLICE_X56Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.641 r  MouseCtl/fifo_y_reg[2]_i_4/CO[3]
                         net (fo=14, routed)          0.904     6.545    MouseCtl/fifo_y_reg[2]_i_4_n_0
    SLICE_X55Y132        LUT4 (Prop_lut4_I3_O)        0.124     6.669 r  MouseCtl/fifo_y[0]_i_2/O
                         net (fo=183, routed)         0.938     7.607    minesweeper/flag_counter[6]_i_74_0
    SLICE_X56Y139        LUT3 (Prop_lut3_I1_O)        0.116     7.723 f  minesweeper/flag_counter[6]_i_227/O
                         net (fo=1, routed)           0.452     8.175    minesweeper/flag_counter[6]_i_227_n_0
    SLICE_X56Y139        LUT5 (Prop_lut5_I4_O)        0.328     8.503 f  minesweeper/flag_counter[6]_i_180/O
                         net (fo=1, routed)           0.810     9.313    minesweeper/flag_counter[6]_i_180_n_0
    SLICE_X54Y139        LUT5 (Prop_lut5_I2_O)        0.124     9.437 f  minesweeper/flag_counter[6]_i_123/O
                         net (fo=1, routed)           0.793    10.230    minesweeper/flag_counter[6]_i_123_n_0
    SLICE_X52Y141        LUT6 (Prop_lut6_I0_O)        0.124    10.354 r  minesweeper/flag_counter[6]_i_64/O
                         net (fo=1, routed)           0.000    10.354    minesweeper/flag_counter[6]_i_64_n_0
    SLICE_X52Y141        MUXF7 (Prop_muxf7_I1_O)      0.245    10.599 r  minesweeper/flag_counter_reg[6]_i_25/O
                         net (fo=1, routed)           0.000    10.599    MouseCtl/tile_cleared_count[7]_i_4_1
    SLICE_X52Y141        MUXF8 (Prop_muxf8_I0_O)      0.104    10.703 r  MouseCtl/flag_counter_reg[6]_i_9/O
                         net (fo=5, routed)           0.529    11.232    MouseCtl/flag_counter_reg[6]_i_9_n_0
    SLICE_X52Y139        LUT6 (Prop_lut6_I0_O)        0.316    11.548 r  MouseCtl/tile_cleared_count[7]_i_4/O
                         net (fo=232, routed)         0.667    12.215    MouseCtl/mouse_left_edge_reg_1
    SLICE_X44Y139        LUT2 (Prop_lut2_I0_O)        0.124    12.339 r  MouseCtl/tile_cleared_count[7]_i_5/O
                         net (fo=62, routed)          0.836    13.175    MouseCtl/mouse_right_edge_reg_52
    SLICE_X41Y139        LUT4 (Prop_lut4_I1_O)        0.153    13.328 r  MouseCtl/fifo_x[3]_rep_i_1__1/O
                         net (fo=1, routed)           0.619    13.947    minesweeper/fifo_x_reg[3]_rep__1_0
    SLICE_X41Y139        FDRE                                         r  minesweeper/fifo_x_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        1.500    13.864    minesweeper/clk_65mhz
    SLICE_X41Y139        FDRE                                         r  minesweeper/fifo_x_reg[3]_rep__1/C
                         clock pessimism              0.488    14.352    
                         clock uncertainty           -0.130    14.222    
    SLICE_X41Y139        FDRE (Setup_fdre_C_D)       -0.284    13.938    minesweeper/fifo_x_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         13.938    
                         arrival time                         -13.947    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/flag_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.068ns  (logic 5.785ns (38.392%)  route 9.283ns (61.608%))
  Logic Levels:           19  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 13.857 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        1.603    -0.937    MouseCtl/clk_65mhz
    SLICE_X59Y131        FDRE                                         r  MouseCtl/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  MouseCtl/ypos_reg[1]/Q
                         net (fo=6, routed)           0.701     0.219    MouseCtl/Q[1]
    SLICE_X58Y131        LUT3 (Prop_lut3_I0_O)        0.124     0.343 r  MouseCtl/fifo_y[2]_i_43/O
                         net (fo=4, routed)           0.587     0.931    MouseCtl/fifo_y[2]_i_43_n_0
    SLICE_X58Y132        LUT5 (Prop_lut5_I0_O)        0.124     1.055 r  MouseCtl/fifo_y[2]_i_24/O
                         net (fo=2, routed)           0.492     1.547    MouseCtl/fifo_y[2]_i_24_n_0
    SLICE_X57Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.073 r  MouseCtl/fifo_y_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.073    MouseCtl/fifo_y_reg[2]_i_5_n_0
    SLICE_X57Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.407 r  MouseCtl/tile_status_reg[1][0][1]_i_6/O[1]
                         net (fo=9, routed)           0.724     3.131    MouseCtl_n_364
    SLICE_X56Y133        LUT2 (Prop_lut2_I0_O)        0.303     3.434 r  fifo_y[2]_i_10/O
                         net (fo=1, routed)           0.000     3.434    fifo_y[2]_i_10_n_0
    SLICE_X56Y133        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     3.978 r  fifo_y_reg[2]_i_3/O[2]
                         net (fo=3, routed)           0.986     4.964    MouseCtl/fifo_y_reg[2]_rep__2[2]
    SLICE_X56Y135        LUT4 (Prop_lut4_I1_O)        0.301     5.265 r  MouseCtl/fifo_y[2]_i_16/O
                         net (fo=1, routed)           0.000     5.265    MouseCtl/fifo_y[2]_i_16_n_0
    SLICE_X56Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.641 r  MouseCtl/fifo_y_reg[2]_i_4/CO[3]
                         net (fo=14, routed)          0.904     6.545    MouseCtl/fifo_y_reg[2]_i_4_n_0
    SLICE_X55Y132        LUT4 (Prop_lut4_I3_O)        0.124     6.669 r  MouseCtl/fifo_y[0]_i_2/O
                         net (fo=183, routed)         1.411     8.081    minesweeper/flag_counter[6]_i_74_0
    SLICE_X63Y144        LUT3 (Prop_lut3_I1_O)        0.124     8.205 r  minesweeper/flag_counter[6]_i_155/O
                         net (fo=1, routed)           1.039     9.244    minesweeper/flag_counter[6]_i_155_n_0
    SLICE_X53Y142        LUT5 (Prop_lut5_I2_O)        0.124     9.368 r  minesweeper/flag_counter[6]_i_88/O
                         net (fo=1, routed)           0.000     9.368    minesweeper/flag_counter[6]_i_88_n_0
    SLICE_X53Y142        MUXF7 (Prop_muxf7_I1_O)      0.217     9.585 r  minesweeper/flag_counter_reg[6]_i_36/O
                         net (fo=1, routed)           0.479    10.064    minesweeper/flag_counter_reg[6]_i_36_n_0
    SLICE_X52Y140        LUT5 (Prop_lut5_I2_O)        0.299    10.363 r  minesweeper/flag_counter[6]_i_14/O
                         net (fo=1, routed)           0.000    10.363    MouseCtl/tile_cleared_count[7]_i_4_2
    SLICE_X52Y140        MUXF7 (Prop_muxf7_I1_O)      0.217    10.580 r  MouseCtl/flag_counter_reg[6]_i_6/O
                         net (fo=5, routed)           0.747    11.327    MouseCtl/flag_counter_reg[6]_i_6_n_0
    SLICE_X53Y140        LUT6 (Prop_lut6_I1_O)        0.299    11.626 r  MouseCtl/tile_status[0][0][1]_i_7/O
                         net (fo=3, routed)           0.571    12.197    minesweeper/flag_counter_reg[4]_i_2_0
    SLICE_X51Y138        LUT2 (Prop_lut2_I1_O)        0.124    12.321 r  minesweeper/flag_counter[4]_i_7/O
                         net (fo=1, routed)           0.000    12.321    minesweeper/flag_counter[4]_i_7_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.853 r  minesweeper/flag_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.853    minesweeper/flag_counter_reg[4]_i_2_n_0
    SLICE_X51Y139        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.187 r  minesweeper/flag_counter_reg[6]_i_5/O[1]
                         net (fo=1, routed)           0.310    13.497    minesweeper/flag_counter[6]
    SLICE_X50Y140        LUT2 (Prop_lut2_I1_O)        0.303    13.800 r  minesweeper/flag_counter[6]_i_2/O
                         net (fo=1, routed)           0.331    14.131    minesweeper/flag_counter[6]_i_2_n_0
    SLICE_X50Y140        FDRE                                         r  minesweeper/flag_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        1.493    13.857    minesweeper/clk_65mhz
    SLICE_X50Y140        FDRE                                         r  minesweeper/flag_counter_reg[6]/C
                         clock pessimism              0.488    14.345    
                         clock uncertainty           -0.130    14.215    
    SLICE_X50Y140        FDRE (Setup_fdre_C_D)       -0.028    14.187    minesweeper/flag_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.187    
                         arrival time                         -14.131    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/fifo_ind_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.591ns  (logic 3.956ns (27.113%)  route 10.635ns (72.887%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 13.865 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        1.603    -0.937    MouseCtl/clk_65mhz
    SLICE_X59Y131        FDRE                                         r  MouseCtl/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  MouseCtl/ypos_reg[1]/Q
                         net (fo=6, routed)           0.701     0.219    MouseCtl/Q[1]
    SLICE_X58Y131        LUT3 (Prop_lut3_I0_O)        0.124     0.343 r  MouseCtl/fifo_y[2]_i_43/O
                         net (fo=4, routed)           0.587     0.931    MouseCtl/fifo_y[2]_i_43_n_0
    SLICE_X58Y132        LUT5 (Prop_lut5_I0_O)        0.124     1.055 r  MouseCtl/fifo_y[2]_i_24/O
                         net (fo=2, routed)           0.492     1.547    MouseCtl/fifo_y[2]_i_24_n_0
    SLICE_X57Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.073 r  MouseCtl/fifo_y_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.073    MouseCtl/fifo_y_reg[2]_i_5_n_0
    SLICE_X57Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.407 r  MouseCtl/tile_status_reg[1][0][1]_i_6/O[1]
                         net (fo=9, routed)           0.724     3.131    MouseCtl_n_364
    SLICE_X56Y133        LUT2 (Prop_lut2_I0_O)        0.303     3.434 r  fifo_y[2]_i_10/O
                         net (fo=1, routed)           0.000     3.434    fifo_y[2]_i_10_n_0
    SLICE_X56Y133        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     3.978 r  fifo_y_reg[2]_i_3/O[2]
                         net (fo=3, routed)           0.986     4.964    MouseCtl/fifo_y_reg[2]_rep__2[2]
    SLICE_X56Y135        LUT4 (Prop_lut4_I1_O)        0.301     5.265 r  MouseCtl/fifo_y[2]_i_16/O
                         net (fo=1, routed)           0.000     5.265    MouseCtl/fifo_y[2]_i_16_n_0
    SLICE_X56Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.641 r  MouseCtl/fifo_y_reg[2]_i_4/CO[3]
                         net (fo=14, routed)          0.904     6.545    MouseCtl/fifo_y_reg[2]_i_4_n_0
    SLICE_X55Y132        LUT4 (Prop_lut4_I3_O)        0.124     6.669 r  MouseCtl/fifo_y[0]_i_2/O
                         net (fo=183, routed)         1.355     8.024    minesweeper/flag_counter[6]_i_74_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I4_O)        0.124     8.148 r  minesweeper/fifo_ind[3]_i_54/O
                         net (fo=1, routed)           0.960     9.108    minesweeper/fifo_ind[3]_i_54_n_0
    SLICE_X60Y138        LUT6 (Prop_lut6_I2_O)        0.124     9.232 f  minesweeper/fifo_ind[3]_i_21/O
                         net (fo=1, routed)           0.773    10.005    minesweeper/fifo_ind[3]_i_21_n_0
    SLICE_X58Y137        LUT5 (Prop_lut5_I0_O)        0.124    10.129 f  minesweeper/fifo_ind[3]_i_10/O
                         net (fo=1, routed)           0.987    11.116    minesweeper/fifo_ind[3]_i_10_n_0
    SLICE_X53Y137        LUT6 (Prop_lut6_I0_O)        0.124    11.240 f  minesweeper/fifo_ind[3]_i_7/O
                         net (fo=1, routed)           0.705    11.946    minesweeper/fifo_ind[3]_i_7_n_0
    SLICE_X51Y137        LUT6 (Prop_lut6_I0_O)        0.124    12.070 f  minesweeper/fifo_ind[3]_i_5/O
                         net (fo=56, routed)          1.068    13.138    minesweeper/fifo_ind_reg[3]_i_9_0
    SLICE_X37Y139        LUT4 (Prop_lut4_I3_O)        0.124    13.262 r  minesweeper/fifo_ind[3]_i_1/O
                         net (fo=5, routed)           0.392    13.654    minesweeper/fifo_ind[3]_i_1_n_0
    SLICE_X36Y139        FDRE                                         r  minesweeper/fifo_ind_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        1.501    13.865    minesweeper/clk_65mhz
    SLICE_X36Y139        FDRE                                         r  minesweeper/fifo_ind_reg[0]/C
                         clock pessimism              0.488    14.353    
                         clock uncertainty           -0.130    14.223    
    SLICE_X36Y139        FDRE (Setup_fdre_C_R)       -0.429    13.794    minesweeper/fifo_ind_reg[0]
  -------------------------------------------------------------------
                         required time                         13.794    
                         arrival time                         -13.654    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/fifo_ind_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.591ns  (logic 3.956ns (27.113%)  route 10.635ns (72.887%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 13.865 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        1.603    -0.937    MouseCtl/clk_65mhz
    SLICE_X59Y131        FDRE                                         r  MouseCtl/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  MouseCtl/ypos_reg[1]/Q
                         net (fo=6, routed)           0.701     0.219    MouseCtl/Q[1]
    SLICE_X58Y131        LUT3 (Prop_lut3_I0_O)        0.124     0.343 r  MouseCtl/fifo_y[2]_i_43/O
                         net (fo=4, routed)           0.587     0.931    MouseCtl/fifo_y[2]_i_43_n_0
    SLICE_X58Y132        LUT5 (Prop_lut5_I0_O)        0.124     1.055 r  MouseCtl/fifo_y[2]_i_24/O
                         net (fo=2, routed)           0.492     1.547    MouseCtl/fifo_y[2]_i_24_n_0
    SLICE_X57Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.073 r  MouseCtl/fifo_y_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.073    MouseCtl/fifo_y_reg[2]_i_5_n_0
    SLICE_X57Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.407 r  MouseCtl/tile_status_reg[1][0][1]_i_6/O[1]
                         net (fo=9, routed)           0.724     3.131    MouseCtl_n_364
    SLICE_X56Y133        LUT2 (Prop_lut2_I0_O)        0.303     3.434 r  fifo_y[2]_i_10/O
                         net (fo=1, routed)           0.000     3.434    fifo_y[2]_i_10_n_0
    SLICE_X56Y133        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     3.978 r  fifo_y_reg[2]_i_3/O[2]
                         net (fo=3, routed)           0.986     4.964    MouseCtl/fifo_y_reg[2]_rep__2[2]
    SLICE_X56Y135        LUT4 (Prop_lut4_I1_O)        0.301     5.265 r  MouseCtl/fifo_y[2]_i_16/O
                         net (fo=1, routed)           0.000     5.265    MouseCtl/fifo_y[2]_i_16_n_0
    SLICE_X56Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.641 r  MouseCtl/fifo_y_reg[2]_i_4/CO[3]
                         net (fo=14, routed)          0.904     6.545    MouseCtl/fifo_y_reg[2]_i_4_n_0
    SLICE_X55Y132        LUT4 (Prop_lut4_I3_O)        0.124     6.669 r  MouseCtl/fifo_y[0]_i_2/O
                         net (fo=183, routed)         1.355     8.024    minesweeper/flag_counter[6]_i_74_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I4_O)        0.124     8.148 r  minesweeper/fifo_ind[3]_i_54/O
                         net (fo=1, routed)           0.960     9.108    minesweeper/fifo_ind[3]_i_54_n_0
    SLICE_X60Y138        LUT6 (Prop_lut6_I2_O)        0.124     9.232 f  minesweeper/fifo_ind[3]_i_21/O
                         net (fo=1, routed)           0.773    10.005    minesweeper/fifo_ind[3]_i_21_n_0
    SLICE_X58Y137        LUT5 (Prop_lut5_I0_O)        0.124    10.129 f  minesweeper/fifo_ind[3]_i_10/O
                         net (fo=1, routed)           0.987    11.116    minesweeper/fifo_ind[3]_i_10_n_0
    SLICE_X53Y137        LUT6 (Prop_lut6_I0_O)        0.124    11.240 f  minesweeper/fifo_ind[3]_i_7/O
                         net (fo=1, routed)           0.705    11.946    minesweeper/fifo_ind[3]_i_7_n_0
    SLICE_X51Y137        LUT6 (Prop_lut6_I0_O)        0.124    12.070 f  minesweeper/fifo_ind[3]_i_5/O
                         net (fo=56, routed)          1.068    13.138    minesweeper/fifo_ind_reg[3]_i_9_0
    SLICE_X37Y139        LUT4 (Prop_lut4_I3_O)        0.124    13.262 r  minesweeper/fifo_ind[3]_i_1/O
                         net (fo=5, routed)           0.392    13.654    minesweeper/fifo_ind[3]_i_1_n_0
    SLICE_X36Y139        FDRE                                         r  minesweeper/fifo_ind_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        1.501    13.865    minesweeper/clk_65mhz
    SLICE_X36Y139        FDRE                                         r  minesweeper/fifo_ind_reg[1]/C
                         clock pessimism              0.488    14.353    
                         clock uncertainty           -0.130    14.223    
    SLICE_X36Y139        FDRE (Setup_fdre_C_R)       -0.429    13.794    minesweeper/fifo_ind_reg[1]
  -------------------------------------------------------------------
                         required time                         13.794    
                         arrival time                         -13.654    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/fifo_ind_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.591ns  (logic 3.956ns (27.113%)  route 10.635ns (72.887%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 13.865 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        1.603    -0.937    MouseCtl/clk_65mhz
    SLICE_X59Y131        FDRE                                         r  MouseCtl/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  MouseCtl/ypos_reg[1]/Q
                         net (fo=6, routed)           0.701     0.219    MouseCtl/Q[1]
    SLICE_X58Y131        LUT3 (Prop_lut3_I0_O)        0.124     0.343 r  MouseCtl/fifo_y[2]_i_43/O
                         net (fo=4, routed)           0.587     0.931    MouseCtl/fifo_y[2]_i_43_n_0
    SLICE_X58Y132        LUT5 (Prop_lut5_I0_O)        0.124     1.055 r  MouseCtl/fifo_y[2]_i_24/O
                         net (fo=2, routed)           0.492     1.547    MouseCtl/fifo_y[2]_i_24_n_0
    SLICE_X57Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.073 r  MouseCtl/fifo_y_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.073    MouseCtl/fifo_y_reg[2]_i_5_n_0
    SLICE_X57Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.407 r  MouseCtl/tile_status_reg[1][0][1]_i_6/O[1]
                         net (fo=9, routed)           0.724     3.131    MouseCtl_n_364
    SLICE_X56Y133        LUT2 (Prop_lut2_I0_O)        0.303     3.434 r  fifo_y[2]_i_10/O
                         net (fo=1, routed)           0.000     3.434    fifo_y[2]_i_10_n_0
    SLICE_X56Y133        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     3.978 r  fifo_y_reg[2]_i_3/O[2]
                         net (fo=3, routed)           0.986     4.964    MouseCtl/fifo_y_reg[2]_rep__2[2]
    SLICE_X56Y135        LUT4 (Prop_lut4_I1_O)        0.301     5.265 r  MouseCtl/fifo_y[2]_i_16/O
                         net (fo=1, routed)           0.000     5.265    MouseCtl/fifo_y[2]_i_16_n_0
    SLICE_X56Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.641 r  MouseCtl/fifo_y_reg[2]_i_4/CO[3]
                         net (fo=14, routed)          0.904     6.545    MouseCtl/fifo_y_reg[2]_i_4_n_0
    SLICE_X55Y132        LUT4 (Prop_lut4_I3_O)        0.124     6.669 r  MouseCtl/fifo_y[0]_i_2/O
                         net (fo=183, routed)         1.355     8.024    minesweeper/flag_counter[6]_i_74_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I4_O)        0.124     8.148 r  minesweeper/fifo_ind[3]_i_54/O
                         net (fo=1, routed)           0.960     9.108    minesweeper/fifo_ind[3]_i_54_n_0
    SLICE_X60Y138        LUT6 (Prop_lut6_I2_O)        0.124     9.232 f  minesweeper/fifo_ind[3]_i_21/O
                         net (fo=1, routed)           0.773    10.005    minesweeper/fifo_ind[3]_i_21_n_0
    SLICE_X58Y137        LUT5 (Prop_lut5_I0_O)        0.124    10.129 f  minesweeper/fifo_ind[3]_i_10/O
                         net (fo=1, routed)           0.987    11.116    minesweeper/fifo_ind[3]_i_10_n_0
    SLICE_X53Y137        LUT6 (Prop_lut6_I0_O)        0.124    11.240 f  minesweeper/fifo_ind[3]_i_7/O
                         net (fo=1, routed)           0.705    11.946    minesweeper/fifo_ind[3]_i_7_n_0
    SLICE_X51Y137        LUT6 (Prop_lut6_I0_O)        0.124    12.070 f  minesweeper/fifo_ind[3]_i_5/O
                         net (fo=56, routed)          1.068    13.138    minesweeper/fifo_ind_reg[3]_i_9_0
    SLICE_X37Y139        LUT4 (Prop_lut4_I3_O)        0.124    13.262 r  minesweeper/fifo_ind[3]_i_1/O
                         net (fo=5, routed)           0.392    13.654    minesweeper/fifo_ind[3]_i_1_n_0
    SLICE_X36Y139        FDRE                                         r  minesweeper/fifo_ind_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        1.501    13.865    minesweeper/clk_65mhz
    SLICE_X36Y139        FDRE                                         r  minesweeper/fifo_ind_reg[1]_rep/C
                         clock pessimism              0.488    14.353    
                         clock uncertainty           -0.130    14.223    
    SLICE_X36Y139        FDRE (Setup_fdre_C_R)       -0.429    13.794    minesweeper/fifo_ind_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         13.794    
                         arrival time                         -13.654    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/fifo_ind_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.591ns  (logic 3.956ns (27.113%)  route 10.635ns (72.887%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 13.865 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        1.603    -0.937    MouseCtl/clk_65mhz
    SLICE_X59Y131        FDRE                                         r  MouseCtl/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  MouseCtl/ypos_reg[1]/Q
                         net (fo=6, routed)           0.701     0.219    MouseCtl/Q[1]
    SLICE_X58Y131        LUT3 (Prop_lut3_I0_O)        0.124     0.343 r  MouseCtl/fifo_y[2]_i_43/O
                         net (fo=4, routed)           0.587     0.931    MouseCtl/fifo_y[2]_i_43_n_0
    SLICE_X58Y132        LUT5 (Prop_lut5_I0_O)        0.124     1.055 r  MouseCtl/fifo_y[2]_i_24/O
                         net (fo=2, routed)           0.492     1.547    MouseCtl/fifo_y[2]_i_24_n_0
    SLICE_X57Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.073 r  MouseCtl/fifo_y_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.073    MouseCtl/fifo_y_reg[2]_i_5_n_0
    SLICE_X57Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.407 r  MouseCtl/tile_status_reg[1][0][1]_i_6/O[1]
                         net (fo=9, routed)           0.724     3.131    MouseCtl_n_364
    SLICE_X56Y133        LUT2 (Prop_lut2_I0_O)        0.303     3.434 r  fifo_y[2]_i_10/O
                         net (fo=1, routed)           0.000     3.434    fifo_y[2]_i_10_n_0
    SLICE_X56Y133        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     3.978 r  fifo_y_reg[2]_i_3/O[2]
                         net (fo=3, routed)           0.986     4.964    MouseCtl/fifo_y_reg[2]_rep__2[2]
    SLICE_X56Y135        LUT4 (Prop_lut4_I1_O)        0.301     5.265 r  MouseCtl/fifo_y[2]_i_16/O
                         net (fo=1, routed)           0.000     5.265    MouseCtl/fifo_y[2]_i_16_n_0
    SLICE_X56Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.641 r  MouseCtl/fifo_y_reg[2]_i_4/CO[3]
                         net (fo=14, routed)          0.904     6.545    MouseCtl/fifo_y_reg[2]_i_4_n_0
    SLICE_X55Y132        LUT4 (Prop_lut4_I3_O)        0.124     6.669 r  MouseCtl/fifo_y[0]_i_2/O
                         net (fo=183, routed)         1.355     8.024    minesweeper/flag_counter[6]_i_74_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I4_O)        0.124     8.148 r  minesweeper/fifo_ind[3]_i_54/O
                         net (fo=1, routed)           0.960     9.108    minesweeper/fifo_ind[3]_i_54_n_0
    SLICE_X60Y138        LUT6 (Prop_lut6_I2_O)        0.124     9.232 f  minesweeper/fifo_ind[3]_i_21/O
                         net (fo=1, routed)           0.773    10.005    minesweeper/fifo_ind[3]_i_21_n_0
    SLICE_X58Y137        LUT5 (Prop_lut5_I0_O)        0.124    10.129 f  minesweeper/fifo_ind[3]_i_10/O
                         net (fo=1, routed)           0.987    11.116    minesweeper/fifo_ind[3]_i_10_n_0
    SLICE_X53Y137        LUT6 (Prop_lut6_I0_O)        0.124    11.240 f  minesweeper/fifo_ind[3]_i_7/O
                         net (fo=1, routed)           0.705    11.946    minesweeper/fifo_ind[3]_i_7_n_0
    SLICE_X51Y137        LUT6 (Prop_lut6_I0_O)        0.124    12.070 f  minesweeper/fifo_ind[3]_i_5/O
                         net (fo=56, routed)          1.068    13.138    minesweeper/fifo_ind_reg[3]_i_9_0
    SLICE_X37Y139        LUT4 (Prop_lut4_I3_O)        0.124    13.262 r  minesweeper/fifo_ind[3]_i_1/O
                         net (fo=5, routed)           0.392    13.654    minesweeper/fifo_ind[3]_i_1_n_0
    SLICE_X36Y139        FDRE                                         r  minesweeper/fifo_ind_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        1.501    13.865    minesweeper/clk_65mhz
    SLICE_X36Y139        FDRE                                         r  minesweeper/fifo_ind_reg[2]/C
                         clock pessimism              0.488    14.353    
                         clock uncertainty           -0.130    14.223    
    SLICE_X36Y139        FDRE (Setup_fdre_C_R)       -0.429    13.794    minesweeper/fifo_ind_reg[2]
  -------------------------------------------------------------------
                         required time                         13.794    
                         arrival time                         -13.654    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/fifo_ind_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.591ns  (logic 3.956ns (27.113%)  route 10.635ns (72.887%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 13.865 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        1.603    -0.937    MouseCtl/clk_65mhz
    SLICE_X59Y131        FDRE                                         r  MouseCtl/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  MouseCtl/ypos_reg[1]/Q
                         net (fo=6, routed)           0.701     0.219    MouseCtl/Q[1]
    SLICE_X58Y131        LUT3 (Prop_lut3_I0_O)        0.124     0.343 r  MouseCtl/fifo_y[2]_i_43/O
                         net (fo=4, routed)           0.587     0.931    MouseCtl/fifo_y[2]_i_43_n_0
    SLICE_X58Y132        LUT5 (Prop_lut5_I0_O)        0.124     1.055 r  MouseCtl/fifo_y[2]_i_24/O
                         net (fo=2, routed)           0.492     1.547    MouseCtl/fifo_y[2]_i_24_n_0
    SLICE_X57Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.073 r  MouseCtl/fifo_y_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.073    MouseCtl/fifo_y_reg[2]_i_5_n_0
    SLICE_X57Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.407 r  MouseCtl/tile_status_reg[1][0][1]_i_6/O[1]
                         net (fo=9, routed)           0.724     3.131    MouseCtl_n_364
    SLICE_X56Y133        LUT2 (Prop_lut2_I0_O)        0.303     3.434 r  fifo_y[2]_i_10/O
                         net (fo=1, routed)           0.000     3.434    fifo_y[2]_i_10_n_0
    SLICE_X56Y133        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     3.978 r  fifo_y_reg[2]_i_3/O[2]
                         net (fo=3, routed)           0.986     4.964    MouseCtl/fifo_y_reg[2]_rep__2[2]
    SLICE_X56Y135        LUT4 (Prop_lut4_I1_O)        0.301     5.265 r  MouseCtl/fifo_y[2]_i_16/O
                         net (fo=1, routed)           0.000     5.265    MouseCtl/fifo_y[2]_i_16_n_0
    SLICE_X56Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.641 r  MouseCtl/fifo_y_reg[2]_i_4/CO[3]
                         net (fo=14, routed)          0.904     6.545    MouseCtl/fifo_y_reg[2]_i_4_n_0
    SLICE_X55Y132        LUT4 (Prop_lut4_I3_O)        0.124     6.669 r  MouseCtl/fifo_y[0]_i_2/O
                         net (fo=183, routed)         1.355     8.024    minesweeper/flag_counter[6]_i_74_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I4_O)        0.124     8.148 r  minesweeper/fifo_ind[3]_i_54/O
                         net (fo=1, routed)           0.960     9.108    minesweeper/fifo_ind[3]_i_54_n_0
    SLICE_X60Y138        LUT6 (Prop_lut6_I2_O)        0.124     9.232 f  minesweeper/fifo_ind[3]_i_21/O
                         net (fo=1, routed)           0.773    10.005    minesweeper/fifo_ind[3]_i_21_n_0
    SLICE_X58Y137        LUT5 (Prop_lut5_I0_O)        0.124    10.129 f  minesweeper/fifo_ind[3]_i_10/O
                         net (fo=1, routed)           0.987    11.116    minesweeper/fifo_ind[3]_i_10_n_0
    SLICE_X53Y137        LUT6 (Prop_lut6_I0_O)        0.124    11.240 f  minesweeper/fifo_ind[3]_i_7/O
                         net (fo=1, routed)           0.705    11.946    minesweeper/fifo_ind[3]_i_7_n_0
    SLICE_X51Y137        LUT6 (Prop_lut6_I0_O)        0.124    12.070 f  minesweeper/fifo_ind[3]_i_5/O
                         net (fo=56, routed)          1.068    13.138    minesweeper/fifo_ind_reg[3]_i_9_0
    SLICE_X37Y139        LUT4 (Prop_lut4_I3_O)        0.124    13.262 r  minesweeper/fifo_ind[3]_i_1/O
                         net (fo=5, routed)           0.392    13.654    minesweeper/fifo_ind[3]_i_1_n_0
    SLICE_X36Y139        FDRE                                         r  minesweeper/fifo_ind_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        1.501    13.865    minesweeper/clk_65mhz
    SLICE_X36Y139        FDRE                                         r  minesweeper/fifo_ind_reg[3]/C
                         clock pessimism              0.488    14.353    
                         clock uncertainty           -0.130    14.223    
    SLICE_X36Y139        FDRE (Setup_fdre_C_R)       -0.429    13.794    minesweeper/fifo_ind_reg[3]
  -------------------------------------------------------------------
                         required time                         13.794    
                         arrival time                         -13.654    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.804ns  (logic 4.080ns (27.559%)  route 10.724ns (72.441%))
  Logic Levels:           16  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 13.857 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        1.603    -0.937    MouseCtl/clk_65mhz
    SLICE_X59Y131        FDRE                                         r  MouseCtl/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  MouseCtl/ypos_reg[1]/Q
                         net (fo=6, routed)           0.701     0.219    MouseCtl/Q[1]
    SLICE_X58Y131        LUT3 (Prop_lut3_I0_O)        0.124     0.343 r  MouseCtl/fifo_y[2]_i_43/O
                         net (fo=4, routed)           0.587     0.931    MouseCtl/fifo_y[2]_i_43_n_0
    SLICE_X58Y132        LUT5 (Prop_lut5_I0_O)        0.124     1.055 r  MouseCtl/fifo_y[2]_i_24/O
                         net (fo=2, routed)           0.492     1.547    MouseCtl/fifo_y[2]_i_24_n_0
    SLICE_X57Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.073 r  MouseCtl/fifo_y_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.073    MouseCtl/fifo_y_reg[2]_i_5_n_0
    SLICE_X57Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.407 r  MouseCtl/tile_status_reg[1][0][1]_i_6/O[1]
                         net (fo=9, routed)           0.724     3.131    MouseCtl_n_364
    SLICE_X56Y133        LUT2 (Prop_lut2_I0_O)        0.303     3.434 r  fifo_y[2]_i_10/O
                         net (fo=1, routed)           0.000     3.434    fifo_y[2]_i_10_n_0
    SLICE_X56Y133        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     3.978 r  fifo_y_reg[2]_i_3/O[2]
                         net (fo=3, routed)           0.986     4.964    MouseCtl/fifo_y_reg[2]_rep__2[2]
    SLICE_X56Y135        LUT4 (Prop_lut4_I1_O)        0.301     5.265 r  MouseCtl/fifo_y[2]_i_16/O
                         net (fo=1, routed)           0.000     5.265    MouseCtl/fifo_y[2]_i_16_n_0
    SLICE_X56Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.641 r  MouseCtl/fifo_y_reg[2]_i_4/CO[3]
                         net (fo=14, routed)          0.904     6.545    MouseCtl/fifo_y_reg[2]_i_4_n_0
    SLICE_X55Y132        LUT4 (Prop_lut4_I3_O)        0.124     6.669 r  MouseCtl/fifo_y[0]_i_2/O
                         net (fo=183, routed)         1.355     8.024    minesweeper/flag_counter[6]_i_74_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I4_O)        0.124     8.148 r  minesweeper/fifo_ind[3]_i_54/O
                         net (fo=1, routed)           0.960     9.108    minesweeper/fifo_ind[3]_i_54_n_0
    SLICE_X60Y138        LUT6 (Prop_lut6_I2_O)        0.124     9.232 f  minesweeper/fifo_ind[3]_i_21/O
                         net (fo=1, routed)           0.773    10.005    minesweeper/fifo_ind[3]_i_21_n_0
    SLICE_X58Y137        LUT5 (Prop_lut5_I0_O)        0.124    10.129 f  minesweeper/fifo_ind[3]_i_10/O
                         net (fo=1, routed)           0.987    11.116    minesweeper/fifo_ind[3]_i_10_n_0
    SLICE_X53Y137        LUT6 (Prop_lut6_I0_O)        0.124    11.240 f  minesweeper/fifo_ind[3]_i_7/O
                         net (fo=1, routed)           0.705    11.946    minesweeper/fifo_ind[3]_i_7_n_0
    SLICE_X51Y137        LUT6 (Prop_lut6_I0_O)        0.124    12.070 f  minesweeper/fifo_ind[3]_i_5/O
                         net (fo=56, routed)          0.687    12.757    MouseCtl/fifo_y_reg[0]
    SLICE_X48Y137        LUT2 (Prop_lut2_I1_O)        0.124    12.881 r  MouseCtl/state[3]_i_4/O
                         net (fo=5, routed)           0.472    13.353    minesweeper/state_reg[1]_3
    SLICE_X47Y137        LUT6 (Prop_lut6_I1_O)        0.124    13.477 r  minesweeper/state[3]_i_1/O
                         net (fo=4, routed)           0.390    13.867    minesweeper/state[3]_i_1_n_0
    SLICE_X47Y137        FDRE                                         r  minesweeper/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        1.493    13.857    minesweeper/clk_65mhz
    SLICE_X47Y137        FDRE                                         r  minesweeper/state_reg[0]/C
                         clock pessimism              0.488    14.345    
                         clock uncertainty           -0.130    14.215    
    SLICE_X47Y137        FDRE (Setup_fdre_C_CE)      -0.205    14.010    minesweeper/state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.010    
                         arrival time                         -13.867    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.804ns  (logic 4.080ns (27.559%)  route 10.724ns (72.441%))
  Logic Levels:           16  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 13.857 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        1.603    -0.937    MouseCtl/clk_65mhz
    SLICE_X59Y131        FDRE                                         r  MouseCtl/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  MouseCtl/ypos_reg[1]/Q
                         net (fo=6, routed)           0.701     0.219    MouseCtl/Q[1]
    SLICE_X58Y131        LUT3 (Prop_lut3_I0_O)        0.124     0.343 r  MouseCtl/fifo_y[2]_i_43/O
                         net (fo=4, routed)           0.587     0.931    MouseCtl/fifo_y[2]_i_43_n_0
    SLICE_X58Y132        LUT5 (Prop_lut5_I0_O)        0.124     1.055 r  MouseCtl/fifo_y[2]_i_24/O
                         net (fo=2, routed)           0.492     1.547    MouseCtl/fifo_y[2]_i_24_n_0
    SLICE_X57Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.073 r  MouseCtl/fifo_y_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.073    MouseCtl/fifo_y_reg[2]_i_5_n_0
    SLICE_X57Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.407 r  MouseCtl/tile_status_reg[1][0][1]_i_6/O[1]
                         net (fo=9, routed)           0.724     3.131    MouseCtl_n_364
    SLICE_X56Y133        LUT2 (Prop_lut2_I0_O)        0.303     3.434 r  fifo_y[2]_i_10/O
                         net (fo=1, routed)           0.000     3.434    fifo_y[2]_i_10_n_0
    SLICE_X56Y133        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     3.978 r  fifo_y_reg[2]_i_3/O[2]
                         net (fo=3, routed)           0.986     4.964    MouseCtl/fifo_y_reg[2]_rep__2[2]
    SLICE_X56Y135        LUT4 (Prop_lut4_I1_O)        0.301     5.265 r  MouseCtl/fifo_y[2]_i_16/O
                         net (fo=1, routed)           0.000     5.265    MouseCtl/fifo_y[2]_i_16_n_0
    SLICE_X56Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.641 r  MouseCtl/fifo_y_reg[2]_i_4/CO[3]
                         net (fo=14, routed)          0.904     6.545    MouseCtl/fifo_y_reg[2]_i_4_n_0
    SLICE_X55Y132        LUT4 (Prop_lut4_I3_O)        0.124     6.669 r  MouseCtl/fifo_y[0]_i_2/O
                         net (fo=183, routed)         1.355     8.024    minesweeper/flag_counter[6]_i_74_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I4_O)        0.124     8.148 r  minesweeper/fifo_ind[3]_i_54/O
                         net (fo=1, routed)           0.960     9.108    minesweeper/fifo_ind[3]_i_54_n_0
    SLICE_X60Y138        LUT6 (Prop_lut6_I2_O)        0.124     9.232 f  minesweeper/fifo_ind[3]_i_21/O
                         net (fo=1, routed)           0.773    10.005    minesweeper/fifo_ind[3]_i_21_n_0
    SLICE_X58Y137        LUT5 (Prop_lut5_I0_O)        0.124    10.129 f  minesweeper/fifo_ind[3]_i_10/O
                         net (fo=1, routed)           0.987    11.116    minesweeper/fifo_ind[3]_i_10_n_0
    SLICE_X53Y137        LUT6 (Prop_lut6_I0_O)        0.124    11.240 f  minesweeper/fifo_ind[3]_i_7/O
                         net (fo=1, routed)           0.705    11.946    minesweeper/fifo_ind[3]_i_7_n_0
    SLICE_X51Y137        LUT6 (Prop_lut6_I0_O)        0.124    12.070 f  minesweeper/fifo_ind[3]_i_5/O
                         net (fo=56, routed)          0.687    12.757    MouseCtl/fifo_y_reg[0]
    SLICE_X48Y137        LUT2 (Prop_lut2_I1_O)        0.124    12.881 r  MouseCtl/state[3]_i_4/O
                         net (fo=5, routed)           0.472    13.353    minesweeper/state_reg[1]_3
    SLICE_X47Y137        LUT6 (Prop_lut6_I1_O)        0.124    13.477 r  minesweeper/state[3]_i_1/O
                         net (fo=4, routed)           0.390    13.867    minesweeper/state[3]_i_1_n_0
    SLICE_X47Y137        FDRE                                         r  minesweeper/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        1.493    13.857    minesweeper/clk_65mhz
    SLICE_X47Y137        FDRE                                         r  minesweeper/state_reg[1]/C
                         clock pessimism              0.488    14.345    
                         clock uncertainty           -0.130    14.215    
    SLICE_X47Y137        FDRE (Setup_fdre_C_CE)      -0.205    14.010    minesweeper/state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.010    
                         arrival time                         -13.867    
  -------------------------------------------------------------------
                         slack                                  0.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/fd_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.204ns (35.495%)  route 0.371ns (64.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        0.605    -0.559    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204    -0.355 r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=6, routed)           0.371     0.016    minesweeper/td/fd_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y40         RAMB18E1                                     r  minesweeper/td/fd_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        0.876    -0.797    minesweeper/td/fd_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y40         RAMB18E1                                     r  minesweeper/td/fd_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.509    -0.288    
    RAMB18_X1Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.105    minesweeper/td/fd_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/fd_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.204ns (35.495%)  route 0.371ns (64.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        0.605    -0.559    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204    -0.355 r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=6, routed)           0.371     0.016    minesweeper/td/fd_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y41         RAMB18E1                                     r  minesweeper/td/fd_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        0.876    -0.797    minesweeper/td/fd_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y41         RAMB18E1                                     r  minesweeper/td/fd_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.509    -0.288    
    RAMB18_X1Y41         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.105    minesweeper/td/fd_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/fd_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.204ns (35.399%)  route 0.372ns (64.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        0.605    -0.559    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204    -0.355 r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=6, routed)           0.372     0.017    minesweeper/td/fd_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y40         RAMB18E1                                     r  minesweeper/td/fd_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        0.875    -0.798    minesweeper/td/fd_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y40         RAMB18E1                                     r  minesweeper/td/fd_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.509    -0.289    
    RAMB18_X1Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.106    minesweeper/td/fd_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/fd_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.204ns (35.399%)  route 0.372ns (64.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        0.605    -0.559    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204    -0.355 r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=6, routed)           0.372     0.017    minesweeper/td/fd_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y41         RAMB18E1                                     r  minesweeper/td/fd_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        0.875    -0.798    minesweeper/td/fd_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y41         RAMB18E1                                     r  minesweeper/td/fd_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.509    -0.289    
    RAMB18_X1Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.106    minesweeper/td/fd_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/vsync_reg[0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.362%)  route 0.134ns (48.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        0.560    -0.604    xvga1/clk_65mhz
    SLICE_X48Y103        FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  xvga1/vsync_out_reg/Q
                         net (fo=2, routed)           0.134    -0.330    mouse_renderer/vsync
    SLICE_X50Y103        SRL16E                                       r  mouse_renderer/vsync_reg[0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        0.829    -0.844    mouse_renderer/clk_65mhz
    SLICE_X50Y103        SRL16E                                       r  mouse_renderer/vsync_reg[0]_srl8/CLK
                         clock pessimism              0.275    -0.569    
    SLICE_X50Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.460    mouse_renderer/vsync_reg[0]_srl8
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/fd_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.204ns (34.447%)  route 0.388ns (65.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        0.605    -0.559    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.204    -0.355 r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=6, routed)           0.388     0.033    minesweeper/td/fd_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y40         RAMB18E1                                     r  minesweeper/td/fd_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        0.875    -0.798    minesweeper/td/fd_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y40         RAMB18E1                                     r  minesweeper/td/fd_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.509    -0.289    
    RAMB18_X1Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.106    minesweeper/td/fd_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/fd_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.204ns (34.447%)  route 0.388ns (65.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        0.605    -0.559    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.204    -0.355 r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=6, routed)           0.388     0.033    minesweeper/td/fd_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y41         RAMB18E1                                     r  minesweeper/td/fd_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        0.875    -0.798    minesweeper/td/fd_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y41         RAMB18E1                                     r  minesweeper/td/fd_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.509    -0.289    
    RAMB18_X1Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.106    minesweeper/td/fd_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/fd_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.204ns (34.363%)  route 0.390ns (65.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        0.605    -0.559    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204    -0.355 r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=6, routed)           0.390     0.035    minesweeper/td/fd_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y40         RAMB18E1                                     r  minesweeper/td/fd_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        0.875    -0.798    minesweeper/td/fd_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y40         RAMB18E1                                     r  minesweeper/td/fd_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.509    -0.289    
    RAMB18_X1Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.106    minesweeper/td/fd_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/fd_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.204ns (34.363%)  route 0.390ns (65.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        0.605    -0.559    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204    -0.355 r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=6, routed)           0.390     0.035    minesweeper/td/fd_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y41         RAMB18E1                                     r  minesweeper/td/fd_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        0.875    -0.798    minesweeper/td/fd_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y41         RAMB18E1                                     r  minesweeper/td/fd_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.509    -0.289    
    RAMB18_X1Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.106    minesweeper/td/fd_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.838%)  route 0.242ns (63.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        0.567    -0.597    minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y111         FDRE                                         r  minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=4, routed)           0.242    -0.214    minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[0]
    RAMB18_X0Y46         RAMB18E1                                     r  minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2405, routed)        0.875    -0.798    minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y46         RAMB18E1                                     r  minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.544    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.361    minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         15.385      12.441     RAMB18_X0Y46     minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         15.385      12.441     RAMB18_X0Y46     minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y39     minesweeper/td/eight_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y39     minesweeper/td/eight_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y47     minesweeper/td/flag_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y47     minesweeper/td/flag_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y49     minesweeper/td/one_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y49     minesweeper/td/one_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y44     minesweeper/td/three_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y44     minesweeper/td/three_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y109    minesweeper/hcount_reg[1][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y111    minesweeper/hcount_reg[1][10]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y109    minesweeper/hcount_reg[1][1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y109    minesweeper/hcount_reg[1][2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y109    minesweeper/hcount_reg[1][3]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y109    minesweeper/hcount_reg[1][4]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y109    minesweeper/hcount_reg[1][5]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y109    minesweeper/hcount_reg[1][6]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y109    minesweeper/hcount_reg[1][7]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y111    minesweeper/hcount_reg[1][8]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y109    minesweeper/hcount_reg[1][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y109    minesweeper/hcount_reg[1][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y111    minesweeper/hcount_reg[1][10]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y111    minesweeper/hcount_reg[1][10]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y109    minesweeper/hcount_reg[1][1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y109    minesweeper/hcount_reg[1][1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y109    minesweeper/hcount_reg[1][2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y109    minesweeper/hcount_reg[1][2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y109    minesweeper/hcount_reg[1][3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X50Y109    minesweeper/hcount_reg[1][3]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



