{"Source Block": ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@304:334@HdlStmProcess", "    end else begin\n      up_rack_ff <= up_rreq_s;\n    end\n  end\n\n  always @(posedge clk) begin\n    case (up_raddr_s)\n      8'h00: up_rdata_ff <= PCORE_VERSION;\n      8'h01: up_rdata_ff <= ID;\n      8'h02: up_rdata_ff <= up_scratch;\n      8'h03: up_rdata_ff <= DATA_WIDTH;\n      8'h10: up_rdata_ff <= up_sw_reset;\n      8'h20: up_rdata_ff <= up_irq_mask;\n      8'h21: up_rdata_ff <= up_irq_pending;\n      8'h22: up_rdata_ff <= up_irq_source;\n      8'h30: up_rdata_ff <= sync_id;\n      8'h34: up_rdata_ff <= cmd_fifo_room;\n      8'h35: up_rdata_ff <= sdo_fifo_room;\n      8'h36: up_rdata_ff <= sdi_fifo_level;\n      8'h3a: up_rdata_ff <= sdi_fifo_out_data;\n      8'h3c: up_rdata_ff <= sdi_fifo_out_data; /* PEEK register */\n      8'h40: up_rdata_ff <= {offload0_enable_reg};\n      8'h41: up_rdata_ff <= {offload0_enabled_s};\n      default: up_rdata_ff <= 'h00;\n    endcase\n  end\n\n  always @(posedge clk) begin\n    if (up_sw_resetn == 1'b0) begin\n      sync_id <= 'h00;\n      sync_id_pending <= 1'b0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[326, "      8'h48: up_rdata_ff <= pulse_gen_period;\n"]]}}