Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Reading design: SBox.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SBox.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SBox"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : SBox
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx/Projets/AES_Group_3/AES_Group_3/Sbox/Functions/Bit2Mul.vhd" in Library work.
Architecture rtl of Entity bit2mul is up to date.
Compiling vhdl file "C:/Xilinx/Projets/AES_Group_3/AES_Group_3/Sbox/Functions/Phi.vhd" in Library work.
Architecture rtl of Entity phi is up to date.
Compiling vhdl file "C:/Xilinx/Projets/AES_Group_3/AES_Group_3/Sbox/Functions/MDelta.vhd" in Library work.
Entity <mdelta> compiled.
Entity <mdelta> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/Projets/AES_Group_3/AES_Group_3/Sbox/Functions/MDeltaAffine.vhd" in Library work.
Entity <mdeltaaffine> compiled.
Entity <mdeltaaffine> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/Projets/AES_Group_3/AES_Group_3/Sbox/Functions/Mux2-1.vhd" in Library work.
Entity <mux2> compiled.
Entity <mux2> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/Projets/AES_Group_3/AES_Group_3/Sbox/Functions/Latch.vhd" in Library work.
Entity <latch4> compiled.
Entity <latch4> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/Projets/AES_Group_3/AES_Group_3/Sbox/Functions/SquareX.vhd" in Library work.
Entity <squarex> compiled.
Entity <squarex> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/Projets/AES_Group_3/AES_Group_3/Sbox/Functions/MultiplyLamda.vhd" in Library work.
Entity <mlamda> compiled.
Entity <mlamda> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/Projets/AES_Group_3/AES_Group_3/Sbox/Functions/Bit4Mul.vhd" in Library work.
Entity <bit4mul> compiled.
Entity <bit4mul> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/Projets/AES_Group_3/AES_Group_3/Sbox/Functions/Invert.vhd" in Library work.
Entity <Invert> compiled.
Entity <Invert> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Xilinx/Projets/AES_Group_3/AES_Group_3/Sbox/Functions/Latch8.vhd" in Library work.
Entity <Latch8> compiled.
Entity <Latch8> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Xilinx/Projets/AES_Group_3/AES_Group_3/Sbox/Functions/IDeltaAffine.vhd" in Library work.
Entity <IDeltaAffine> compiled.
Entity <IDeltaAffine> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Xilinx/Projets/AES_Group_3/AES_Group_3/Sbox/Functions/IDelta.vhd" in Library work.
Entity <IDelta> compiled.
Entity <IDelta> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Xilinx/Projets/AES_Group_3/AES_Group_3/Sbox/SBox.vhd" in Library work.
Entity <SBox> compiled.
Entity <SBox> (Architecture <RTL>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <SBox> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <MDelta> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <MDeltaAffine> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <Mux2> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <Latch4> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <SquareX> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <MLamda> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <Bit4Mul> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <Invert> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <Latch8> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <IDeltaAffine> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <IDelta> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <Bit2Mul> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <Phi> in library <work> (architecture <RTL>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <SBox> in library <work> (Architecture <RTL>).
Entity <SBox> analyzed. Unit <SBox> generated.

Analyzing Entity <MDelta> in library <work> (Architecture <RTL>).
Entity <MDelta> analyzed. Unit <MDelta> generated.

Analyzing Entity <MDeltaAffine> in library <work> (Architecture <RTL>).
Entity <MDeltaAffine> analyzed. Unit <MDeltaAffine> generated.

Analyzing Entity <Mux2> in library <work> (Architecture <RTL>).
Entity <Mux2> analyzed. Unit <Mux2> generated.

Analyzing Entity <Latch4> in library <work> (Architecture <RTL>).
Entity <Latch4> analyzed. Unit <Latch4> generated.

Analyzing Entity <SquareX> in library <work> (Architecture <RTL>).
Entity <SquareX> analyzed. Unit <SquareX> generated.

Analyzing Entity <MLamda> in library <work> (Architecture <RTL>).
Entity <MLamda> analyzed. Unit <MLamda> generated.

Analyzing Entity <Bit4Mul> in library <work> (Architecture <RTL>).
Entity <Bit4Mul> analyzed. Unit <Bit4Mul> generated.

Analyzing Entity <Bit2Mul> in library <work> (Architecture <RTL>).
Entity <Bit2Mul> analyzed. Unit <Bit2Mul> generated.

Analyzing Entity <Phi> in library <work> (Architecture <RTL>).
Entity <Phi> analyzed. Unit <Phi> generated.

Analyzing Entity <Invert> in library <work> (Architecture <RTL>).
Entity <Invert> analyzed. Unit <Invert> generated.

Analyzing Entity <Latch8> in library <work> (Architecture <RTL>).
Entity <Latch8> analyzed. Unit <Latch8> generated.

Analyzing Entity <IDeltaAffine> in library <work> (Architecture <RTL>).
Entity <IDeltaAffine> analyzed. Unit <IDeltaAffine> generated.

Analyzing Entity <IDelta> in library <work> (Architecture <RTL>).
Entity <IDelta> analyzed. Unit <IDelta> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <MDelta>.
    Related source file is "C:/Xilinx/Projets/AES_Group_3/AES_Group_3/Sbox/Functions/MDelta.vhd".
    Found 1-bit xor2 for signal <Output$xor0000> created at line 24.
    Found 1-bit xor3 for signal <Output$xor0001> created at line 24.
    Found 1-bit xor2 for signal <Output$xor0002> created at line 24.
    Found 1-bit xor2 for signal <Output$xor0003> created at line 24.
    Found 1-bit xor2 for signal <Output$xor0004> created at line 24.
    Found 1-bit xor3 for signal <Output$xor0005> created at line 24.
    Found 1-bit xor2 for signal <Output$xor0006> created at line 24.
    Found 1-bit xor2 for signal <Output$xor0007> created at line 24.
    Found 1-bit xor2 for signal <Output$xor0008> created at line 24.
    Found 1-bit xor2 for signal <Output$xor0009> created at line 24.
    Found 1-bit xor2 for signal <Output$xor0010> created at line 24.
    Found 1-bit xor2 for signal <Output$xor0011> created at line 24.
    Summary:
	inferred   2 Xor(s).
Unit <MDelta> synthesized.


Synthesizing Unit <MDeltaAffine>.
    Related source file is "C:/Xilinx/Projets/AES_Group_3/AES_Group_3/Sbox/Functions/MDeltaAffine.vhd".
    Found 1-bit xor2 for signal <Output$xor0000> created at line 24.
    Found 1-bit xor4 for signal <Output$xor0001> created at line 24.
    Found 1-bit xor4 for signal <Output$xor0002> created at line 24.
    Found 1-bit xor3 for signal <Output$xor0003> created at line 24.
    Found 1-bit xor2 for signal <Output$xor0004> created at line 24.
    Found 1-bit xor3 for signal <Output$xor0005> created at line 24.
    Found 1-bit xor3 for signal <Output$xor0006> created at line 24.
    Found 1-bit xor2 for signal <Output$xor0007> created at line 24.
    Found 1-bit xor2 for signal <Output$xor0008> created at line 24.
    Found 1-bit xor2 for signal <Output$xor0009> created at line 24.
    Summary:
	inferred   5 Xor(s).
Unit <MDeltaAffine> synthesized.


Synthesizing Unit <Mux2>.
    Related source file is "C:/Xilinx/Projets/AES_Group_3/AES_Group_3/Sbox/Functions/Mux2-1.vhd".
Unit <Mux2> synthesized.


Synthesizing Unit <Latch4>.
    Related source file is "C:/Xilinx/Projets/AES_Group_3/AES_Group_3/Sbox/Functions/Latch.vhd".
    Found 4-bit register for signal <Signal_Out>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Latch4> synthesized.


Synthesizing Unit <SquareX>.
    Related source file is "C:/Xilinx/Projets/AES_Group_3/AES_Group_3/Sbox/Functions/SquareX.vhd".
    Found 1-bit xor2 for signal <Output$xor0000> created at line 25.
    Found 1-bit xor2 for signal <Output$xor0001> created at line 25.
    Found 1-bit xor3 for signal <Output$xor0002> created at line 25.
    Summary:
	inferred   1 Xor(s).
Unit <SquareX> synthesized.


Synthesizing Unit <MLamda>.
    Related source file is "C:/Xilinx/Projets/AES_Group_3/AES_Group_3/Sbox/Functions/MultiplyLamda.vhd".
    Found 1-bit xor2 for signal <Output$xor0000> created at line 25.
    Found 1-bit xor3 for signal <Output$xor0001> created at line 25.
    Summary:
	inferred   1 Xor(s).
Unit <MLamda> synthesized.


Synthesizing Unit <Invert>.
    Related source file is "C:/Xilinx/Projets/AES_Group_3/AES_Group_3/Sbox/Functions/Invert.vhd".
    Found 1-bit xor2 for signal <Output$xor0000> created at line 87.
    Found 1-bit xor2 for signal <Output$xor0001> created at line 87.
    Found 1-bit xor3 for signal <Output$xor0002> created at line 87.
    Found 1-bit xor6 for signal <Output$xor0003> created at line 87.
    Found 1-bit xor2 for signal <Output$xor0004> created at line 87.
    Found 1-bit xor2 for signal <Output$xor0005> created at line 87.
    Found 1-bit xor3 for signal <Output$xor0006> created at line 87.
    Found 1-bit xor2 for signal <Output$xor0007> created at line 87.
    Summary:
	inferred   3 Xor(s).
Unit <Invert> synthesized.


Synthesizing Unit <Latch8>.
    Related source file is "C:/Xilinx/Projets/AES_Group_3/AES_Group_3/Sbox/Functions/Latch8.vhd".
    Found 8-bit register for signal <Signal_Out>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Latch8> synthesized.


Synthesizing Unit <IDeltaAffine>.
    Related source file is "C:/Xilinx/Projets/AES_Group_3/AES_Group_3/Sbox/Functions/IDeltaAffine.vhd".
    Found 1-bit xor2 for signal <Output$xor0000> created at line 34.
    Found 1-bit xor2 for signal <Output$xor0001> created at line 34.
    Found 1-bit xor2 for signal <Output$xor0002> created at line 34.
    Found 1-bit xor3 for signal <Output$xor0003> created at line 34.
    Found 1-bit xor2 for signal <Output$xor0004> created at line 34.
    Found 1-bit xor3 for signal <Output$xor0005> created at line 34.
    Found 1-bit xor2 for signal <Output$xor0006> created at line 34.
    Found 1-bit xor3 for signal <Output$xor0007> created at line 34.
    Found 1-bit xor2 for signal <Output$xor0008> created at line 34.
    Found 1-bit xor3 for signal <Output$xor0009> created at line 34.
    Found 1-bit xor2 for signal <Output$xor0010> created at line 34.
    Summary:
	inferred   4 Xor(s).
Unit <IDeltaAffine> synthesized.


Synthesizing Unit <IDelta>.
    Related source file is "C:/Xilinx/Projets/AES_Group_3/AES_Group_3/Sbox/Functions/IDelta.vhd".
    Found 1-bit xor2 for signal <Output$xor0000> created at line 34.
    Found 1-bit xor2 for signal <Output$xor0001> created at line 34.
    Found 1-bit xor2 for signal <Output$xor0002> created at line 34.
    Found 1-bit xor2 for signal <Output$xor0003> created at line 34.
    Found 1-bit xor2 for signal <Output$xor0004> created at line 34.
    Found 1-bit xor2 for signal <Output$xor0005> created at line 34.
    Found 1-bit xor2 for signal <Output$xor0006> created at line 34.
    Found 1-bit xor3 for signal <Output$xor0007> created at line 34.
    Found 1-bit xor2 for signal <Output$xor0008> created at line 34.
    Found 1-bit xor2 for signal <Output$xor0009> created at line 34.
    Found 1-bit xor4 for signal <Output$xor0010> created at line 34.
    Summary:
	inferred   2 Xor(s).
Unit <IDelta> synthesized.


Synthesizing Unit <Bit2Mul>.
    Related source file is "C:/Xilinx/Projets/AES_Group_3/AES_Group_3/Sbox/Functions/Bit2Mul.vhd".
    Found 1-bit xor2 for signal <a2a>.
    Found 1-bit xor2 for signal <a2b>.
    Found 1-bit xor2 for signal <Output$xor0000> created at line 56.
    Found 1-bit xor2 for signal <Output$xor0001> created at line 56.
Unit <Bit2Mul> synthesized.


Synthesizing Unit <Phi>.
    Related source file is "C:/Xilinx/Projets/AES_Group_3/AES_Group_3/Sbox/Functions/Phi.vhd".
    Found 1-bit xor2 for signal <Output$xor0000> created at line 41.
Unit <Phi> synthesized.


Synthesizing Unit <Bit4Mul>.
    Related source file is "C:/Xilinx/Projets/AES_Group_3/AES_Group_3/Sbox/Functions/Bit4Mul.vhd".
    Found 2-bit xor2 for signal <botxor>.
    Found 2-bit xor2 for signal <output$xor0000> created at line 52.
    Found 2-bit xor2 for signal <output$xor0001> created at line 52.
    Found 2-bit xor2 for signal <topxor>.
Unit <Bit4Mul> synthesized.


Synthesizing Unit <SBox>.
    Related source file is "C:/Xilinx/Projets/AES_Group_3/AES_Group_3/Sbox/SBox.vhd".
    Found 4-bit xor2 for signal <XORData>.
    Found 4-bit xor2 for signal <XORData2>.
Unit <SBox> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 10
 4-bit register                                        : 9
 8-bit register                                        : 1
# Xors                                                 : 110
 1-bit xor2                                            : 78
 1-bit xor3                                            : 14
 1-bit xor4                                            : 3
 1-bit xor6                                            : 1
 2-bit xor2                                            : 12
 4-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 44
 Flip-Flops                                            : 44
# Xors                                                 : 110
 1-bit xor2                                            : 78
 1-bit xor3                                            : 14
 1-bit xor4                                            : 3
 1-bit xor6                                            : 1
 2-bit xor2                                            : 12
 4-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <SBox> ...

Optimizing unit <Latch8> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SBox, actual ratio is 3.

Final Macro Processing ...

Processing Unit <SBox> :
	Found 2-bit shift register for signal <HA16/Signal_Out_3>.
	Found 2-bit shift register for signal <HA16/Signal_Out_2>.
	Found 2-bit shift register for signal <HA16/Signal_Out_1>.
	Found 2-bit shift register for signal <HA16/Signal_Out_0>.
	Found 2-bit shift register for signal <HA15/Signal_Out_3>.
	Found 2-bit shift register for signal <HA15/Signal_Out_2>.
	Found 2-bit shift register for signal <HA15/Signal_Out_1>.
	Found 2-bit shift register for signal <HA15/Signal_Out_0>.
Unit <SBox> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 28
 Flip-Flops                                            : 28
# Shift Registers                                      : 8
 2-bit shift register                                  : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SBox.ngr
Top Level Output File Name         : SBox
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 100
#      GND                         : 1
#      LUT2                        : 17
#      LUT3                        : 20
#      LUT4                        : 37
#      LUT4_D                      : 5
#      LUT4_L                      : 8
#      MUXF5                       : 12
# FlipFlops/Latches                : 36
#      FD                          : 36
# Shift Registers                  : 8
#      SRL16                       : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 9
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                       53  out of   1920     2%  
 Number of Slice Flip Flops:             36  out of   3840     0%  
 Number of 4 input LUTs:                 95  out of   3840     2%  
    Number used as logic:                87
    Number used as Shift registers:       8
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    173    10%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 44    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.731ns (Maximum Frequency: 174.490MHz)
   Minimum input arrival time before clock: 6.660ns
   Maximum output required time after clock: 11.306ns
   Maximum combinational path delay: 9.789ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 5.731ns (frequency: 174.490MHz)
  Total number of paths / destination ports: 170 / 32
-------------------------------------------------------------------------
Delay:               5.731ns (Levels of Logic = 3)
  Source:            HA5/Signal_Out_2 (FF)
  Destination:       HA10/Signal_Out_3 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: HA5/Signal_Out_2 to HA10/Signal_Out_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.720   1.256  HA5/Signal_Out_2 (HA5/Signal_Out_2)
     LUT4:I0->O            2   0.551   1.072  HA9/HB3/a11 (HA9/HB3/a1)
     LUT2:I1->O            1   0.551   0.827  HA9/Mxor_output_xor0000_Result<1>11 (N7)
     LUT4:I3->O            1   0.551   0.000  Mxor_XORData2_Result<3>1 (XORData2<3>)
     FD:D                      0.203          HA10/Signal_Out_3
    ----------------------------------------
    Total                      5.731ns (2.576ns logic, 3.155ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 132 / 12
-------------------------------------------------------------------------
Offset:              6.660ns (Levels of Logic = 5)
  Source:            Data_In<1> (PAD)
  Destination:       HA6/Signal_Out_2 (FF)
  Destination Clock: Clk rising

  Data Path: Data_In<1> to HA6/Signal_Out_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.821   1.422  Data_In_1_IBUF (Data_In_1_IBUF)
     LUT3:I0->O            4   0.551   0.985  HA2/Mxor_Output_xor0008_Result1 (HA2/Output_xor0008)
     LUT3:I2->O            1   0.551   0.000  HA3/Dout<2>_G (N125)
     MUXF5:I1->O           2   0.360   1.216  HA3/Dout<2> (MuxOut<2>)
     LUT2:I0->O            1   0.551   0.000  Mxor_XORData_Result<2>1 (XORData<2>)
     FD:D                      0.203          HA6/Signal_Out_2
    ----------------------------------------
    Total                      6.660ns (3.037ns logic, 3.623ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 62 / 8
-------------------------------------------------------------------------
Offset:              11.306ns (Levels of Logic = 4)
  Source:            HA19/Signal_Out_2 (FF)
  Destination:       Data_Out<3> (PAD)
  Source Clock:      Clk rising

  Data Path: HA19/Signal_Out_2 to Data_Out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.720   1.463  HA19/Signal_Out_2 (HA19/Signal_Out_2)
     LUT4:I0->O            2   0.551   1.216  HA21/Mxor_Output_xor0010_xo<0>1 (HA21/Output_xor0010)
     LUT2:I0->O            1   0.551   0.000  HA22/Dout<2>1 (HA22/Dout<2>)
     MUXF5:I1->O           1   0.360   0.801  HA22/Dout<2>_f5 (Data_Out_2_OBUF)
     OBUF:I->O                 5.644          Data_Out_2_OBUF (Data_Out<2>)
    ----------------------------------------
    Total                     11.306ns (7.826ns logic, 3.480ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 9 / 8
-------------------------------------------------------------------------
Delay:               9.789ns (Levels of Logic = 4)
  Source:            Inverse (PAD)
  Destination:       Data_Out<7> (PAD)

  Data Path: Inverse to Data_Out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.821   1.612  Inverse_IBUF (Inverse_IBUF)
     LUT4:I1->O            1   0.551   0.000  HA22/Dout<7>21 (HA22/Dout<7>2)
     MUXF5:I1->O           1   0.360   0.801  HA22/Dout<7>2_f5 (Data_Out_7_OBUF)
     OBUF:I->O                 5.644          Data_Out_7_OBUF (Data_Out<7>)
    ----------------------------------------
    Total                      9.789ns (7.376ns logic, 2.413ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 16.64 secs
 
--> 

Total memory usage is 303372 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

