#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Feb  2 19:29:41 2026
# Process ID: 10776
# Current directory: C:/Users/lebray/Vivado-Workflow-Scripts/HW3T5_2
# Command line: vivado.exe -mode gui -source C:\Users\lebray\Vivado-Workflow-Scripts\HW3T5_2\run_sim_gui.tcl
# Log file: C:/Users/lebray/Vivado-Workflow-Scripts/HW3T5_2/vivado.log
# Journal file: C:/Users/lebray/Vivado-Workflow-Scripts/HW3T5_2\vivado.jou
#-----------------------------------------------------------
start_gui
source {C:\Users\lebray\Vivado-Workflow-Scripts\HW3T5_2\run_sim_gui.tcl}
# create_project HW3T5_2 {C:\Users\lebray\Vivado-Workflow-Scripts\HW3T5_2\vivado_project} -part xc7a35tcpg236-1 -force
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
# if {[catch {set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]}]} {
#     puts "Note: Board part not available, using part only"
# }
Note: Board part not available, using part only
# set_property target_language Verilog [current_project]
# puts "Adding design files..."
Adding design files...
# add_files -norecurse {C:\Users\lebray\Vivado-Workflow-Scripts\HW3T5_2\even_parity_checker_top.v}
# add_files -norecurse {C:\Users\lebray\Vivado-Workflow-Scripts\HW3T5_2\four_bit_even_parity_checker.v}
# puts "Adding testbench files..."
Adding testbench files...
# add_files -fileset sim_1 -norecurse {C:\Users\lebray\Vivado-Workflow-Scripts\HW3T5_2\four_bit_even_parity_checker_tb.v}
# add_files -fileset constrs_1 -norecurse {C:\Users\lebray\Vivado-Workflow-Scripts\Basys3_Master.xdc}
# set_property top even_parity_checker_top [current_fileset]
# set_property top four_bit_even_parity_checker_tb [get_filesets sim_1]
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# puts "========================================="
=========================================
# puts "Launching simulation in GUI mode..."
Launching simulation in GUI mode...
# puts "========================================="
=========================================
# launch_simulation -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lebray/Vivado-Workflow-Scripts/HW3T5_2/vivado_project/HW3T5_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_even_parity_checker_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lebray/Vivado-Workflow-Scripts/HW3T5_2/vivado_project/HW3T5_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_even_parity_checker_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lebray/Vivado-Workflow-Scripts/HW3T5_2/four_bit_even_parity_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_even_parity_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lebray/Vivado-Workflow-Scripts/HW3T5_2/four_bit_even_parity_checker_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_even_parity_checker_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lebray/Vivado-Workflow-Scripts/HW3T5_2/vivado_project/HW3T5_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lebray/Vivado-Workflow-Scripts/HW3T5_2/vivado_project/HW3T5_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0a1e2705b059495993640820e1741afe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_even_parity_checker_tb_behav xil_defaultlib.four_bit_even_parity_checker_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/lebray/Vivado-Workflow-Scripts/HW3T5_2/four_bit_even_parity_checker.v" Line 1. Module four_bit_even_parity_checker doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.four_bit_even_parity_checker
Compiling module xil_defaultlib.four_bit_even_parity_checker_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_even_parity_checker_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/lebray/Vivado-Workflow-Scripts/HW3T5_2/vivado_project/HW3T5_2.sim/sim_1/behav/xsim/xsim.dir/four_bit_even_parity_checker_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb  2 19:29:56 2026...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lebray/Vivado-Workflow-Scripts/HW3T5_2/vivado_project/HW3T5_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_even_parity_checker_tb_behav -key {Behavioral:sim_1:Functional:four_bit_even_parity_checker_tb} -tclbatch {four_bit_even_parity_checker_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source four_bit_even_parity_checker_tb.tcl
## current_wave_config
INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_even_parity_checker_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 742.453 ; gain = 0.000
# run 1000ns
# catch {
#     add_wave {/*}
# }
# puts "========================================="
=========================================
# puts "Simulation completed!"
Simulation completed!
# puts "Waveform viewer is now open."
Waveform viewer is now open.
# puts "Close the waveform window when done viewing."
Close the waveform window when done viewing.
# puts "========================================="
=========================================
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb  2 19:31:35 2026...
