// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/06/2019 09:54:16"

// 
// Device: Altera EP4CE6F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module flopr (
	clk,
	reset,
	d,
	q);
input 	logic clk ;
input 	logic reset ;
input 	logic [63:0] d ;
output 	logic [63:0] q ;

// Design Ports Information
// q[0]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[1]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[2]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[4]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[6]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[7]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[8]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[9]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[10]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[11]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[12]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[13]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[14]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[15]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[16]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[17]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[18]	=>  Location: PIN_M12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[19]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[20]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[21]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[22]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[23]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[24]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[25]	=>  Location: PIN_M11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[26]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[27]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[28]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[29]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[30]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[31]	=>  Location: PIN_L11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[32]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[33]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[34]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[35]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[36]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[37]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[38]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[39]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[40]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[41]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[42]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[43]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[44]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[45]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[46]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[47]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[48]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[49]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[50]	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[51]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[52]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[53]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[54]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[55]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[56]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[57]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[58]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[59]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[60]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[61]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[62]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[63]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[0]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[1]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[2]	=>  Location: PIN_L10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[3]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[4]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[5]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[6]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[7]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[8]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[9]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[10]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[11]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[12]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[13]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[14]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[15]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[16]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[17]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[18]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[19]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[20]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[21]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[22]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[23]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[24]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[25]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[26]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[27]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[28]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[29]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[30]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[31]	=>  Location: PIN_N13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[32]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[33]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[34]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[35]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[36]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[37]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[38]	=>  Location: PIN_L12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[39]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[40]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[41]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[42]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[43]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[44]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[45]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[46]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[47]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[48]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[49]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[50]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[51]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[52]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[53]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[54]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[55]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[56]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[57]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[58]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[59]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[60]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[61]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[62]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[63]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Lab3_6_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \q[0]~output_o ;
wire \q[1]~output_o ;
wire \q[2]~output_o ;
wire \q[3]~output_o ;
wire \q[4]~output_o ;
wire \q[5]~output_o ;
wire \q[6]~output_o ;
wire \q[7]~output_o ;
wire \q[8]~output_o ;
wire \q[9]~output_o ;
wire \q[10]~output_o ;
wire \q[11]~output_o ;
wire \q[12]~output_o ;
wire \q[13]~output_o ;
wire \q[14]~output_o ;
wire \q[15]~output_o ;
wire \q[16]~output_o ;
wire \q[17]~output_o ;
wire \q[18]~output_o ;
wire \q[19]~output_o ;
wire \q[20]~output_o ;
wire \q[21]~output_o ;
wire \q[22]~output_o ;
wire \q[23]~output_o ;
wire \q[24]~output_o ;
wire \q[25]~output_o ;
wire \q[26]~output_o ;
wire \q[27]~output_o ;
wire \q[28]~output_o ;
wire \q[29]~output_o ;
wire \q[30]~output_o ;
wire \q[31]~output_o ;
wire \q[32]~output_o ;
wire \q[33]~output_o ;
wire \q[34]~output_o ;
wire \q[35]~output_o ;
wire \q[36]~output_o ;
wire \q[37]~output_o ;
wire \q[38]~output_o ;
wire \q[39]~output_o ;
wire \q[40]~output_o ;
wire \q[41]~output_o ;
wire \q[42]~output_o ;
wire \q[43]~output_o ;
wire \q[44]~output_o ;
wire \q[45]~output_o ;
wire \q[46]~output_o ;
wire \q[47]~output_o ;
wire \q[48]~output_o ;
wire \q[49]~output_o ;
wire \q[50]~output_o ;
wire \q[51]~output_o ;
wire \q[52]~output_o ;
wire \q[53]~output_o ;
wire \q[54]~output_o ;
wire \q[55]~output_o ;
wire \q[56]~output_o ;
wire \q[57]~output_o ;
wire \q[58]~output_o ;
wire \q[59]~output_o ;
wire \q[60]~output_o ;
wire \q[61]~output_o ;
wire \q[62]~output_o ;
wire \q[63]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \d[0]~input_o ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \q[0]~reg0_q ;
wire \d[1]~input_o ;
wire \q[1]~reg0_q ;
wire \d[2]~input_o ;
wire \q[2]~reg0feeder_combout ;
wire \q[2]~reg0_q ;
wire \d[3]~input_o ;
wire \q[3]~reg0feeder_combout ;
wire \q[3]~reg0_q ;
wire \d[4]~input_o ;
wire \q[4]~reg0feeder_combout ;
wire \q[4]~reg0_q ;
wire \d[5]~input_o ;
wire \q[5]~reg0feeder_combout ;
wire \q[5]~reg0_q ;
wire \d[6]~input_o ;
wire \q[6]~reg0feeder_combout ;
wire \q[6]~reg0_q ;
wire \d[7]~input_o ;
wire \q[7]~reg0_q ;
wire \d[8]~input_o ;
wire \q[8]~reg0feeder_combout ;
wire \q[8]~reg0_q ;
wire \d[9]~input_o ;
wire \q[9]~reg0feeder_combout ;
wire \q[9]~reg0_q ;
wire \d[10]~input_o ;
wire \q[10]~reg0feeder_combout ;
wire \q[10]~reg0_q ;
wire \d[11]~input_o ;
wire \q[11]~reg0feeder_combout ;
wire \q[11]~reg0_q ;
wire \d[12]~input_o ;
wire \q[12]~reg0_q ;
wire \d[13]~input_o ;
wire \q[13]~reg0feeder_combout ;
wire \q[13]~reg0_q ;
wire \d[14]~input_o ;
wire \q[14]~reg0feeder_combout ;
wire \q[14]~reg0_q ;
wire \d[15]~input_o ;
wire \q[15]~reg0_q ;
wire \d[16]~input_o ;
wire \q[16]~reg0_q ;
wire \d[17]~input_o ;
wire \q[17]~reg0_q ;
wire \d[18]~input_o ;
wire \q[18]~reg0feeder_combout ;
wire \q[18]~reg0_q ;
wire \d[19]~input_o ;
wire \q[19]~reg0feeder_combout ;
wire \q[19]~reg0_q ;
wire \d[20]~input_o ;
wire \q[20]~reg0feeder_combout ;
wire \q[20]~reg0_q ;
wire \d[21]~input_o ;
wire \q[21]~reg0feeder_combout ;
wire \q[21]~reg0_q ;
wire \d[22]~input_o ;
wire \q[22]~reg0_q ;
wire \d[23]~input_o ;
wire \q[23]~reg0feeder_combout ;
wire \q[23]~reg0_q ;
wire \d[24]~input_o ;
wire \q[24]~reg0feeder_combout ;
wire \q[24]~reg0_q ;
wire \d[25]~input_o ;
wire \q[25]~reg0feeder_combout ;
wire \q[25]~reg0_q ;
wire \d[26]~input_o ;
wire \q[26]~reg0feeder_combout ;
wire \q[26]~reg0_q ;
wire \d[27]~input_o ;
wire \q[27]~reg0_q ;
wire \d[28]~input_o ;
wire \q[28]~reg0feeder_combout ;
wire \q[28]~reg0_q ;
wire \d[29]~input_o ;
wire \q[29]~reg0feeder_combout ;
wire \q[29]~reg0_q ;
wire \d[30]~input_o ;
wire \q[30]~reg0_q ;
wire \d[31]~input_o ;
wire \q[31]~reg0_q ;
wire \d[32]~input_o ;
wire \q[32]~reg0_q ;
wire \d[33]~input_o ;
wire \q[33]~reg0_q ;
wire \d[34]~input_o ;
wire \q[34]~reg0feeder_combout ;
wire \q[34]~reg0_q ;
wire \d[35]~input_o ;
wire \q[35]~reg0feeder_combout ;
wire \q[35]~reg0_q ;
wire \d[36]~input_o ;
wire \q[36]~reg0_q ;
wire \d[37]~input_o ;
wire \q[37]~reg0_q ;
wire \d[38]~input_o ;
wire \q[38]~reg0feeder_combout ;
wire \q[38]~reg0_q ;
wire \d[39]~input_o ;
wire \q[39]~reg0feeder_combout ;
wire \q[39]~reg0_q ;
wire \d[40]~input_o ;
wire \q[40]~reg0feeder_combout ;
wire \q[40]~reg0_q ;
wire \d[41]~input_o ;
wire \q[41]~reg0_q ;
wire \d[42]~input_o ;
wire \q[42]~reg0feeder_combout ;
wire \q[42]~reg0_q ;
wire \d[43]~input_o ;
wire \q[43]~reg0_q ;
wire \d[44]~input_o ;
wire \q[44]~reg0feeder_combout ;
wire \q[44]~reg0_q ;
wire \d[45]~input_o ;
wire \q[45]~reg0_q ;
wire \d[46]~input_o ;
wire \q[46]~reg0feeder_combout ;
wire \q[46]~reg0_q ;
wire \d[47]~input_o ;
wire \q[47]~reg0feeder_combout ;
wire \q[47]~reg0_q ;
wire \d[48]~input_o ;
wire \q[48]~reg0_q ;
wire \d[49]~input_o ;
wire \q[49]~reg0feeder_combout ;
wire \q[49]~reg0_q ;
wire \d[50]~input_o ;
wire \q[50]~reg0_q ;
wire \d[51]~input_o ;
wire \q[51]~reg0feeder_combout ;
wire \q[51]~reg0_q ;
wire \d[52]~input_o ;
wire \q[52]~reg0_q ;
wire \d[53]~input_o ;
wire \q[53]~reg0_q ;
wire \d[54]~input_o ;
wire \q[54]~reg0_q ;
wire \d[55]~input_o ;
wire \q[55]~reg0_q ;
wire \d[56]~input_o ;
wire \q[56]~reg0feeder_combout ;
wire \q[56]~reg0_q ;
wire \d[57]~input_o ;
wire \q[57]~reg0_q ;
wire \d[58]~input_o ;
wire \q[58]~reg0_q ;
wire \d[59]~input_o ;
wire \q[59]~reg0feeder_combout ;
wire \q[59]~reg0_q ;
wire \d[60]~input_o ;
wire \q[60]~reg0feeder_combout ;
wire \q[60]~reg0_q ;
wire \d[61]~input_o ;
wire \q[61]~reg0feeder_combout ;
wire \q[61]~reg0_q ;
wire \d[62]~input_o ;
wire \q[62]~reg0feeder_combout ;
wire \q[62]~reg0_q ;
wire \d[63]~input_o ;
wire \q[63]~reg0_q ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \q[0]~output (
	.i(\q[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[0]~output .bus_hold = "false";
defparam \q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \q[1]~output (
	.i(\q[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[1]~output .bus_hold = "false";
defparam \q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \q[2]~output (
	.i(\q[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[2]~output .bus_hold = "false";
defparam \q[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N16
cycloneive_io_obuf \q[3]~output (
	.i(\q[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[3]~output .bus_hold = "false";
defparam \q[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \q[4]~output (
	.i(\q[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[4]~output .bus_hold = "false";
defparam \q[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \q[5]~output (
	.i(\q[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[5]~output .bus_hold = "false";
defparam \q[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N23
cycloneive_io_obuf \q[6]~output (
	.i(\q[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[6]~output .bus_hold = "false";
defparam \q[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \q[7]~output (
	.i(\q[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[7]~output .bus_hold = "false";
defparam \q[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \q[8]~output (
	.i(\q[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[8]~output .bus_hold = "false";
defparam \q[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \q[9]~output (
	.i(\q[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[9]~output .bus_hold = "false";
defparam \q[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneive_io_obuf \q[10]~output (
	.i(\q[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[10]~output .bus_hold = "false";
defparam \q[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \q[11]~output (
	.i(\q[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[11]~output .bus_hold = "false";
defparam \q[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N23
cycloneive_io_obuf \q[12]~output (
	.i(\q[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[12]~output .bus_hold = "false";
defparam \q[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y5_N16
cycloneive_io_obuf \q[13]~output (
	.i(\q[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[13]~output .bus_hold = "false";
defparam \q[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \q[14]~output (
	.i(\q[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[14]~output .bus_hold = "false";
defparam \q[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N9
cycloneive_io_obuf \q[15]~output (
	.i(\q[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[15]~output .bus_hold = "false";
defparam \q[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \q[16]~output (
	.i(\q[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[16]~output .bus_hold = "false";
defparam \q[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \q[17]~output (
	.i(\q[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[17]~output .bus_hold = "false";
defparam \q[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \q[18]~output (
	.i(\q[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[18]~output .bus_hold = "false";
defparam \q[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \q[19]~output (
	.i(\q[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[19]~output .bus_hold = "false";
defparam \q[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \q[20]~output (
	.i(\q[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[20]~output .bus_hold = "false";
defparam \q[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N16
cycloneive_io_obuf \q[21]~output (
	.i(\q[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[21]~output .bus_hold = "false";
defparam \q[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \q[22]~output (
	.i(\q[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[22]~output .bus_hold = "false";
defparam \q[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \q[23]~output (
	.i(\q[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[23]~output .bus_hold = "false";
defparam \q[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \q[24]~output (
	.i(\q[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[24]~output .bus_hold = "false";
defparam \q[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \q[25]~output (
	.i(\q[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[25]~output .bus_hold = "false";
defparam \q[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \q[26]~output (
	.i(\q[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[26]~output .bus_hold = "false";
defparam \q[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N23
cycloneive_io_obuf \q[27]~output (
	.i(\q[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[27]~output .bus_hold = "false";
defparam \q[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \q[28]~output (
	.i(\q[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[28]~output .bus_hold = "false";
defparam \q[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \q[29]~output (
	.i(\q[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[29]~output .bus_hold = "false";
defparam \q[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \q[30]~output (
	.i(\q[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[30]~output .bus_hold = "false";
defparam \q[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \q[31]~output (
	.i(\q[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[31]~output .bus_hold = "false";
defparam \q[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \q[32]~output (
	.i(\q[32]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[32]~output .bus_hold = "false";
defparam \q[32]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \q[33]~output (
	.i(\q[33]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[33]~output .bus_hold = "false";
defparam \q[33]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \q[34]~output (
	.i(\q[34]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[34]~output .bus_hold = "false";
defparam \q[34]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \q[35]~output (
	.i(\q[35]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[35]~output .bus_hold = "false";
defparam \q[35]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \q[36]~output (
	.i(\q[36]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[36]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[36]~output .bus_hold = "false";
defparam \q[36]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \q[37]~output (
	.i(\q[37]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[37]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[37]~output .bus_hold = "false";
defparam \q[37]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cycloneive_io_obuf \q[38]~output (
	.i(\q[38]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[38]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[38]~output .bus_hold = "false";
defparam \q[38]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N2
cycloneive_io_obuf \q[39]~output (
	.i(\q[39]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[39]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[39]~output .bus_hold = "false";
defparam \q[39]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \q[40]~output (
	.i(\q[40]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[40]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[40]~output .bus_hold = "false";
defparam \q[40]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N16
cycloneive_io_obuf \q[41]~output (
	.i(\q[41]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[41]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[41]~output .bus_hold = "false";
defparam \q[41]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \q[42]~output (
	.i(\q[42]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[42]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[42]~output .bus_hold = "false";
defparam \q[42]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \q[43]~output (
	.i(\q[43]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[43]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[43]~output .bus_hold = "false";
defparam \q[43]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N2
cycloneive_io_obuf \q[44]~output (
	.i(\q[44]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[44]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[44]~output .bus_hold = "false";
defparam \q[44]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N9
cycloneive_io_obuf \q[45]~output (
	.i(\q[45]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[45]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[45]~output .bus_hold = "false";
defparam \q[45]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cycloneive_io_obuf \q[46]~output (
	.i(\q[46]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[46]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[46]~output .bus_hold = "false";
defparam \q[46]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N23
cycloneive_io_obuf \q[47]~output (
	.i(\q[47]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[47]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[47]~output .bus_hold = "false";
defparam \q[47]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \q[48]~output (
	.i(\q[48]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[48]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[48]~output .bus_hold = "false";
defparam \q[48]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N16
cycloneive_io_obuf \q[49]~output (
	.i(\q[49]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[49]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[49]~output .bus_hold = "false";
defparam \q[49]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \q[50]~output (
	.i(\q[50]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[50]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[50]~output .bus_hold = "false";
defparam \q[50]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \q[51]~output (
	.i(\q[51]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[51]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[51]~output .bus_hold = "false";
defparam \q[51]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \q[52]~output (
	.i(\q[52]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[52]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[52]~output .bus_hold = "false";
defparam \q[52]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N2
cycloneive_io_obuf \q[53]~output (
	.i(\q[53]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[53]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[53]~output .bus_hold = "false";
defparam \q[53]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \q[54]~output (
	.i(\q[54]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[54]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[54]~output .bus_hold = "false";
defparam \q[54]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \q[55]~output (
	.i(\q[55]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[55]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[55]~output .bus_hold = "false";
defparam \q[55]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \q[56]~output (
	.i(\q[56]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[56]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[56]~output .bus_hold = "false";
defparam \q[56]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \q[57]~output (
	.i(\q[57]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[57]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[57]~output .bus_hold = "false";
defparam \q[57]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N2
cycloneive_io_obuf \q[58]~output (
	.i(\q[58]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[58]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[58]~output .bus_hold = "false";
defparam \q[58]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \q[59]~output (
	.i(\q[59]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[59]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[59]~output .bus_hold = "false";
defparam \q[59]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \q[60]~output (
	.i(\q[60]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[60]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[60]~output .bus_hold = "false";
defparam \q[60]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N9
cycloneive_io_obuf \q[61]~output (
	.i(\q[61]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[61]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[61]~output .bus_hold = "false";
defparam \q[61]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf \q[62]~output (
	.i(\q[62]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[62]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[62]~output .bus_hold = "false";
defparam \q[62]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \q[63]~output (
	.i(\q[63]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[63]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[63]~output .bus_hold = "false";
defparam \q[63]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \d[0]~input (
	.i(d[0]),
	.ibar(gnd),
	.o(\d[0]~input_o ));
// synopsys translate_off
defparam \d[0]~input .bus_hold = "false";
defparam \d[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X1_Y9_N17
dffeas \q[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d[0]~input_o ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[0]~reg0 .is_wysiwyg = "true";
defparam \q[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y24_N1
cycloneive_io_ibuf \d[1]~input (
	.i(d[1]),
	.ibar(gnd),
	.o(\d[1]~input_o ));
// synopsys translate_off
defparam \d[1]~input .bus_hold = "false";
defparam \d[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y20_N9
dffeas \q[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d[1]~input_o ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[1]~reg0 .is_wysiwyg = "true";
defparam \q[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N8
cycloneive_io_ibuf \d[2]~input (
	.i(d[2]),
	.ibar(gnd),
	.o(\d[2]~input_o ));
// synopsys translate_off
defparam \d[2]~input .bus_hold = "false";
defparam \d[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N24
cycloneive_lcell_comb \q[2]~reg0feeder (
// Equation(s):
// \q[2]~reg0feeder_combout  = \d[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[2]~input_o ),
	.cin(gnd),
	.combout(\q[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y1_N25
dffeas \q[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[2]~reg0 .is_wysiwyg = "true";
defparam \q[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N1
cycloneive_io_ibuf \d[3]~input (
	.i(d[3]),
	.ibar(gnd),
	.o(\d[3]~input_o ));
// synopsys translate_off
defparam \d[3]~input .bus_hold = "false";
defparam \d[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N0
cycloneive_lcell_comb \q[3]~reg0feeder (
// Equation(s):
// \q[3]~reg0feeder_combout  = \d[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[3]~input_o ),
	.cin(gnd),
	.combout(\q[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N1
dffeas \q[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[3]~reg0 .is_wysiwyg = "true";
defparam \q[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N8
cycloneive_io_ibuf \d[4]~input (
	.i(d[4]),
	.ibar(gnd),
	.o(\d[4]~input_o ));
// synopsys translate_off
defparam \d[4]~input .bus_hold = "false";
defparam \d[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y1_N16
cycloneive_lcell_comb \q[4]~reg0feeder (
// Equation(s):
// \q[4]~reg0feeder_combout  = \d[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[4]~input_o ),
	.cin(gnd),
	.combout(\q[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y1_N17
dffeas \q[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[4]~reg0 .is_wysiwyg = "true";
defparam \q[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N1
cycloneive_io_ibuf \d[5]~input (
	.i(d[5]),
	.ibar(gnd),
	.o(\d[5]~input_o ));
// synopsys translate_off
defparam \d[5]~input .bus_hold = "false";
defparam \d[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N0
cycloneive_lcell_comb \q[5]~reg0feeder (
// Equation(s):
// \q[5]~reg0feeder_combout  = \d[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[5]~input_o ),
	.cin(gnd),
	.combout(\q[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N1
dffeas \q[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[5]~reg0 .is_wysiwyg = "true";
defparam \q[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y8_N15
cycloneive_io_ibuf \d[6]~input (
	.i(d[6]),
	.ibar(gnd),
	.o(\d[6]~input_o ));
// synopsys translate_off
defparam \d[6]~input .bus_hold = "false";
defparam \d[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N8
cycloneive_lcell_comb \q[6]~reg0feeder (
// Equation(s):
// \q[6]~reg0feeder_combout  = \d[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[6]~input_o ),
	.cin(gnd),
	.combout(\q[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y8_N9
dffeas \q[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[6]~reg0 .is_wysiwyg = "true";
defparam \q[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N22
cycloneive_io_ibuf \d[7]~input (
	.i(d[7]),
	.ibar(gnd),
	.o(\d[7]~input_o ));
// synopsys translate_off
defparam \d[7]~input .bus_hold = "false";
defparam \d[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y23_N1
dffeas \q[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d[7]~input_o ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[7]~reg0 .is_wysiwyg = "true";
defparam \q[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y19_N1
cycloneive_io_ibuf \d[8]~input (
	.i(d[8]),
	.ibar(gnd),
	.o(\d[8]~input_o ));
// synopsys translate_off
defparam \d[8]~input .bus_hold = "false";
defparam \d[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N8
cycloneive_lcell_comb \q[8]~reg0feeder (
// Equation(s):
// \q[8]~reg0feeder_combout  = \d[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[8]~input_o ),
	.cin(gnd),
	.combout(\q[8]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[8]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[8]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N9
dffeas \q[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[8]~reg0 .is_wysiwyg = "true";
defparam \q[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N22
cycloneive_io_ibuf \d[9]~input (
	.i(d[9]),
	.ibar(gnd),
	.o(\d[9]~input_o ));
// synopsys translate_off
defparam \d[9]~input .bus_hold = "false";
defparam \d[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y4_N8
cycloneive_lcell_comb \q[9]~reg0feeder (
// Equation(s):
// \q[9]~reg0feeder_combout  = \d[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[9]~input_o ),
	.cin(gnd),
	.combout(\q[9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[9]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y4_N9
dffeas \q[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[9]~reg0 .is_wysiwyg = "true";
defparam \q[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf \d[10]~input (
	.i(d[10]),
	.ibar(gnd),
	.o(\d[10]~input_o ));
// synopsys translate_off
defparam \d[10]~input .bus_hold = "false";
defparam \d[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N16
cycloneive_lcell_comb \q[10]~reg0feeder (
// Equation(s):
// \q[10]~reg0feeder_combout  = \d[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[10]~input_o ),
	.cin(gnd),
	.combout(\q[10]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[10]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[10]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y1_N17
dffeas \q[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[10]~reg0 .is_wysiwyg = "true";
defparam \q[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \d[11]~input (
	.i(d[11]),
	.ibar(gnd),
	.o(\d[11]~input_o ));
// synopsys translate_off
defparam \d[11]~input .bus_hold = "false";
defparam \d[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y1_N26
cycloneive_lcell_comb \q[11]~reg0feeder (
// Equation(s):
// \q[11]~reg0feeder_combout  = \d[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[11]~input_o ),
	.cin(gnd),
	.combout(\q[11]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[11]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[11]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y1_N27
dffeas \q[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[11]~reg0 .is_wysiwyg = "true";
defparam \q[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N1
cycloneive_io_ibuf \d[12]~input (
	.i(d[12]),
	.ibar(gnd),
	.o(\d[12]~input_o ));
// synopsys translate_off
defparam \d[12]~input .bus_hold = "false";
defparam \d[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y1_N25
dffeas \q[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d[12]~input_o ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[12]~reg0 .is_wysiwyg = "true";
defparam \q[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y5_N22
cycloneive_io_ibuf \d[13]~input (
	.i(d[13]),
	.ibar(gnd),
	.o(\d[13]~input_o ));
// synopsys translate_off
defparam \d[13]~input .bus_hold = "false";
defparam \d[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y5_N8
cycloneive_lcell_comb \q[13]~reg0feeder (
// Equation(s):
// \q[13]~reg0feeder_combout  = \d[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[13]~input_o ),
	.cin(gnd),
	.combout(\q[13]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[13]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[13]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y5_N9
dffeas \q[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[13]~reg0 .is_wysiwyg = "true";
defparam \q[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N22
cycloneive_io_ibuf \d[14]~input (
	.i(d[14]),
	.ibar(gnd),
	.o(\d[14]~input_o ));
// synopsys translate_off
defparam \d[14]~input .bus_hold = "false";
defparam \d[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N24
cycloneive_lcell_comb \q[14]~reg0feeder (
// Equation(s):
// \q[14]~reg0feeder_combout  = \d[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[14]~input_o ),
	.cin(gnd),
	.combout(\q[14]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[14]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[14]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N25
dffeas \q[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[14]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[14]~reg0 .is_wysiwyg = "true";
defparam \q[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y24_N15
cycloneive_io_ibuf \d[15]~input (
	.i(d[15]),
	.ibar(gnd),
	.o(\d[15]~input_o ));
// synopsys translate_off
defparam \d[15]~input .bus_hold = "false";
defparam \d[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X8_Y23_N1
dffeas \q[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d[15]~input_o ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[15]~reg0 .is_wysiwyg = "true";
defparam \q[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N22
cycloneive_io_ibuf \d[16]~input (
	.i(d[16]),
	.ibar(gnd),
	.o(\d[16]~input_o ));
// synopsys translate_off
defparam \d[16]~input .bus_hold = "false";
defparam \d[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X3_Y1_N25
dffeas \q[16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d[16]~input_o ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[16]~reg0 .is_wysiwyg = "true";
defparam \q[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N8
cycloneive_io_ibuf \d[17]~input (
	.i(d[17]),
	.ibar(gnd),
	.o(\d[17]~input_o ));
// synopsys translate_off
defparam \d[17]~input .bus_hold = "false";
defparam \d[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X4_Y10_N25
dffeas \q[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d[17]~input_o ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[17]~reg0 .is_wysiwyg = "true";
defparam \q[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y3_N15
cycloneive_io_ibuf \d[18]~input (
	.i(d[18]),
	.ibar(gnd),
	.o(\d[18]~input_o ));
// synopsys translate_off
defparam \d[18]~input .bus_hold = "false";
defparam \d[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y2_N8
cycloneive_lcell_comb \q[18]~reg0feeder (
// Equation(s):
// \q[18]~reg0feeder_combout  = \d[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[18]~input_o ),
	.cin(gnd),
	.combout(\q[18]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[18]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[18]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y2_N9
dffeas \q[18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[18]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[18]~reg0 .is_wysiwyg = "true";
defparam \q[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y11_N8
cycloneive_io_ibuf \d[19]~input (
	.i(d[19]),
	.ibar(gnd),
	.o(\d[19]~input_o ));
// synopsys translate_off
defparam \d[19]~input .bus_hold = "false";
defparam \d[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneive_lcell_comb \q[19]~reg0feeder (
// Equation(s):
// \q[19]~reg0feeder_combout  = \d[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[19]~input_o ),
	.cin(gnd),
	.combout(\q[19]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[19]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[19]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N1
dffeas \q[19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[19]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[19]~reg0 .is_wysiwyg = "true";
defparam \q[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y24_N22
cycloneive_io_ibuf \d[20]~input (
	.i(d[20]),
	.ibar(gnd),
	.o(\d[20]~input_o ));
// synopsys translate_off
defparam \d[20]~input .bus_hold = "false";
defparam \d[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneive_lcell_comb \q[20]~reg0feeder (
// Equation(s):
// \q[20]~reg0feeder_combout  = \d[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[20]~input_o ),
	.cin(gnd),
	.combout(\q[20]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[20]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[20]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N1
dffeas \q[20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[20]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[20]~reg0 .is_wysiwyg = "true";
defparam \q[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N22
cycloneive_io_ibuf \d[21]~input (
	.i(d[21]),
	.ibar(gnd),
	.o(\d[21]~input_o ));
// synopsys translate_off
defparam \d[21]~input .bus_hold = "false";
defparam \d[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N16
cycloneive_lcell_comb \q[21]~reg0feeder (
// Equation(s):
// \q[21]~reg0feeder_combout  = \d[21]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[21]~input_o ),
	.cin(gnd),
	.combout(\q[21]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[21]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[21]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y7_N17
dffeas \q[21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[21]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[21]~reg0 .is_wysiwyg = "true";
defparam \q[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N8
cycloneive_io_ibuf \d[22]~input (
	.i(d[22]),
	.ibar(gnd),
	.o(\d[22]~input_o ));
// synopsys translate_off
defparam \d[22]~input .bus_hold = "false";
defparam \d[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y1_N17
dffeas \q[22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d[22]~input_o ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[22]~reg0 .is_wysiwyg = "true";
defparam \q[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y24_N8
cycloneive_io_ibuf \d[23]~input (
	.i(d[23]),
	.ibar(gnd),
	.o(\d[23]~input_o ));
// synopsys translate_off
defparam \d[23]~input .bus_hold = "false";
defparam \d[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N8
cycloneive_lcell_comb \q[23]~reg0feeder (
// Equation(s):
// \q[23]~reg0feeder_combout  = \d[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[23]~input_o ),
	.cin(gnd),
	.combout(\q[23]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[23]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[23]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y7_N9
dffeas \q[23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[23]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[23]~reg0 .is_wysiwyg = "true";
defparam \q[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N22
cycloneive_io_ibuf \d[24]~input (
	.i(d[24]),
	.ibar(gnd),
	.o(\d[24]~input_o ));
// synopsys translate_off
defparam \d[24]~input .bus_hold = "false";
defparam \d[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N16
cycloneive_lcell_comb \q[24]~reg0feeder (
// Equation(s):
// \q[24]~reg0feeder_combout  = \d[24]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[24]~input_o ),
	.cin(gnd),
	.combout(\q[24]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[24]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[24]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y4_N17
dffeas \q[24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[24]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[24]~reg0 .is_wysiwyg = "true";
defparam \q[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N15
cycloneive_io_ibuf \d[25]~input (
	.i(d[25]),
	.ibar(gnd),
	.o(\d[25]~input_o ));
// synopsys translate_off
defparam \d[25]~input .bus_hold = "false";
defparam \d[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N8
cycloneive_lcell_comb \q[25]~reg0feeder (
// Equation(s):
// \q[25]~reg0feeder_combout  = \d[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[25]~input_o ),
	.cin(gnd),
	.combout(\q[25]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[25]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[25]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N9
dffeas \q[25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[25]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[25]~reg0 .is_wysiwyg = "true";
defparam \q[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N22
cycloneive_io_ibuf \d[26]~input (
	.i(d[26]),
	.ibar(gnd),
	.o(\d[26]~input_o ));
// synopsys translate_off
defparam \d[26]~input .bus_hold = "false";
defparam \d[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneive_lcell_comb \q[26]~reg0feeder (
// Equation(s):
// \q[26]~reg0feeder_combout  = \d[26]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[26]~input_o ),
	.cin(gnd),
	.combout(\q[26]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[26]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[26]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N1
dffeas \q[26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[26]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[26]~reg0 .is_wysiwyg = "true";
defparam \q[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y24_N8
cycloneive_io_ibuf \d[27]~input (
	.i(d[27]),
	.ibar(gnd),
	.o(\d[27]~input_o ));
// synopsys translate_off
defparam \d[27]~input .bus_hold = "false";
defparam \d[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X5_Y23_N1
dffeas \q[27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d[27]~input_o ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[27]~reg0 .is_wysiwyg = "true";
defparam \q[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y10_N1
cycloneive_io_ibuf \d[28]~input (
	.i(d[28]),
	.ibar(gnd),
	.o(\d[28]~input_o ));
// synopsys translate_off
defparam \d[28]~input .bus_hold = "false";
defparam \d[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N8
cycloneive_lcell_comb \q[28]~reg0feeder (
// Equation(s):
// \q[28]~reg0feeder_combout  = \d[28]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[28]~input_o ),
	.cin(gnd),
	.combout(\q[28]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[28]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[28]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y10_N9
dffeas \q[28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[28]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[28]~reg0 .is_wysiwyg = "true";
defparam \q[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
cycloneive_io_ibuf \d[29]~input (
	.i(d[29]),
	.ibar(gnd),
	.o(\d[29]~input_o ));
// synopsys translate_off
defparam \d[29]~input .bus_hold = "false";
defparam \d[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N16
cycloneive_lcell_comb \q[29]~reg0feeder (
// Equation(s):
// \q[29]~reg0feeder_combout  = \d[29]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[29]~input_o ),
	.cin(gnd),
	.combout(\q[29]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[29]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[29]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y23_N17
dffeas \q[29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[29]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[29]~reg0 .is_wysiwyg = "true";
defparam \q[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N1
cycloneive_io_ibuf \d[30]~input (
	.i(d[30]),
	.ibar(gnd),
	.o(\d[30]~input_o ));
// synopsys translate_off
defparam \d[30]~input .bus_hold = "false";
defparam \d[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y1_N17
dffeas \q[30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d[30]~input_o ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[30]~reg0 .is_wysiwyg = "true";
defparam \q[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y2_N22
cycloneive_io_ibuf \d[31]~input (
	.i(d[31]),
	.ibar(gnd),
	.o(\d[31]~input_o ));
// synopsys translate_off
defparam \d[31]~input .bus_hold = "false";
defparam \d[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y1_N25
dffeas \q[31]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d[31]~input_o ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[31]~reg0 .is_wysiwyg = "true";
defparam \q[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y24_N15
cycloneive_io_ibuf \d[32]~input (
	.i(d[32]),
	.ibar(gnd),
	.o(\d[32]~input_o ));
// synopsys translate_off
defparam \d[32]~input .bus_hold = "false";
defparam \d[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y23_N1
dffeas \q[32]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d[32]~input_o ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[32]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[32]~reg0 .is_wysiwyg = "true";
defparam \q[32]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \d[33]~input (
	.i(d[33]),
	.ibar(gnd),
	.o(\d[33]~input_o ));
// synopsys translate_off
defparam \d[33]~input .bus_hold = "false";
defparam \d[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X9_Y1_N17
dffeas \q[33]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d[33]~input_o ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[33]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[33]~reg0 .is_wysiwyg = "true";
defparam \q[33]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N1
cycloneive_io_ibuf \d[34]~input (
	.i(d[34]),
	.ibar(gnd),
	.o(\d[34]~input_o ));
// synopsys translate_off
defparam \d[34]~input .bus_hold = "false";
defparam \d[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N16
cycloneive_lcell_comb \q[34]~reg0feeder (
// Equation(s):
// \q[34]~reg0feeder_combout  = \d[34]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[34]~input_o ),
	.cin(gnd),
	.combout(\q[34]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[34]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[34]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y10_N17
dffeas \q[34]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[34]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[34]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[34]~reg0 .is_wysiwyg = "true";
defparam \q[34]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N22
cycloneive_io_ibuf \d[35]~input (
	.i(d[35]),
	.ibar(gnd),
	.o(\d[35]~input_o ));
// synopsys translate_off
defparam \d[35]~input .bus_hold = "false";
defparam \d[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N24
cycloneive_lcell_comb \q[35]~reg0feeder (
// Equation(s):
// \q[35]~reg0feeder_combout  = \d[35]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[35]~input_o ),
	.cin(gnd),
	.combout(\q[35]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[35]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[35]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y1_N25
dffeas \q[35]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[35]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[35]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[35]~reg0 .is_wysiwyg = "true";
defparam \q[35]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \d[36]~input (
	.i(d[36]),
	.ibar(gnd),
	.o(\d[36]~input_o ));
// synopsys translate_off
defparam \d[36]~input .bus_hold = "false";
defparam \d[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y1_N25
dffeas \q[36]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d[36]~input_o ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[36]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[36]~reg0 .is_wysiwyg = "true";
defparam \q[36]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y19_N8
cycloneive_io_ibuf \d[37]~input (
	.i(d[37]),
	.ibar(gnd),
	.o(\d[37]~input_o ));
// synopsys translate_off
defparam \d[37]~input .bus_hold = "false";
defparam \d[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y19_N1
dffeas \q[37]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d[37]~input_o ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[37]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[37]~reg0 .is_wysiwyg = "true";
defparam \q[37]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y3_N22
cycloneive_io_ibuf \d[38]~input (
	.i(d[38]),
	.ibar(gnd),
	.o(\d[38]~input_o ));
// synopsys translate_off
defparam \d[38]~input .bus_hold = "false";
defparam \d[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N16
cycloneive_lcell_comb \q[38]~reg0feeder (
// Equation(s):
// \q[38]~reg0feeder_combout  = \d[38]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[38]~input_o ),
	.cin(gnd),
	.combout(\q[38]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[38]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[38]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y1_N17
dffeas \q[38]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[38]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[38]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[38]~reg0 .is_wysiwyg = "true";
defparam \q[38]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y24_N8
cycloneive_io_ibuf \d[39]~input (
	.i(d[39]),
	.ibar(gnd),
	.o(\d[39]~input_o ));
// synopsys translate_off
defparam \d[39]~input .bus_hold = "false";
defparam \d[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N24
cycloneive_lcell_comb \q[39]~reg0feeder (
// Equation(s):
// \q[39]~reg0feeder_combout  = \d[39]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[39]~input_o ),
	.cin(gnd),
	.combout(\q[39]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[39]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[39]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N25
dffeas \q[39]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[39]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[39]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[39]~reg0 .is_wysiwyg = "true";
defparam \q[39]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \d[40]~input (
	.i(d[40]),
	.ibar(gnd),
	.o(\d[40]~input_o ));
// synopsys translate_off
defparam \d[40]~input .bus_hold = "false";
defparam \d[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N16
cycloneive_lcell_comb \q[40]~reg0feeder (
// Equation(s):
// \q[40]~reg0feeder_combout  = \d[40]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[40]~input_o ),
	.cin(gnd),
	.combout(\q[40]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[40]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[40]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y1_N17
dffeas \q[40]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[40]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[40]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[40]~reg0 .is_wysiwyg = "true";
defparam \q[40]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \d[41]~input (
	.i(d[41]),
	.ibar(gnd),
	.o(\d[41]~input_o ));
// synopsys translate_off
defparam \d[41]~input .bus_hold = "false";
defparam \d[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y1_N27
dffeas \q[41]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d[41]~input_o ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[41]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[41]~reg0 .is_wysiwyg = "true";
defparam \q[41]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N8
cycloneive_io_ibuf \d[42]~input (
	.i(d[42]),
	.ibar(gnd),
	.o(\d[42]~input_o ));
// synopsys translate_off
defparam \d[42]~input .bus_hold = "false";
defparam \d[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N0
cycloneive_lcell_comb \q[42]~reg0feeder (
// Equation(s):
// \q[42]~reg0feeder_combout  = \d[42]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[42]~input_o ),
	.cin(gnd),
	.combout(\q[42]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[42]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[42]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y23_N1
dffeas \q[42]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[42]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[42]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[42]~reg0 .is_wysiwyg = "true";
defparam \q[42]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cycloneive_io_ibuf \d[43]~input (
	.i(d[43]),
	.ibar(gnd),
	.o(\d[43]~input_o ));
// synopsys translate_off
defparam \d[43]~input .bus_hold = "false";
defparam \d[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y1_N9
dffeas \q[43]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d[43]~input_o ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[43]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[43]~reg0 .is_wysiwyg = "true";
defparam \q[43]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y24_N22
cycloneive_io_ibuf \d[44]~input (
	.i(d[44]),
	.ibar(gnd),
	.o(\d[44]~input_o ));
// synopsys translate_off
defparam \d[44]~input .bus_hold = "false";
defparam \d[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N0
cycloneive_lcell_comb \q[44]~reg0feeder (
// Equation(s):
// \q[44]~reg0feeder_combout  = \d[44]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[44]~input_o ),
	.cin(gnd),
	.combout(\q[44]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[44]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[44]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N1
dffeas \q[44]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[44]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[44]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[44]~reg0 .is_wysiwyg = "true";
defparam \q[44]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N15
cycloneive_io_ibuf \d[45]~input (
	.i(d[45]),
	.ibar(gnd),
	.o(\d[45]~input_o ));
// synopsys translate_off
defparam \d[45]~input .bus_hold = "false";
defparam \d[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y23_N19
dffeas \q[45]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d[45]~input_o ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[45]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[45]~reg0 .is_wysiwyg = "true";
defparam \q[45]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N15
cycloneive_io_ibuf \d[46]~input (
	.i(d[46]),
	.ibar(gnd),
	.o(\d[46]~input_o ));
// synopsys translate_off
defparam \d[46]~input .bus_hold = "false";
defparam \d[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N8
cycloneive_lcell_comb \q[46]~reg0feeder (
// Equation(s):
// \q[46]~reg0feeder_combout  = \d[46]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[46]~input_o ),
	.cin(gnd),
	.combout(\q[46]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[46]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[46]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N9
dffeas \q[46]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[46]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[46]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[46]~reg0 .is_wysiwyg = "true";
defparam \q[46]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N8
cycloneive_io_ibuf \d[47]~input (
	.i(d[47]),
	.ibar(gnd),
	.o(\d[47]~input_o ));
// synopsys translate_off
defparam \d[47]~input .bus_hold = "false";
defparam \d[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N2
cycloneive_lcell_comb \q[47]~reg0feeder (
// Equation(s):
// \q[47]~reg0feeder_combout  = \d[47]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[47]~input_o ),
	.cin(gnd),
	.combout(\q[47]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[47]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[47]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y23_N3
dffeas \q[47]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[47]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[47]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[47]~reg0 .is_wysiwyg = "true";
defparam \q[47]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N1
cycloneive_io_ibuf \d[48]~input (
	.i(d[48]),
	.ibar(gnd),
	.o(\d[48]~input_o ));
// synopsys translate_off
defparam \d[48]~input .bus_hold = "false";
defparam \d[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X6_Y1_N25
dffeas \q[48]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d[48]~input_o ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[48]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[48]~reg0 .is_wysiwyg = "true";
defparam \q[48]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cycloneive_io_ibuf \d[49]~input (
	.i(d[49]),
	.ibar(gnd),
	.o(\d[49]~input_o ));
// synopsys translate_off
defparam \d[49]~input .bus_hold = "false";
defparam \d[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N16
cycloneive_lcell_comb \q[49]~reg0feeder (
// Equation(s):
// \q[49]~reg0feeder_combout  = \d[49]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[49]~input_o ),
	.cin(gnd),
	.combout(\q[49]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[49]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[49]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y1_N17
dffeas \q[49]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[49]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[49]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[49]~reg0 .is_wysiwyg = "true";
defparam \q[49]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
cycloneive_io_ibuf \d[50]~input (
	.i(d[50]),
	.ibar(gnd),
	.o(\d[50]~input_o ));
// synopsys translate_off
defparam \d[50]~input .bus_hold = "false";
defparam \d[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y2_N25
dffeas \q[50]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d[50]~input_o ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[50]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[50]~reg0 .is_wysiwyg = "true";
defparam \q[50]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y24_N8
cycloneive_io_ibuf \d[51]~input (
	.i(d[51]),
	.ibar(gnd),
	.o(\d[51]~input_o ));
// synopsys translate_off
defparam \d[51]~input .bus_hold = "false";
defparam \d[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
cycloneive_lcell_comb \q[51]~reg0feeder (
// Equation(s):
// \q[51]~reg0feeder_combout  = \d[51]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[51]~input_o ),
	.cin(gnd),
	.combout(\q[51]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[51]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[51]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N25
dffeas \q[51]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[51]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[51]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[51]~reg0 .is_wysiwyg = "true";
defparam \q[51]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \d[52]~input (
	.i(d[52]),
	.ibar(gnd),
	.o(\d[52]~input_o ));
// synopsys translate_off
defparam \d[52]~input .bus_hold = "false";
defparam \d[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y1_N25
dffeas \q[52]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d[52]~input_o ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[52]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[52]~reg0 .is_wysiwyg = "true";
defparam \q[52]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N8
cycloneive_io_ibuf \d[53]~input (
	.i(d[53]),
	.ibar(gnd),
	.o(\d[53]~input_o ));
// synopsys translate_off
defparam \d[53]~input .bus_hold = "false";
defparam \d[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y23_N1
dffeas \q[53]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d[53]~input_o ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[53]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[53]~reg0 .is_wysiwyg = "true";
defparam \q[53]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N15
cycloneive_io_ibuf \d[54]~input (
	.i(d[54]),
	.ibar(gnd),
	.o(\d[54]~input_o ));
// synopsys translate_off
defparam \d[54]~input .bus_hold = "false";
defparam \d[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y1_N17
dffeas \q[54]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d[54]~input_o ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[54]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[54]~reg0 .is_wysiwyg = "true";
defparam \q[54]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \d[55]~input (
	.i(d[55]),
	.ibar(gnd),
	.o(\d[55]~input_o ));
// synopsys translate_off
defparam \d[55]~input .bus_hold = "false";
defparam \d[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y16_N25
dffeas \q[55]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d[55]~input_o ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[55]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[55]~reg0 .is_wysiwyg = "true";
defparam \q[55]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \d[56]~input (
	.i(d[56]),
	.ibar(gnd),
	.o(\d[56]~input_o ));
// synopsys translate_off
defparam \d[56]~input .bus_hold = "false";
defparam \d[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N0
cycloneive_lcell_comb \q[56]~reg0feeder (
// Equation(s):
// \q[56]~reg0feeder_combout  = \d[56]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[56]~input_o ),
	.cin(gnd),
	.combout(\q[56]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[56]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[56]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N1
dffeas \q[56]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[56]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[56]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[56]~reg0 .is_wysiwyg = "true";
defparam \q[56]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \d[57]~input (
	.i(d[57]),
	.ibar(gnd),
	.o(\d[57]~input_o ));
// synopsys translate_off
defparam \d[57]~input .bus_hold = "false";
defparam \d[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y1_N17
dffeas \q[57]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d[57]~input_o ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[57]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[57]~reg0 .is_wysiwyg = "true";
defparam \q[57]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \d[58]~input (
	.i(d[58]),
	.ibar(gnd),
	.o(\d[58]~input_o ));
// synopsys translate_off
defparam \d[58]~input .bus_hold = "false";
defparam \d[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y11_N9
dffeas \q[58]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d[58]~input_o ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[58]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[58]~reg0 .is_wysiwyg = "true";
defparam \q[58]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \d[59]~input (
	.i(d[59]),
	.ibar(gnd),
	.o(\d[59]~input_o ));
// synopsys translate_off
defparam \d[59]~input .bus_hold = "false";
defparam \d[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
cycloneive_lcell_comb \q[59]~reg0feeder (
// Equation(s):
// \q[59]~reg0feeder_combout  = \d[59]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[59]~input_o ),
	.cin(gnd),
	.combout(\q[59]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[59]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[59]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N25
dffeas \q[59]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[59]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[59]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[59]~reg0 .is_wysiwyg = "true";
defparam \q[59]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y20_N15
cycloneive_io_ibuf \d[60]~input (
	.i(d[60]),
	.ibar(gnd),
	.o(\d[60]~input_o ));
// synopsys translate_off
defparam \d[60]~input .bus_hold = "false";
defparam \d[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N8
cycloneive_lcell_comb \q[60]~reg0feeder (
// Equation(s):
// \q[60]~reg0feeder_combout  = \d[60]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[60]~input_o ),
	.cin(gnd),
	.combout(\q[60]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[60]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[60]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N9
dffeas \q[60]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[60]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[60]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[60]~reg0 .is_wysiwyg = "true";
defparam \q[60]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y24_N1
cycloneive_io_ibuf \d[61]~input (
	.i(d[61]),
	.ibar(gnd),
	.o(\d[61]~input_o ));
// synopsys translate_off
defparam \d[61]~input .bus_hold = "false";
defparam \d[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N0
cycloneive_lcell_comb \q[61]~reg0feeder (
// Equation(s):
// \q[61]~reg0feeder_combout  = \d[61]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[61]~input_o ),
	.cin(gnd),
	.combout(\q[61]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[61]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[61]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y23_N1
dffeas \q[61]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[61]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[61]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[61]~reg0 .is_wysiwyg = "true";
defparam \q[61]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N8
cycloneive_io_ibuf \d[62]~input (
	.i(d[62]),
	.ibar(gnd),
	.o(\d[62]~input_o ));
// synopsys translate_off
defparam \d[62]~input .bus_hold = "false";
defparam \d[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N18
cycloneive_lcell_comb \q[62]~reg0feeder (
// Equation(s):
// \q[62]~reg0feeder_combout  = \d[62]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d[62]~input_o ),
	.cin(gnd),
	.combout(\q[62]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \q[62]~reg0feeder .lut_mask = 16'hFF00;
defparam \q[62]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y9_N19
dffeas \q[62]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\q[62]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[62]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[62]~reg0 .is_wysiwyg = "true";
defparam \q[62]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \d[63]~input (
	.i(d[63]),
	.ibar(gnd),
	.o(\d[63]~input_o ));
// synopsys translate_off
defparam \d[63]~input .bus_hold = "false";
defparam \d[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X4_Y1_N17
dffeas \q[63]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d[63]~input_o ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q[63]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q[63]~reg0 .is_wysiwyg = "true";
defparam \q[63]~reg0 .power_up = "low";
// synopsys translate_on

assign q[0] = \q[0]~output_o ;

assign q[1] = \q[1]~output_o ;

assign q[2] = \q[2]~output_o ;

assign q[3] = \q[3]~output_o ;

assign q[4] = \q[4]~output_o ;

assign q[5] = \q[5]~output_o ;

assign q[6] = \q[6]~output_o ;

assign q[7] = \q[7]~output_o ;

assign q[8] = \q[8]~output_o ;

assign q[9] = \q[9]~output_o ;

assign q[10] = \q[10]~output_o ;

assign q[11] = \q[11]~output_o ;

assign q[12] = \q[12]~output_o ;

assign q[13] = \q[13]~output_o ;

assign q[14] = \q[14]~output_o ;

assign q[15] = \q[15]~output_o ;

assign q[16] = \q[16]~output_o ;

assign q[17] = \q[17]~output_o ;

assign q[18] = \q[18]~output_o ;

assign q[19] = \q[19]~output_o ;

assign q[20] = \q[20]~output_o ;

assign q[21] = \q[21]~output_o ;

assign q[22] = \q[22]~output_o ;

assign q[23] = \q[23]~output_o ;

assign q[24] = \q[24]~output_o ;

assign q[25] = \q[25]~output_o ;

assign q[26] = \q[26]~output_o ;

assign q[27] = \q[27]~output_o ;

assign q[28] = \q[28]~output_o ;

assign q[29] = \q[29]~output_o ;

assign q[30] = \q[30]~output_o ;

assign q[31] = \q[31]~output_o ;

assign q[32] = \q[32]~output_o ;

assign q[33] = \q[33]~output_o ;

assign q[34] = \q[34]~output_o ;

assign q[35] = \q[35]~output_o ;

assign q[36] = \q[36]~output_o ;

assign q[37] = \q[37]~output_o ;

assign q[38] = \q[38]~output_o ;

assign q[39] = \q[39]~output_o ;

assign q[40] = \q[40]~output_o ;

assign q[41] = \q[41]~output_o ;

assign q[42] = \q[42]~output_o ;

assign q[43] = \q[43]~output_o ;

assign q[44] = \q[44]~output_o ;

assign q[45] = \q[45]~output_o ;

assign q[46] = \q[46]~output_o ;

assign q[47] = \q[47]~output_o ;

assign q[48] = \q[48]~output_o ;

assign q[49] = \q[49]~output_o ;

assign q[50] = \q[50]~output_o ;

assign q[51] = \q[51]~output_o ;

assign q[52] = \q[52]~output_o ;

assign q[53] = \q[53]~output_o ;

assign q[54] = \q[54]~output_o ;

assign q[55] = \q[55]~output_o ;

assign q[56] = \q[56]~output_o ;

assign q[57] = \q[57]~output_o ;

assign q[58] = \q[58]~output_o ;

assign q[59] = \q[59]~output_o ;

assign q[60] = \q[60]~output_o ;

assign q[61] = \q[61]~output_o ;

assign q[62] = \q[62]~output_o ;

assign q[63] = \q[63]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
